
led_button_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fa0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08005130  08005130  00006130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005204  08005204  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005204  08005204  00006204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800520c  0800520c  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800520c  0800520c  0000620c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005210  08005210  00006210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005214  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000115c  20000060  08005274  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011bc  08005274  000071bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f36d  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026d6  00000000  00000000  000163fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00018ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a6d  00000000  00000000  00019880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027559  00000000  00000000  0001a2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f297  00000000  00000000  00041846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f04b1  00000000  00000000  00050add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140f8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bd0  00000000  00000000  00140fd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00144ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005118 	.word	0x08005118

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005118 	.word	0x08005118

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000007c 	.word	0x2000007c
 80005cc:	200000d0 	.word	0x200000d0

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <debug_printf>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void debug_printf(const char *fmt, ...)
{
 800061e:	b40f      	push	{r0, r1, r2, r3}
 8000620:	b580      	push	{r7, lr}
 8000622:	b0c2      	sub	sp, #264	@ 0x108
 8000624:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start(args, fmt);
 8000626:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800062a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800062e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000632:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000634:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000638:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063c:	1d38      	adds	r0, r7, #4
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000644:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000648:	f004 f8da 	bl	8004800 <vsniprintf>
	va_end(args);
	uint16_t i = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000652:	e00e      	b.n	8000672 <debug_printf+0x54>
	{
		ITM_SendChar(buffer[i]);
 8000654:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000658:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800065c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000660:	5cd3      	ldrb	r3, [r2, r3]
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff ffb4 	bl	80005d0 <ITM_SendChar>
		i++;
 8000668:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800066c:	3301      	adds	r3, #1
 800066e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000672:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000676:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800067a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e7      	bne.n	8000654 <debug_printf+0x36>
	}
}
 8000684:	bf00      	nop
 8000686:	bf00      	nop
 8000688:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800068c:	46bd      	mov	sp, r7
 800068e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000692:	b004      	add	sp, #16
 8000694:	4770      	bx	lr
	...

08000698 <led_Task_Handler>:

//TaskHandle_t xTaskHandler1 = NULL ;
BaseType_t status;
void led_Task_Handler(void *params)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

	while(1)
	{
		if(BUTTON_PRESSED == 1)
 80006a0:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <led_Task_Handler+0x2c>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d106      	bne.n	80006b6 <led_Task_Handler+0x1e>
		{
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2120      	movs	r1, #32
 80006ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b0:	f000 fda2 	bl	80011f8 <HAL_GPIO_WritePin>
 80006b4:	e7f4      	b.n	80006a0 <led_Task_Handler+0x8>

		}
		else
		{
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2120      	movs	r1, #32
 80006ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006be:	f000 fd9b 	bl	80011f8 <HAL_GPIO_WritePin>
		if(BUTTON_PRESSED == 1)
 80006c2:	e7ed      	b.n	80006a0 <led_Task_Handler+0x8>
 80006c4:	2000035c 	.word	0x2000035c

080006c8 <btn_Task_Handler>:
		}
	}
}
void btn_Task_Handler(void *params)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==1)
 80006d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006d4:	4808      	ldr	r0, [pc, #32]	@ (80006f8 <btn_Task_Handler+0x30>)
 80006d6:	f000 fd77 	bl	80011c8 <HAL_GPIO_ReadPin>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b01      	cmp	r3, #1
 80006de:	d103      	bne.n	80006e8 <btn_Task_Handler+0x20>
		{

			BUTTON_PRESSED = 0;
 80006e0:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <btn_Task_Handler+0x34>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	701a      	strb	r2, [r3, #0]
 80006e6:	e7f3      	b.n	80006d0 <btn_Task_Handler+0x8>
		}
		else
		{
			debug_printf("switch pressed");
 80006e8:	4805      	ldr	r0, [pc, #20]	@ (8000700 <btn_Task_Handler+0x38>)
 80006ea:	f7ff ff98 	bl	800061e <debug_printf>
			BUTTON_PRESSED = 1;
 80006ee:	4b03      	ldr	r3, [pc, #12]	@ (80006fc <btn_Task_Handler+0x34>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	701a      	strb	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==1)
 80006f4:	e7ec      	b.n	80006d0 <btn_Task_Handler+0x8>
 80006f6:	bf00      	nop
 80006f8:	48000800 	.word	0x48000800
 80006fc:	2000035c 	.word	0x2000035c
 8000700:	08005130 	.word	0x08005130

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b5b0      	push	{r4, r5, r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070a:	f000 fa51 	bl	8000bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070e:	f000 f83b 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000712:	f000 f8bb 	bl	800088c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000716:	f000 f889 	bl	800082c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800071a:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <main+0x6c>)
 800071c:	1d3c      	adds	r4, r7, #4
 800071e:	461d      	mov	r5, r3
 8000720:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000722:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000724:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000728:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	2100      	movs	r1, #0
 8000730:	4618      	mov	r0, r3
 8000732:	f002 fdd9 	bl	80032e8 <osThreadCreate>
 8000736:	4603      	mov	r3, r0
 8000738:	4a0e      	ldr	r2, [pc, #56]	@ (8000774 <main+0x70>)
 800073a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(led_Task_Handler,"Led_Task",200,NULL,1,NULL);
 800073c:	2300      	movs	r3, #0
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2301      	movs	r3, #1
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	2300      	movs	r3, #0
 8000746:	22c8      	movs	r2, #200	@ 0xc8
 8000748:	490b      	ldr	r1, [pc, #44]	@ (8000778 <main+0x74>)
 800074a:	480c      	ldr	r0, [pc, #48]	@ (800077c <main+0x78>)
 800074c:	f002 ff40 	bl	80035d0 <xTaskCreate>
  xTaskCreate(btn_Task_Handler,"BUTTON_Task",200,NULL,1,NULL);
 8000750:	2300      	movs	r3, #0
 8000752:	9301      	str	r3, [sp, #4]
 8000754:	2301      	movs	r3, #1
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2300      	movs	r3, #0
 800075a:	22c8      	movs	r2, #200	@ 0xc8
 800075c:	4908      	ldr	r1, [pc, #32]	@ (8000780 <main+0x7c>)
 800075e:	4809      	ldr	r0, [pc, #36]	@ (8000784 <main+0x80>)
 8000760:	f002 ff36 	bl	80035d0 <xTaskCreate>

    vTaskStartScheduler();
 8000764:	f003 f8a2 	bl	80038ac <vTaskStartScheduler>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000768:	f002 fdb7 	bl	80032da <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <main+0x68>
 8000770:	08005164 	.word	0x08005164
 8000774:	20000358 	.word	0x20000358
 8000778:	08005140 	.word	0x08005140
 800077c:	08000699 	.word	0x08000699
 8000780:	0800514c 	.word	0x0800514c
 8000784:	080006c9 	.word	0x080006c9

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b096      	sub	sp, #88	@ 0x58
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	2244      	movs	r2, #68	@ 0x44
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f004 f840 	bl	800481c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	463b      	mov	r3, r7
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ae:	f000 fd49 	bl	8001244 <HAL_PWREx_ControlVoltageScaling>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007b8:	f000 f8d6 	bl	8000968 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007bc:	2302      	movs	r3, #2
 80007be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c6:	2310      	movs	r3, #16
 80007c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ca:	2302      	movs	r3, #2
 80007cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ce:	2302      	movs	r3, #2
 80007d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007d2:	2301      	movs	r3, #1
 80007d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007d6:	230a      	movs	r3, #10
 80007d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007da:	2307      	movs	r3, #7
 80007dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007de:	2302      	movs	r3, #2
 80007e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007e2:	2302      	movs	r3, #2
 80007e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e6:	f107 0314 	add.w	r3, r7, #20
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fd80 	bl	80012f0 <HAL_RCC_OscConfig>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007f6:	f000 f8b7 	bl	8000968 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fa:	230f      	movs	r3, #15
 80007fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fe:	2303      	movs	r3, #3
 8000800:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800080e:	463b      	mov	r3, r7
 8000810:	2104      	movs	r1, #4
 8000812:	4618      	mov	r0, r3
 8000814:	f001 f948 	bl	8001aa8 <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800081e:	f000 f8a3 	bl	8000968 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	3758      	adds	r7, #88	@ 0x58
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000832:	4a15      	ldr	r2, [pc, #84]	@ (8000888 <MX_USART2_UART_Init+0x5c>)
 8000834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000836:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000838:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800083c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083e:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000852:	220c      	movs	r2, #12
 8000854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_USART2_UART_Init+0x58>)
 8000870:	f001 fffa 	bl	8002868 <HAL_UART_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800087a:	f000 f875 	bl	8000968 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	200002d0 	.word	0x200002d0
 8000888:	40004400 	.word	0x40004400

0800088c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	@ 0x28
 8000890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008a8:	f043 0304 	orr.w	r3, r3, #4
 80008ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ae:	4b28      	ldr	r3, [pc, #160]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	f003 0304 	and.w	r3, r3, #4
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ba:	4b25      	ldr	r3, [pc, #148]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	4a24      	ldr	r2, [pc, #144]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c6:	4b22      	ldr	r3, [pc, #136]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008de:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a18      	ldr	r2, [pc, #96]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <MX_GPIO_Init+0xc4>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2120      	movs	r1, #32
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f000 fc75 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000914:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	480b      	ldr	r0, [pc, #44]	@ (8000954 <MX_GPIO_Init+0xc8>)
 8000926:	f000 faa5 	bl	8000e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800092a:	2320      	movs	r3, #32
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000944:	f000 fa96 	bl	8000e74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000948:	bf00      	nop
 800094a:	3728      	adds	r7, #40	@ 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40021000 	.word	0x40021000
 8000954:	48000800 	.word	0x48000800

08000958 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000960:	2001      	movs	r0, #1
 8000962:	f002 fd0d 	bl	8003380 <osDelay>
 8000966:	e7fb      	b.n	8000960 <StartDefaultTask+0x8>

08000968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800096c:	b672      	cpsid	i
}
 800096e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <Error_Handler+0x8>

08000974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800097a:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <HAL_MspInit+0x4c>)
 800097c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097e:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <HAL_MspInit+0x4c>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6613      	str	r3, [r2, #96]	@ 0x60
 8000986:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <HAL_MspInit+0x4c>)
 8000988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000992:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <HAL_MspInit+0x4c>)
 8000994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000996:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <HAL_MspInit+0x4c>)
 8000998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800099c:	6593      	str	r3, [r2, #88]	@ 0x58
 800099e:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <HAL_MspInit+0x4c>)
 80009a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a6:	603b      	str	r3, [r7, #0]
 80009a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009aa:	2200      	movs	r2, #0
 80009ac:	210f      	movs	r1, #15
 80009ae:	f06f 0001 	mvn.w	r0, #1
 80009b2:	f000 fa36 	bl	8000e22 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b0ac      	sub	sp, #176	@ 0xb0
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	2288      	movs	r2, #136	@ 0x88
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f003 ff19 	bl	800481c <memset>
  if(huart->Instance==USART2)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a21      	ldr	r2, [pc, #132]	@ (8000a74 <HAL_UART_MspInit+0xb0>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d13b      	bne.n	8000a6c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009f4:	2302      	movs	r3, #2
 80009f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009f8:	2300      	movs	r3, #0
 80009fa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4618      	mov	r0, r3
 8000a02:	f001 fa75 	bl	8001ef0 <HAL_RCCEx_PeriphCLKConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a0c:	f7ff ffac 	bl	8000968 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a10:	4b19      	ldr	r3, [pc, #100]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a14:	4a18      	ldr	r2, [pc, #96]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a1c:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a28:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2c:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a34:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <HAL_UART_MspInit+0xb4>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a40:	230c      	movs	r3, #12
 8000a42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a52:	2303      	movs	r3, #3
 8000a54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a58:	2307      	movs	r3, #7
 8000a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a62:	4619      	mov	r1, r3
 8000a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a68:	f000 fa04 	bl	8000e74 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a6c:	bf00      	nop
 8000a6e:	37b0      	adds	r7, #176	@ 0xb0
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40004400 	.word	0x40004400
 8000a78:	40021000 	.word	0x40021000

08000a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <NMI_Handler+0x4>

08000a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <MemManage_Handler+0x4>

08000a94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab6:	f000 f8d7 	bl	8000c68 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000aba:	f003 f9f1 	bl	8003ea0 <xTaskGetSchedulerState>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d001      	beq.n	8000ac8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000ac4:	f003 fc30 	bl	8004328 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}

08000acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ad4:	4a14      	ldr	r2, [pc, #80]	@ (8000b28 <_sbrk+0x5c>)
 8000ad6:	4b15      	ldr	r3, [pc, #84]	@ (8000b2c <_sbrk+0x60>)
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ae0:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <_sbrk+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d102      	bne.n	8000aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <_sbrk+0x64>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <_sbrk+0x68>)
 8000aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <_sbrk+0x64>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4413      	add	r3, r2
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d207      	bcs.n	8000b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000afc:	f003 fe96 	bl	800482c <__errno>
 8000b00:	4603      	mov	r3, r0
 8000b02:	220c      	movs	r2, #12
 8000b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b0a:	e009      	b.n	8000b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b0c:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <_sbrk+0x64>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b12:	4b07      	ldr	r3, [pc, #28]	@ (8000b30 <_sbrk+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	4a05      	ldr	r2, [pc, #20]	@ (8000b30 <_sbrk+0x64>)
 8000b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20018000 	.word	0x20018000
 8000b2c:	00000400 	.word	0x00000400
 8000b30:	20000360 	.word	0x20000360
 8000b34:	200011c0 	.word	0x200011c0

08000b38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b3c:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <SystemInit+0x20>)
 8000b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b42:	4a05      	ldr	r2, [pc, #20]	@ (8000b58 <SystemInit+0x20>)
 8000b44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b60:	f7ff ffea 	bl	8000b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b64:	480c      	ldr	r0, [pc, #48]	@ (8000b98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b66:	490d      	ldr	r1, [pc, #52]	@ (8000b9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba0 <LoopForever+0xe>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba8 <LoopForever+0x16>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b8a:	f003 fe55 	bl	8004838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b8e:	f7ff fdb9 	bl	8000704 <main>

08000b92 <LoopForever>:

LoopForever:
    b LoopForever
 8000b92:	e7fe      	b.n	8000b92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b94:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b9c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000ba0:	08005214 	.word	0x08005214
  ldr r2, =_sbss
 8000ba4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000ba8:	200011bc 	.word	0x200011bc

08000bac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bac:	e7fe      	b.n	8000bac <ADC1_2_IRQHandler>
	...

08000bb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bba:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <HAL_Init+0x3c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a0b      	ldr	r2, [pc, #44]	@ (8000bec <HAL_Init+0x3c>)
 8000bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc6:	2003      	movs	r0, #3
 8000bc8:	f000 f920 	bl	8000e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bcc:	200f      	movs	r0, #15
 8000bce:	f000 f80f 	bl	8000bf0 <HAL_InitTick>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d002      	beq.n	8000bde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	71fb      	strb	r3, [r7, #7]
 8000bdc:	e001      	b.n	8000be2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bde:	f7ff fec9 	bl	8000974 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000be2:	79fb      	ldrb	r3, [r7, #7]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40022000 	.word	0x40022000

08000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bfc:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <HAL_InitTick+0x6c>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d023      	beq.n	8000c4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <HAL_InitTick+0x70>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b14      	ldr	r3, [pc, #80]	@ (8000c5c <HAL_InitTick+0x6c>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 f91d 	bl	8000e5a <HAL_SYSTICK_Config>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d10f      	bne.n	8000c46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2b0f      	cmp	r3, #15
 8000c2a:	d809      	bhi.n	8000c40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	6879      	ldr	r1, [r7, #4]
 8000c30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c34:	f000 f8f5 	bl	8000e22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c38:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <HAL_InitTick+0x74>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	e007      	b.n	8000c50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	73fb      	strb	r3, [r7, #15]
 8000c44:	e004      	b.n	8000c50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	73fb      	strb	r3, [r7, #15]
 8000c4a:	e001      	b.n	8000c50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000008 	.word	0x20000008
 8000c60:	20000000 	.word	0x20000000
 8000c64:	20000004 	.word	0x20000004

08000c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <HAL_IncTick+0x20>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <HAL_IncTick+0x24>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4413      	add	r3, r2
 8000c78:	4a04      	ldr	r2, [pc, #16]	@ (8000c8c <HAL_IncTick+0x24>)
 8000c7a:	6013      	str	r3, [r2, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000364 	.word	0x20000364

08000c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return uwTick;
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <HAL_GetTick+0x14>)
 8000c96:	681b      	ldr	r3, [r3, #0]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000364 	.word	0x20000364

08000ca8 <__NVIC_SetPriorityGrouping>:
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__NVIC_SetPriorityGrouping+0x44>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cda:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <__NVIC_SetPriorityGrouping+0x44>)
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	60d3      	str	r3, [r2, #12]
}
 8000ce0:	bf00      	nop
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <__NVIC_GetPriorityGrouping>:
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf4:	4b04      	ldr	r3, [pc, #16]	@ (8000d08 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	f003 0307 	and.w	r3, r3, #7
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <__NVIC_SetPriority>:
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	6039      	str	r1, [r7, #0]
 8000d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	db0a      	blt.n	8000d36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	490c      	ldr	r1, [pc, #48]	@ (8000d58 <__NVIC_SetPriority+0x4c>)
 8000d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2a:	0112      	lsls	r2, r2, #4
 8000d2c:	b2d2      	uxtb	r2, r2
 8000d2e:	440b      	add	r3, r1
 8000d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d34:	e00a      	b.n	8000d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	4908      	ldr	r1, [pc, #32]	@ (8000d5c <__NVIC_SetPriority+0x50>)
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	f003 030f 	and.w	r3, r3, #15
 8000d42:	3b04      	subs	r3, #4
 8000d44:	0112      	lsls	r2, r2, #4
 8000d46:	b2d2      	uxtb	r2, r2
 8000d48:	440b      	add	r3, r1
 8000d4a:	761a      	strb	r2, [r3, #24]
}
 8000d4c:	bf00      	nop
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	e000e100 	.word	0xe000e100
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <NVIC_EncodePriority>:
{
 8000d60:	b480      	push	{r7}
 8000d62:	b089      	sub	sp, #36	@ 0x24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f003 0307 	and.w	r3, r3, #7
 8000d72:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d74:	69fb      	ldr	r3, [r7, #28]
 8000d76:	f1c3 0307 	rsb	r3, r3, #7
 8000d7a:	2b04      	cmp	r3, #4
 8000d7c:	bf28      	it	cs
 8000d7e:	2304      	movcs	r3, #4
 8000d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	3304      	adds	r3, #4
 8000d86:	2b06      	cmp	r3, #6
 8000d88:	d902      	bls.n	8000d90 <NVIC_EncodePriority+0x30>
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	3b03      	subs	r3, #3
 8000d8e:	e000      	b.n	8000d92 <NVIC_EncodePriority+0x32>
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43da      	mvns	r2, r3
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	401a      	ands	r2, r3
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	fa01 f303 	lsl.w	r3, r1, r3
 8000db2:	43d9      	mvns	r1, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	4313      	orrs	r3, r2
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3724      	adds	r7, #36	@ 0x24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
	...

08000dc8 <SysTick_Config>:
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dd8:	d301      	bcc.n	8000dde <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e00f      	b.n	8000dfe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dde:	4a0a      	ldr	r2, [pc, #40]	@ (8000e08 <SysTick_Config+0x40>)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de6:	210f      	movs	r1, #15
 8000de8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000dec:	f7ff ff8e 	bl	8000d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <SysTick_Config+0x40>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df6:	4b04      	ldr	r3, [pc, #16]	@ (8000e08 <SysTick_Config+0x40>)
 8000df8:	2207      	movs	r2, #7
 8000dfa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	e000e010 	.word	0xe000e010

08000e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff ff47 	bl	8000ca8 <__NVIC_SetPriorityGrouping>
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b086      	sub	sp, #24
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	4603      	mov	r3, r0
 8000e2a:	60b9      	str	r1, [r7, #8]
 8000e2c:	607a      	str	r2, [r7, #4]
 8000e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e34:	f7ff ff5c 	bl	8000cf0 <__NVIC_GetPriorityGrouping>
 8000e38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	68b9      	ldr	r1, [r7, #8]
 8000e3e:	6978      	ldr	r0, [r7, #20]
 8000e40:	f7ff ff8e 	bl	8000d60 <NVIC_EncodePriority>
 8000e44:	4602      	mov	r2, r0
 8000e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff ff5d 	bl	8000d0c <__NVIC_SetPriority>
}
 8000e52:	bf00      	nop
 8000e54:	3718      	adds	r7, #24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ffb0 	bl	8000dc8 <SysTick_Config>
 8000e68:	4603      	mov	r3, r0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b087      	sub	sp, #28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e82:	e17f      	b.n	8001184 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	2101      	movs	r1, #1
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e90:	4013      	ands	r3, r2
 8000e92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 8171 	beq.w	800117e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f003 0303 	and.w	r3, r3, #3
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d005      	beq.n	8000eb4 <HAL_GPIO_Init+0x40>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f003 0303 	and.w	r3, r3, #3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d130      	bne.n	8000f16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	68da      	ldr	r2, [r3, #12]
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eea:	2201      	movs	r2, #1
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	091b      	lsrs	r3, r3, #4
 8000f00:	f003 0201 	and.w	r2, r3, #1
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	2b03      	cmp	r3, #3
 8000f20:	d118      	bne.n	8000f54 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	08db      	lsrs	r3, r3, #3
 8000f3e:	f003 0201 	and.w	r2, r3, #1
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d017      	beq.n	8000f90 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d123      	bne.n	8000fe4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	08da      	lsrs	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3208      	adds	r2, #8
 8000fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	f003 0307 	and.w	r3, r3, #7
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	691a      	ldr	r2, [r3, #16]
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	08da      	lsrs	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	6939      	ldr	r1, [r7, #16]
 8000fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0203 	and.w	r2, r3, #3
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001020:	2b00      	cmp	r3, #0
 8001022:	f000 80ac 	beq.w	800117e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	4b5f      	ldr	r3, [pc, #380]	@ (80011a4 <HAL_GPIO_Init+0x330>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102a:	4a5e      	ldr	r2, [pc, #376]	@ (80011a4 <HAL_GPIO_Init+0x330>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6613      	str	r3, [r2, #96]	@ 0x60
 8001032:	4b5c      	ldr	r3, [pc, #368]	@ (80011a4 <HAL_GPIO_Init+0x330>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800103e:	4a5a      	ldr	r2, [pc, #360]	@ (80011a8 <HAL_GPIO_Init+0x334>)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	089b      	lsrs	r3, r3, #2
 8001044:	3302      	adds	r3, #2
 8001046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	220f      	movs	r2, #15
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	4013      	ands	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001068:	d025      	beq.n	80010b6 <HAL_GPIO_Init+0x242>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4f      	ldr	r2, [pc, #316]	@ (80011ac <HAL_GPIO_Init+0x338>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d01f      	beq.n	80010b2 <HAL_GPIO_Init+0x23e>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4e      	ldr	r2, [pc, #312]	@ (80011b0 <HAL_GPIO_Init+0x33c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d019      	beq.n	80010ae <HAL_GPIO_Init+0x23a>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4d      	ldr	r2, [pc, #308]	@ (80011b4 <HAL_GPIO_Init+0x340>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d013      	beq.n	80010aa <HAL_GPIO_Init+0x236>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4c      	ldr	r2, [pc, #304]	@ (80011b8 <HAL_GPIO_Init+0x344>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d00d      	beq.n	80010a6 <HAL_GPIO_Init+0x232>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a4b      	ldr	r2, [pc, #300]	@ (80011bc <HAL_GPIO_Init+0x348>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d007      	beq.n	80010a2 <HAL_GPIO_Init+0x22e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4a      	ldr	r2, [pc, #296]	@ (80011c0 <HAL_GPIO_Init+0x34c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d101      	bne.n	800109e <HAL_GPIO_Init+0x22a>
 800109a:	2306      	movs	r3, #6
 800109c:	e00c      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 800109e:	2307      	movs	r3, #7
 80010a0:	e00a      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010a2:	2305      	movs	r3, #5
 80010a4:	e008      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010a6:	2304      	movs	r3, #4
 80010a8:	e006      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010aa:	2303      	movs	r3, #3
 80010ac:	e004      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010ae:	2302      	movs	r3, #2
 80010b0:	e002      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010b2:	2301      	movs	r3, #1
 80010b4:	e000      	b.n	80010b8 <HAL_GPIO_Init+0x244>
 80010b6:	2300      	movs	r3, #0
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	f002 0203 	and.w	r2, r2, #3
 80010be:	0092      	lsls	r2, r2, #2
 80010c0:	4093      	lsls	r3, r2
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010c8:	4937      	ldr	r1, [pc, #220]	@ (80011a8 <HAL_GPIO_Init+0x334>)
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	089b      	lsrs	r3, r3, #2
 80010ce:	3302      	adds	r3, #2
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010d6:	4b3b      	ldr	r3, [pc, #236]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	43db      	mvns	r3, r3
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4013      	ands	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d003      	beq.n	80010fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010fa:	4a32      	ldr	r2, [pc, #200]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001100:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	43db      	mvns	r3, r3
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4013      	ands	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d003      	beq.n	8001124 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	4313      	orrs	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001124:	4a27      	ldr	r2, [pc, #156]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800112a:	4b26      	ldr	r3, [pc, #152]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	43db      	mvns	r3, r3
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4013      	ands	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800114e:	4a1d      	ldr	r2, [pc, #116]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	43db      	mvns	r3, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001178:	4a12      	ldr	r2, [pc, #72]	@ (80011c4 <HAL_GPIO_Init+0x350>)
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa22 f303 	lsr.w	r3, r2, r3
 800118e:	2b00      	cmp	r3, #0
 8001190:	f47f ae78 	bne.w	8000e84 <HAL_GPIO_Init+0x10>
  }
}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	371c      	adds	r7, #28
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40010000 	.word	0x40010000
 80011ac:	48000400 	.word	0x48000400
 80011b0:	48000800 	.word	0x48000800
 80011b4:	48000c00 	.word	0x48000c00
 80011b8:	48001000 	.word	0x48001000
 80011bc:	48001400 	.word	0x48001400
 80011c0:	48001800 	.word	0x48001800
 80011c4:	40010400 	.word	0x40010400

080011c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691a      	ldr	r2, [r3, #16]
 80011d8:	887b      	ldrh	r3, [r7, #2]
 80011da:	4013      	ands	r3, r2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d002      	beq.n	80011e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011e0:	2301      	movs	r3, #1
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	e001      	b.n	80011ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011e6:	2300      	movs	r3, #0
 80011e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	807b      	strh	r3, [r7, #2]
 8001204:	4613      	mov	r3, r2
 8001206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001208:	787b      	ldrb	r3, [r7, #1]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120e:	887a      	ldrh	r2, [r7, #2]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001214:	e002      	b.n	800121c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800122c:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <HAL_PWREx_GetVoltageRange+0x18>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40007000 	.word	0x40007000

08001244 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001252:	d130      	bne.n	80012b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001254:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800125c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001260:	d038      	beq.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001262:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800126a:	4a1e      	ldr	r2, [pc, #120]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800126c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001270:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001272:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2232      	movs	r2, #50	@ 0x32
 8001278:	fb02 f303 	mul.w	r3, r2, r3
 800127c:	4a1b      	ldr	r2, [pc, #108]	@ (80012ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800127e:	fba2 2303 	umull	r2, r3, r2, r3
 8001282:	0c9b      	lsrs	r3, r3, #18
 8001284:	3301      	adds	r3, #1
 8001286:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001288:	e002      	b.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	3b01      	subs	r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800129c:	d102      	bne.n	80012a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1f2      	bne.n	800128a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012a4:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a6:	695b      	ldr	r3, [r3, #20]
 80012a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012b0:	d110      	bne.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e00f      	b.n	80012d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012b6:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012c2:	d007      	beq.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012c4:	4b07      	ldr	r3, [pc, #28]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012cc:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40007000 	.word	0x40007000
 80012e8:	20000000 	.word	0x20000000
 80012ec:	431bde83 	.word	0x431bde83

080012f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e3ca      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001302:	4b97      	ldr	r3, [pc, #604]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800130c:	4b94      	ldr	r3, [pc, #592]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	f003 0303 	and.w	r3, r3, #3
 8001314:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0310 	and.w	r3, r3, #16
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 80e4 	beq.w	80014ec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d007      	beq.n	800133a <HAL_RCC_OscConfig+0x4a>
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	2b0c      	cmp	r3, #12
 800132e:	f040 808b 	bne.w	8001448 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2b01      	cmp	r3, #1
 8001336:	f040 8087 	bne.w	8001448 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800133a:	4b89      	ldr	r3, [pc, #548]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d005      	beq.n	8001352 <HAL_RCC_OscConfig+0x62>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d101      	bne.n	8001352 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e3a2      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a1a      	ldr	r2, [r3, #32]
 8001356:	4b82      	ldr	r3, [pc, #520]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	2b00      	cmp	r3, #0
 8001360:	d004      	beq.n	800136c <HAL_RCC_OscConfig+0x7c>
 8001362:	4b7f      	ldr	r3, [pc, #508]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800136a:	e005      	b.n	8001378 <HAL_RCC_OscConfig+0x88>
 800136c:	4b7c      	ldr	r3, [pc, #496]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800136e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001372:	091b      	lsrs	r3, r3, #4
 8001374:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001378:	4293      	cmp	r3, r2
 800137a:	d223      	bcs.n	80013c4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	4618      	mov	r0, r3
 8001382:	f000 fd55 	bl	8001e30 <RCC_SetFlashLatencyFromMSIRange>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e383      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001390:	4b73      	ldr	r3, [pc, #460]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a72      	ldr	r2, [pc, #456]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001396:	f043 0308 	orr.w	r3, r3, #8
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4b70      	ldr	r3, [pc, #448]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	496d      	ldr	r1, [pc, #436]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013aa:	4313      	orrs	r3, r2
 80013ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	4968      	ldr	r1, [pc, #416]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	604b      	str	r3, [r1, #4]
 80013c2:	e025      	b.n	8001410 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013c4:	4b66      	ldr	r3, [pc, #408]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a65      	ldr	r2, [pc, #404]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013ca:	f043 0308 	orr.w	r3, r3, #8
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b63      	ldr	r3, [pc, #396]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	4960      	ldr	r1, [pc, #384]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	495b      	ldr	r1, [pc, #364]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80013f2:	4313      	orrs	r3, r2
 80013f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d109      	bne.n	8001410 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fd15 	bl	8001e30 <RCC_SetFlashLatencyFromMSIRange>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e343      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001410:	f000 fc4a 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001414:	4602      	mov	r2, r0
 8001416:	4b52      	ldr	r3, [pc, #328]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	091b      	lsrs	r3, r3, #4
 800141c:	f003 030f 	and.w	r3, r3, #15
 8001420:	4950      	ldr	r1, [pc, #320]	@ (8001564 <HAL_RCC_OscConfig+0x274>)
 8001422:	5ccb      	ldrb	r3, [r1, r3]
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	fa22 f303 	lsr.w	r3, r2, r3
 800142c:	4a4e      	ldr	r2, [pc, #312]	@ (8001568 <HAL_RCC_OscConfig+0x278>)
 800142e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001430:	4b4e      	ldr	r3, [pc, #312]	@ (800156c <HAL_RCC_OscConfig+0x27c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fbdb 	bl	8000bf0 <HAL_InitTick>
 800143a:	4603      	mov	r3, r0
 800143c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d052      	beq.n	80014ea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	e327      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d032      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001450:	4b43      	ldr	r3, [pc, #268]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a42      	ldr	r2, [pc, #264]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800145c:	f7ff fc18 	bl	8000c90 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001464:	f7ff fc14 	bl	8000c90 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e310      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001476:	4b3a      	ldr	r3, [pc, #232]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0f0      	beq.n	8001464 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001482:	4b37      	ldr	r3, [pc, #220]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a36      	ldr	r2, [pc, #216]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001488:	f043 0308 	orr.w	r3, r3, #8
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	4b34      	ldr	r3, [pc, #208]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4931      	ldr	r1, [pc, #196]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800149c:	4313      	orrs	r3, r2
 800149e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69db      	ldr	r3, [r3, #28]
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	492c      	ldr	r1, [pc, #176]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	604b      	str	r3, [r1, #4]
 80014b4:	e01a      	b.n	80014ec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a29      	ldr	r2, [pc, #164]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80014bc:	f023 0301 	bic.w	r3, r3, #1
 80014c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014c2:	f7ff fbe5 	bl	8000c90 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014ca:	f7ff fbe1 	bl	8000c90 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e2dd      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014dc:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1f0      	bne.n	80014ca <HAL_RCC_OscConfig+0x1da>
 80014e8:	e000      	b.n	80014ec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014ea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d074      	beq.n	80015e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d005      	beq.n	800150a <HAL_RCC_OscConfig+0x21a>
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	2b0c      	cmp	r3, #12
 8001502:	d10e      	bne.n	8001522 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	2b03      	cmp	r3, #3
 8001508:	d10b      	bne.n	8001522 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d064      	beq.n	80015e0 <HAL_RCC_OscConfig+0x2f0>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d160      	bne.n	80015e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e2ba      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800152a:	d106      	bne.n	800153a <HAL_RCC_OscConfig+0x24a>
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0b      	ldr	r2, [pc, #44]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001532:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	e026      	b.n	8001588 <HAL_RCC_OscConfig+0x298>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001542:	d115      	bne.n	8001570 <HAL_RCC_OscConfig+0x280>
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a05      	ldr	r2, [pc, #20]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 800154a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b03      	ldr	r3, [pc, #12]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a02      	ldr	r2, [pc, #8]	@ (8001560 <HAL_RCC_OscConfig+0x270>)
 8001556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	e014      	b.n	8001588 <HAL_RCC_OscConfig+0x298>
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000
 8001564:	08005188 	.word	0x08005188
 8001568:	20000000 	.word	0x20000000
 800156c:	20000004 	.word	0x20000004
 8001570:	4ba0      	ldr	r3, [pc, #640]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a9f      	ldr	r2, [pc, #636]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b9d      	ldr	r3, [pc, #628]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a9c      	ldr	r2, [pc, #624]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001586:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d013      	beq.n	80015b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001590:	f7ff fb7e 	bl	8000c90 <HAL_GetTick>
 8001594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001596:	e008      	b.n	80015aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001598:	f7ff fb7a 	bl	8000c90 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	2b64      	cmp	r3, #100	@ 0x64
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e276      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015aa:	4b92      	ldr	r3, [pc, #584]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0f0      	beq.n	8001598 <HAL_RCC_OscConfig+0x2a8>
 80015b6:	e014      	b.n	80015e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b8:	f7ff fb6a 	bl	8000c90 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c0:	f7ff fb66 	bl	8000c90 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b64      	cmp	r3, #100	@ 0x64
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e262      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015d2:	4b88      	ldr	r3, [pc, #544]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <HAL_RCC_OscConfig+0x2d0>
 80015de:	e000      	b.n	80015e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d060      	beq.n	80016b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d005      	beq.n	8001600 <HAL_RCC_OscConfig+0x310>
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	2b0c      	cmp	r3, #12
 80015f8:	d119      	bne.n	800162e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d116      	bne.n	800162e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001600:	4b7c      	ldr	r3, [pc, #496]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001608:	2b00      	cmp	r3, #0
 800160a:	d005      	beq.n	8001618 <HAL_RCC_OscConfig+0x328>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e23f      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001618:	4b76      	ldr	r3, [pc, #472]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	061b      	lsls	r3, r3, #24
 8001626:	4973      	ldr	r1, [pc, #460]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800162c:	e040      	b.n	80016b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d023      	beq.n	800167e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001636:	4b6f      	ldr	r3, [pc, #444]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a6e      	ldr	r2, [pc, #440]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800163c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001642:	f7ff fb25 	bl	8000c90 <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff fb21 	bl	8000c90 <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e21d      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800165c:	4b65      	ldr	r3, [pc, #404]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0f0      	beq.n	800164a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001668:	4b62      	ldr	r3, [pc, #392]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	061b      	lsls	r3, r3, #24
 8001676:	495f      	ldr	r1, [pc, #380]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001678:	4313      	orrs	r3, r2
 800167a:	604b      	str	r3, [r1, #4]
 800167c:	e018      	b.n	80016b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800167e:	4b5d      	ldr	r3, [pc, #372]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a5c      	ldr	r2, [pc, #368]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168a:	f7ff fb01 	bl	8000c90 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001692:	f7ff fafd 	bl	8000c90 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e1f9      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016a4:	4b53      	ldr	r3, [pc, #332]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1f0      	bne.n	8001692 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d03c      	beq.n	8001736 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d01c      	beq.n	80016fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016c4:	4b4b      	ldr	r3, [pc, #300]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80016c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ca:	4a4a      	ldr	r2, [pc, #296]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d4:	f7ff fadc 	bl	8000c90 <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016dc:	f7ff fad8 	bl	8000c90 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e1d4      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ee:	4b41      	ldr	r3, [pc, #260]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80016f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0ef      	beq.n	80016dc <HAL_RCC_OscConfig+0x3ec>
 80016fc:	e01b      	b.n	8001736 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016fe:	4b3d      	ldr	r3, [pc, #244]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001700:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001704:	4a3b      	ldr	r2, [pc, #236]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170e:	f7ff fabf 	bl	8000c90 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001716:	f7ff fabb 	bl	8000c90 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e1b7      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001728:	4b32      	ldr	r3, [pc, #200]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800172a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1ef      	bne.n	8001716 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 80a6 	beq.w	8001890 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001744:	2300      	movs	r3, #0
 8001746:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001748:	4b2a      	ldr	r3, [pc, #168]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800174a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d10d      	bne.n	8001770 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001754:	4b27      	ldr	r3, [pc, #156]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001758:	4a26      	ldr	r2, [pc, #152]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 800175a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001760:	4b24      	ldr	r3, [pc, #144]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 8001762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800176c:	2301      	movs	r3, #1
 800176e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001770:	4b21      	ldr	r3, [pc, #132]	@ (80017f8 <HAL_RCC_OscConfig+0x508>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001778:	2b00      	cmp	r3, #0
 800177a:	d118      	bne.n	80017ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800177c:	4b1e      	ldr	r3, [pc, #120]	@ (80017f8 <HAL_RCC_OscConfig+0x508>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a1d      	ldr	r2, [pc, #116]	@ (80017f8 <HAL_RCC_OscConfig+0x508>)
 8001782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001786:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001788:	f7ff fa82 	bl	8000c90 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001790:	f7ff fa7e 	bl	8000c90 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e17a      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a2:	4b15      	ldr	r3, [pc, #84]	@ (80017f8 <HAL_RCC_OscConfig+0x508>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d108      	bne.n	80017c8 <HAL_RCC_OscConfig+0x4d8>
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017bc:	4a0d      	ldr	r2, [pc, #52]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017c6:	e029      	b.n	800181c <HAL_RCC_OscConfig+0x52c>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d115      	bne.n	80017fc <HAL_RCC_OscConfig+0x50c>
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d6:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e6:	4a03      	ldr	r2, [pc, #12]	@ (80017f4 <HAL_RCC_OscConfig+0x504>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017f0:	e014      	b.n	800181c <HAL_RCC_OscConfig+0x52c>
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40007000 	.word	0x40007000
 80017fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80017fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001802:	4a9b      	ldr	r2, [pc, #620]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001804:	f023 0301 	bic.w	r3, r3, #1
 8001808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800180c:	4b98      	ldr	r3, [pc, #608]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001812:	4a97      	ldr	r2, [pc, #604]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001814:	f023 0304 	bic.w	r3, r3, #4
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d016      	beq.n	8001852 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7ff fa34 	bl	8000c90 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800182a:	e00a      	b.n	8001842 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800182c:	f7ff fa30 	bl	8000c90 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e12a      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001842:	4b8b      	ldr	r3, [pc, #556]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ed      	beq.n	800182c <HAL_RCC_OscConfig+0x53c>
 8001850:	e015      	b.n	800187e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001852:	f7ff fa1d 	bl	8000c90 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001858:	e00a      	b.n	8001870 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff fa19 	bl	8000c90 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001868:	4293      	cmp	r3, r2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e113      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001870:	4b7f      	ldr	r3, [pc, #508]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1ed      	bne.n	800185a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800187e:	7ffb      	ldrb	r3, [r7, #31]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d105      	bne.n	8001890 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001884:	4b7a      	ldr	r3, [pc, #488]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001888:	4a79      	ldr	r2, [pc, #484]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 800188a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800188e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001894:	2b00      	cmp	r3, #0
 8001896:	f000 80fe 	beq.w	8001a96 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189e:	2b02      	cmp	r3, #2
 80018a0:	f040 80d0 	bne.w	8001a44 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018a4:	4b72      	ldr	r3, [pc, #456]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	f003 0203 	and.w	r2, r3, #3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d130      	bne.n	800191a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	3b01      	subs	r3, #1
 80018c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d127      	bne.n	800191a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d11f      	bne.n	800191a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018e4:	2a07      	cmp	r2, #7
 80018e6:	bf14      	ite	ne
 80018e8:	2201      	movne	r2, #1
 80018ea:	2200      	moveq	r2, #0
 80018ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d113      	bne.n	800191a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	3b01      	subs	r3, #1
 8001900:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001902:	429a      	cmp	r2, r3
 8001904:	d109      	bne.n	800191a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	3b01      	subs	r3, #1
 8001914:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001916:	429a      	cmp	r2, r3
 8001918:	d06e      	beq.n	80019f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	2b0c      	cmp	r3, #12
 800191e:	d069      	beq.n	80019f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001920:	4b53      	ldr	r3, [pc, #332]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d105      	bne.n	8001938 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800192c:	4b50      	ldr	r3, [pc, #320]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0ad      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800193c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a4b      	ldr	r2, [pc, #300]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001946:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001948:	f7ff f9a2 	bl	8000c90 <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001950:	f7ff f99e 	bl	8000c90 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e09a      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001962:	4b43      	ldr	r3, [pc, #268]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f0      	bne.n	8001950 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196e:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	4b40      	ldr	r3, [pc, #256]	@ (8001a74 <HAL_RCC_OscConfig+0x784>)
 8001974:	4013      	ands	r3, r2
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800197e:	3a01      	subs	r2, #1
 8001980:	0112      	lsls	r2, r2, #4
 8001982:	4311      	orrs	r1, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001988:	0212      	lsls	r2, r2, #8
 800198a:	4311      	orrs	r1, r2
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001990:	0852      	lsrs	r2, r2, #1
 8001992:	3a01      	subs	r2, #1
 8001994:	0552      	lsls	r2, r2, #21
 8001996:	4311      	orrs	r1, r2
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800199c:	0852      	lsrs	r2, r2, #1
 800199e:	3a01      	subs	r2, #1
 80019a0:	0652      	lsls	r2, r2, #25
 80019a2:	4311      	orrs	r1, r2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019a8:	0912      	lsrs	r2, r2, #4
 80019aa:	0452      	lsls	r2, r2, #17
 80019ac:	430a      	orrs	r2, r1
 80019ae:	4930      	ldr	r1, [pc, #192]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019cc:	f7ff f960 	bl	8000c90 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff f95c 	bl	8000c90 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e058      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e6:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019f2:	e050      	b.n	8001a96 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e04f      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d148      	bne.n	8001a96 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a19      	ldr	r2, [pc, #100]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a10:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4a16      	ldr	r2, [pc, #88]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a1c:	f7ff f938 	bl	8000c90 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a24:	f7ff f934 	bl	8000c90 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e030      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a36:	4b0e      	ldr	r3, [pc, #56]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x734>
 8001a42:	e028      	b.n	8001a96 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2b0c      	cmp	r3, #12
 8001a48:	d023      	beq.n	8001a92 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a08      	ldr	r2, [pc, #32]	@ (8001a70 <HAL_RCC_OscConfig+0x780>)
 8001a50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a56:	f7ff f91b 	bl	8000c90 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a5c:	e00c      	b.n	8001a78 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5e:	f7ff f917 	bl	8000c90 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d905      	bls.n	8001a78 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e013      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
 8001a70:	40021000 	.word	0x40021000
 8001a74:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a78:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <HAL_RCC_OscConfig+0x7b0>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1ec      	bne.n	8001a5e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_RCC_OscConfig+0x7b0>)
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	4905      	ldr	r1, [pc, #20]	@ (8001aa0 <HAL_RCC_OscConfig+0x7b0>)
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_RCC_OscConfig+0x7b4>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60cb      	str	r3, [r1, #12]
 8001a90:	e001      	b.n	8001a96 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e000      	b.n	8001a98 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3720      	adds	r7, #32
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	feeefffc 	.word	0xfeeefffc

08001aa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0e7      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001abc:	4b75      	ldr	r3, [pc, #468]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d910      	bls.n	8001aec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aca:	4b72      	ldr	r3, [pc, #456]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 0207 	bic.w	r2, r3, #7
 8001ad2:	4970      	ldr	r1, [pc, #448]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ada:	4b6e      	ldr	r3, [pc, #440]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e0cf      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d010      	beq.n	8001b1a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	4b66      	ldr	r3, [pc, #408]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d908      	bls.n	8001b1a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b08:	4b63      	ldr	r3, [pc, #396]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4960      	ldr	r1, [pc, #384]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d04c      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d107      	bne.n	8001b3e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d121      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e0a6      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d107      	bne.n	8001b56 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b46:	4b54      	ldr	r3, [pc, #336]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d115      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e09a      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d107      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b5e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d109      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e08e      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e086      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b7e:	4b46      	ldr	r3, [pc, #280]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f023 0203 	bic.w	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	4943      	ldr	r1, [pc, #268]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b90:	f7ff f87e 	bl	8000c90 <HAL_GetTick>
 8001b94:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b96:	e00a      	b.n	8001bae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b98:	f7ff f87a 	bl	8000c90 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e06e      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bae:	4b3a      	ldr	r3, [pc, #232]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 020c 	and.w	r2, r3, #12
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d1eb      	bne.n	8001b98 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d010      	beq.n	8001bee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d208      	bcs.n	8001bee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	492b      	ldr	r1, [pc, #172]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bee:	4b29      	ldr	r3, [pc, #164]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d210      	bcs.n	8001c1e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfc:	4b25      	ldr	r3, [pc, #148]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f023 0207 	bic.w	r2, r3, #7
 8001c04:	4923      	ldr	r1, [pc, #140]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0c:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d001      	beq.n	8001c1e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e036      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0304 	and.w	r3, r3, #4
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d008      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	4918      	ldr	r1, [pc, #96]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d009      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c48:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	4910      	ldr	r1, [pc, #64]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c5c:	f000 f824 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001c60:	4602      	mov	r2, r0
 8001c62:	4b0d      	ldr	r3, [pc, #52]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	091b      	lsrs	r3, r3, #4
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	490b      	ldr	r1, [pc, #44]	@ (8001c9c <HAL_RCC_ClockConfig+0x1f4>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	fa22 f303 	lsr.w	r3, r2, r3
 8001c78:	4a09      	ldr	r2, [pc, #36]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1fc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe ffb5 	bl	8000bf0 <HAL_InitTick>
 8001c86:	4603      	mov	r3, r0
 8001c88:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c8a:	7afb      	ldrb	r3, [r7, #11]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40022000 	.word	0x40022000
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	08005188 	.word	0x08005188
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b089      	sub	sp, #36	@ 0x24
 8001cac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cc0:	4b3b      	ldr	r3, [pc, #236]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d005      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x34>
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	2b0c      	cmp	r3, #12
 8001cd4:	d121      	bne.n	8001d1a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d11e      	bne.n	8001d1a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cdc:	4b34      	ldr	r3, [pc, #208]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0308 	and.w	r3, r3, #8
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d107      	bne.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ce8:	4b31      	ldr	r3, [pc, #196]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cee:	0a1b      	lsrs	r3, r3, #8
 8001cf0:	f003 030f 	and.w	r3, r3, #15
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	e005      	b.n	8001d04 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	091b      	lsrs	r3, r3, #4
 8001cfe:	f003 030f 	and.w	r3, r3, #15
 8001d02:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d04:	4a2b      	ldr	r2, [pc, #172]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d0c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10d      	bne.n	8001d30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d18:	e00a      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	2b04      	cmp	r3, #4
 8001d1e:	d102      	bne.n	8001d26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d20:	4b25      	ldr	r3, [pc, #148]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d22:	61bb      	str	r3, [r7, #24]
 8001d24:	e004      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x114>)
 8001d2e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	d134      	bne.n	8001da0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d36:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f003 0303 	and.w	r3, r3, #3
 8001d3e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d003      	beq.n	8001d4e <HAL_RCC_GetSysClockFreq+0xa6>
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	2b03      	cmp	r3, #3
 8001d4a:	d003      	beq.n	8001d54 <HAL_RCC_GetSysClockFreq+0xac>
 8001d4c:	e005      	b.n	8001d5a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d50:	617b      	str	r3, [r7, #20]
      break;
 8001d52:	e005      	b.n	8001d60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x114>)
 8001d56:	617b      	str	r3, [r7, #20]
      break;
 8001d58:	e002      	b.n	8001d60 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	617b      	str	r3, [r7, #20]
      break;
 8001d5e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d60:	4b13      	ldr	r3, [pc, #76]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	0a1b      	lsrs	r3, r3, #8
 8001d74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	fb03 f202 	mul.w	r2, r3, r2
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d84:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	0e5b      	lsrs	r3, r3, #25
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	3301      	adds	r3, #1
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001da0:	69bb      	ldr	r3, [r7, #24]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3724      	adds	r7, #36	@ 0x24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000
 8001db4:	080051a0 	.word	0x080051a0
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	007a1200 	.word	0x007a1200

08001dc0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ddc:	f7ff fff0 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0a1b      	lsrs	r3, r3, #8
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4904      	ldr	r1, [pc, #16]	@ (8001e00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	f003 031f 	and.w	r3, r3, #31
 8001df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	08005198 	.word	0x08005198

08001e04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e08:	f7ff ffda 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0adb      	lsrs	r3, r3, #11
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4904      	ldr	r1, [pc, #16]	@ (8001e2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	f003 031f 	and.w	r3, r3, #31
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08005198 	.word	0x08005198

08001e30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e38:	2300      	movs	r3, #0
 8001e3a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e48:	f7ff f9ee 	bl	8001228 <HAL_PWREx_GetVoltageRange>
 8001e4c:	6178      	str	r0, [r7, #20]
 8001e4e:	e014      	b.n	8001e7a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e50:	4b25      	ldr	r3, [pc, #148]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e54:	4a24      	ldr	r2, [pc, #144]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e68:	f7ff f9de 	bl	8001228 <HAL_PWREx_GetVoltageRange>
 8001e6c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e72:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e80:	d10b      	bne.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b80      	cmp	r3, #128	@ 0x80
 8001e86:	d919      	bls.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e8c:	d902      	bls.n	8001e94 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e8e:	2302      	movs	r3, #2
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	e013      	b.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e94:	2301      	movs	r3, #1
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	e010      	b.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b80      	cmp	r3, #128	@ 0x80
 8001e9e:	d902      	bls.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	e00a      	b.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b80      	cmp	r3, #128	@ 0x80
 8001eaa:	d102      	bne.n	8001eb2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	e004      	b.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b70      	cmp	r3, #112	@ 0x70
 8001eb6:	d101      	bne.n	8001ebc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001eb8:	2301      	movs	r3, #1
 8001eba:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f023 0207 	bic.w	r2, r3, #7
 8001ec4:	4909      	ldr	r1, [pc, #36]	@ (8001eec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ecc:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d001      	beq.n	8001ede <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40022000 	.word	0x40022000

08001ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001efc:	2300      	movs	r3, #0
 8001efe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d041      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f10:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f14:	d02a      	beq.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f16:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f1a:	d824      	bhi.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f20:	d008      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f26:	d81e      	bhi.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00a      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f30:	d010      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f32:	e018      	b.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f34:	4b86      	ldr	r3, [pc, #536]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	4a85      	ldr	r2, [pc, #532]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f40:	e015      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3304      	adds	r3, #4
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fabb 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f52:	e00c      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3320      	adds	r3, #32
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 fba6 	bl	80026ac <RCCEx_PLLSAI2_Config>
 8001f60:	4603      	mov	r3, r0
 8001f62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f64:	e003      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	74fb      	strb	r3, [r7, #19]
      break;
 8001f6a:	e000      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f6e:	7cfb      	ldrb	r3, [r7, #19]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10b      	bne.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f74:	4b76      	ldr	r3, [pc, #472]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f82:	4973      	ldr	r1, [pc, #460]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f8a:	e001      	b.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f8c:	7cfb      	ldrb	r3, [r7, #19]
 8001f8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d041      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fa0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fa4:	d02a      	beq.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fa6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001faa:	d824      	bhi.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fb0:	d008      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fb6:	d81e      	bhi.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00a      	beq.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fc0:	d010      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fc2:	e018      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fc4:	4b62      	ldr	r3, [pc, #392]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4a61      	ldr	r2, [pc, #388]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fd0:	e015      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 fa73 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe2:	e00c      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3320      	adds	r3, #32
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 fb5e 	bl	80026ac <RCCEx_PLLSAI2_Config>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ff4:	e003      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	74fb      	strb	r3, [r7, #19]
      break;
 8001ffa:	e000      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001ffc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001ffe:	7cfb      	ldrb	r3, [r7, #19]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10b      	bne.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002004:	4b52      	ldr	r3, [pc, #328]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800200a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002012:	494f      	ldr	r1, [pc, #316]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002014:	4313      	orrs	r3, r2
 8002016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800201a:	e001      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800201c:	7cfb      	ldrb	r3, [r7, #19]
 800201e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 80a0 	beq.w	800216e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002032:	4b47      	ldr	r3, [pc, #284]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002042:	2300      	movs	r3, #0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00d      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002048:	4b41      	ldr	r3, [pc, #260]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204c:	4a40      	ldr	r2, [pc, #256]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002052:	6593      	str	r3, [r2, #88]	@ 0x58
 8002054:	4b3e      	ldr	r3, [pc, #248]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002060:	2301      	movs	r3, #1
 8002062:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002064:	4b3b      	ldr	r3, [pc, #236]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a3a      	ldr	r2, [pc, #232]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800206a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800206e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002070:	f7fe fe0e 	bl	8000c90 <HAL_GetTick>
 8002074:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002076:	e009      	b.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002078:	f7fe fe0a 	bl	8000c90 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d902      	bls.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	74fb      	strb	r3, [r7, #19]
        break;
 800208a:	e005      	b.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800208c:	4b31      	ldr	r3, [pc, #196]	@ (8002154 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0ef      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002098:	7cfb      	ldrb	r3, [r7, #19]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d15c      	bne.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800209e:	4b2c      	ldr	r3, [pc, #176]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d01f      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d019      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020bc:	4b24      	ldr	r3, [pc, #144]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020c8:	4b21      	ldr	r3, [pc, #132]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ce:	4a20      	ldr	r2, [pc, #128]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	4a1c      	ldr	r2, [pc, #112]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020e8:	4a19      	ldr	r2, [pc, #100]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d016      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fa:	f7fe fdc9 	bl	8000c90 <HAL_GetTick>
 80020fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002100:	e00b      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002102:	f7fe fdc5 	bl	8000c90 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002110:	4293      	cmp	r3, r2
 8002112:	d902      	bls.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	74fb      	strb	r3, [r7, #19]
            break;
 8002118:	e006      	b.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800211a:	4b0d      	ldr	r3, [pc, #52]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0ec      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800212e:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002134:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800213e:	4904      	ldr	r1, [pc, #16]	@ (8002150 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002140:	4313      	orrs	r3, r2
 8002142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002146:	e009      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002148:	7cfb      	ldrb	r3, [r7, #19]
 800214a:	74bb      	strb	r3, [r7, #18]
 800214c:	e006      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002158:	7cfb      	ldrb	r3, [r7, #19]
 800215a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800215c:	7c7b      	ldrb	r3, [r7, #17]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d105      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002162:	4b9e      	ldr	r3, [pc, #632]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002166:	4a9d      	ldr	r2, [pc, #628]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002168:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800216c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800217a:	4b98      	ldr	r3, [pc, #608]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800217c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002180:	f023 0203 	bic.w	r2, r3, #3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002188:	4994      	ldr	r1, [pc, #592]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00a      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800219c:	4b8f      	ldr	r3, [pc, #572]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021a2:	f023 020c 	bic.w	r2, r3, #12
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021aa:	498c      	ldr	r1, [pc, #560]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021be:	4b87      	ldr	r3, [pc, #540]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021cc:	4983      	ldr	r1, [pc, #524]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0308 	and.w	r3, r3, #8
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00a      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021e0:	4b7e      	ldr	r3, [pc, #504]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ee:	497b      	ldr	r1, [pc, #492]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00a      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002202:	4b76      	ldr	r3, [pc, #472]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002208:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002210:	4972      	ldr	r1, [pc, #456]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002212:	4313      	orrs	r3, r2
 8002214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0320 	and.w	r3, r3, #32
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00a      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002224:	4b6d      	ldr	r3, [pc, #436]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002232:	496a      	ldr	r1, [pc, #424]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002234:	4313      	orrs	r3, r2
 8002236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00a      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002246:	4b65      	ldr	r3, [pc, #404]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002254:	4961      	ldr	r1, [pc, #388]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002256:	4313      	orrs	r3, r2
 8002258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00a      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002268:	4b5c      	ldr	r3, [pc, #368]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800226e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002276:	4959      	ldr	r1, [pc, #356]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00a      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800228a:	4b54      	ldr	r3, [pc, #336]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800228c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002290:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002298:	4950      	ldr	r1, [pc, #320]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229a:	4313      	orrs	r3, r2
 800229c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00a      	beq.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022ac:	4b4b      	ldr	r3, [pc, #300]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ba:	4948      	ldr	r1, [pc, #288]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022ce:	4b43      	ldr	r3, [pc, #268]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022dc:	493f      	ldr	r1, [pc, #252]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d028      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022f0:	4b3a      	ldr	r3, [pc, #232]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022fe:	4937      	ldr	r1, [pc, #220]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800230a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800230e:	d106      	bne.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002310:	4b32      	ldr	r3, [pc, #200]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a31      	ldr	r2, [pc, #196]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231a:	60d3      	str	r3, [r2, #12]
 800231c:	e011      	b.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002322:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002326:	d10c      	bne.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3304      	adds	r3, #4
 800232c:	2101      	movs	r1, #1
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f8c8 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002338:	7cfb      	ldrb	r3, [r7, #19]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800233e:	7cfb      	ldrb	r3, [r7, #19]
 8002340:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d028      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800234e:	4b23      	ldr	r3, [pc, #140]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002354:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	491f      	ldr	r1, [pc, #124]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002368:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800236c:	d106      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800236e:	4b1b      	ldr	r3, [pc, #108]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	4a1a      	ldr	r2, [pc, #104]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002374:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002378:	60d3      	str	r3, [r2, #12]
 800237a:	e011      	b.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002380:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002384:	d10c      	bne.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3304      	adds	r3, #4
 800238a:	2101      	movs	r1, #1
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f899 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 8002392:	4603      	mov	r3, r0
 8002394:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002396:	7cfb      	ldrb	r3, [r7, #19]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800239c:	7cfb      	ldrb	r3, [r7, #19]
 800239e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d02b      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023ac:	4b0b      	ldr	r3, [pc, #44]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ba:	4908      	ldr	r1, [pc, #32]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023ca:	d109      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023cc:	4b03      	ldr	r3, [pc, #12]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	4a02      	ldr	r2, [pc, #8]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023d6:	60d3      	str	r3, [r2, #12]
 80023d8:	e014      	b.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023da:	bf00      	nop
 80023dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023e8:	d10c      	bne.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3304      	adds	r3, #4
 80023ee:	2101      	movs	r1, #1
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 f867 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 80023f6:	4603      	mov	r3, r0
 80023f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023fa:	7cfb      	ldrb	r3, [r7, #19]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002400:	7cfb      	ldrb	r3, [r7, #19]
 8002402:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d02f      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002410:	4b2b      	ldr	r3, [pc, #172]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002416:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800241e:	4928      	ldr	r1, [pc, #160]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002420:	4313      	orrs	r3, r2
 8002422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800242a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800242e:	d10d      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3304      	adds	r3, #4
 8002434:	2102      	movs	r1, #2
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f844 	bl	80024c4 <RCCEx_PLLSAI1_Config>
 800243c:	4603      	mov	r3, r0
 800243e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002440:	7cfb      	ldrb	r3, [r7, #19]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d014      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002446:	7cfb      	ldrb	r3, [r7, #19]
 8002448:	74bb      	strb	r3, [r7, #18]
 800244a:	e011      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002450:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002454:	d10c      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3320      	adds	r3, #32
 800245a:	2102      	movs	r1, #2
 800245c:	4618      	mov	r0, r3
 800245e:	f000 f925 	bl	80026ac <RCCEx_PLLSAI2_Config>
 8002462:	4603      	mov	r3, r0
 8002464:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002466:	7cfb      	ldrb	r3, [r7, #19]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800246c:	7cfb      	ldrb	r3, [r7, #19]
 800246e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00a      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800247c:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002482:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800248a:	490d      	ldr	r1, [pc, #52]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800248c:	4313      	orrs	r3, r2
 800248e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00b      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800249e:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ae:	4904      	ldr	r1, [pc, #16]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40021000 	.word	0x40021000

080024c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024d2:	4b75      	ldr	r3, [pc, #468]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d018      	beq.n	8002510 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024de:	4b72      	ldr	r3, [pc, #456]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f003 0203 	and.w	r2, r3, #3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d10d      	bne.n	800250a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
       ||
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d009      	beq.n	800250a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024f6:	4b6c      	ldr	r3, [pc, #432]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
       ||
 8002506:	429a      	cmp	r2, r3
 8002508:	d047      	beq.n	800259a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	73fb      	strb	r3, [r7, #15]
 800250e:	e044      	b.n	800259a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b03      	cmp	r3, #3
 8002516:	d018      	beq.n	800254a <RCCEx_PLLSAI1_Config+0x86>
 8002518:	2b03      	cmp	r3, #3
 800251a:	d825      	bhi.n	8002568 <RCCEx_PLLSAI1_Config+0xa4>
 800251c:	2b01      	cmp	r3, #1
 800251e:	d002      	beq.n	8002526 <RCCEx_PLLSAI1_Config+0x62>
 8002520:	2b02      	cmp	r3, #2
 8002522:	d009      	beq.n	8002538 <RCCEx_PLLSAI1_Config+0x74>
 8002524:	e020      	b.n	8002568 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002526:	4b60      	ldr	r3, [pc, #384]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d11d      	bne.n	800256e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002536:	e01a      	b.n	800256e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002538:	4b5b      	ldr	r3, [pc, #364]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002540:	2b00      	cmp	r3, #0
 8002542:	d116      	bne.n	8002572 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002548:	e013      	b.n	8002572 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800254a:	4b57      	ldr	r3, [pc, #348]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002556:	4b54      	ldr	r3, [pc, #336]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d109      	bne.n	8002576 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002566:	e006      	b.n	8002576 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	73fb      	strb	r3, [r7, #15]
      break;
 800256c:	e004      	b.n	8002578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800256e:	bf00      	nop
 8002570:	e002      	b.n	8002578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002572:	bf00      	nop
 8002574:	e000      	b.n	8002578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002576:	bf00      	nop
    }

    if(status == HAL_OK)
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10d      	bne.n	800259a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800257e:	4b4a      	ldr	r3, [pc, #296]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6819      	ldr	r1, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	3b01      	subs	r3, #1
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	430b      	orrs	r3, r1
 8002594:	4944      	ldr	r1, [pc, #272]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002596:	4313      	orrs	r3, r2
 8002598:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d17d      	bne.n	800269c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025a0:	4b41      	ldr	r3, [pc, #260]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a40      	ldr	r2, [pc, #256]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025ac:	f7fe fb70 	bl	8000c90 <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025b2:	e009      	b.n	80025c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025b4:	f7fe fb6c 	bl	8000c90 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d902      	bls.n	80025c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	73fb      	strb	r3, [r7, #15]
        break;
 80025c6:	e005      	b.n	80025d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025c8:	4b37      	ldr	r3, [pc, #220]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1ef      	bne.n	80025b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d160      	bne.n	800269c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d111      	bne.n	8002604 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025e0:	4b31      	ldr	r3, [pc, #196]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6892      	ldr	r2, [r2, #8]
 80025f0:	0211      	lsls	r1, r2, #8
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	68d2      	ldr	r2, [r2, #12]
 80025f6:	0912      	lsrs	r2, r2, #4
 80025f8:	0452      	lsls	r2, r2, #17
 80025fa:	430a      	orrs	r2, r1
 80025fc:	492a      	ldr	r1, [pc, #168]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	610b      	str	r3, [r1, #16]
 8002602:	e027      	b.n	8002654 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d112      	bne.n	8002630 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800260a:	4b27      	ldr	r3, [pc, #156]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002612:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6892      	ldr	r2, [r2, #8]
 800261a:	0211      	lsls	r1, r2, #8
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6912      	ldr	r2, [r2, #16]
 8002620:	0852      	lsrs	r2, r2, #1
 8002622:	3a01      	subs	r2, #1
 8002624:	0552      	lsls	r2, r2, #21
 8002626:	430a      	orrs	r2, r1
 8002628:	491f      	ldr	r1, [pc, #124]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800262a:	4313      	orrs	r3, r2
 800262c:	610b      	str	r3, [r1, #16]
 800262e:	e011      	b.n	8002654 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002630:	4b1d      	ldr	r3, [pc, #116]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002638:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6892      	ldr	r2, [r2, #8]
 8002640:	0211      	lsls	r1, r2, #8
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6952      	ldr	r2, [r2, #20]
 8002646:	0852      	lsrs	r2, r2, #1
 8002648:	3a01      	subs	r2, #1
 800264a:	0652      	lsls	r2, r2, #25
 800264c:	430a      	orrs	r2, r1
 800264e:	4916      	ldr	r1, [pc, #88]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002650:	4313      	orrs	r3, r2
 8002652:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002654:	4b14      	ldr	r3, [pc, #80]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a13      	ldr	r2, [pc, #76]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800265a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800265e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002660:	f7fe fb16 	bl	8000c90 <HAL_GetTick>
 8002664:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002666:	e009      	b.n	800267c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002668:	f7fe fb12 	bl	8000c90 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d902      	bls.n	800267c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	73fb      	strb	r3, [r7, #15]
          break;
 800267a:	e005      	b.n	8002688 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800267c:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0ef      	beq.n	8002668 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002688:	7bfb      	ldrb	r3, [r7, #15]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d106      	bne.n	800269c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800268e:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	4904      	ldr	r1, [pc, #16]	@ (80026a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002698:	4313      	orrs	r3, r2
 800269a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800269c:	7bfb      	ldrb	r3, [r7, #15]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40021000 	.word	0x40021000

080026ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d018      	beq.n	80026f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026c6:	4b67      	ldr	r3, [pc, #412]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	f003 0203 	and.w	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d10d      	bne.n	80026f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
       ||
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d009      	beq.n	80026f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026de:	4b61      	ldr	r3, [pc, #388]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	091b      	lsrs	r3, r3, #4
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
       ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d047      	beq.n	8002782 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	73fb      	strb	r3, [r7, #15]
 80026f6:	e044      	b.n	8002782 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d018      	beq.n	8002732 <RCCEx_PLLSAI2_Config+0x86>
 8002700:	2b03      	cmp	r3, #3
 8002702:	d825      	bhi.n	8002750 <RCCEx_PLLSAI2_Config+0xa4>
 8002704:	2b01      	cmp	r3, #1
 8002706:	d002      	beq.n	800270e <RCCEx_PLLSAI2_Config+0x62>
 8002708:	2b02      	cmp	r3, #2
 800270a:	d009      	beq.n	8002720 <RCCEx_PLLSAI2_Config+0x74>
 800270c:	e020      	b.n	8002750 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800270e:	4b55      	ldr	r3, [pc, #340]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d11d      	bne.n	8002756 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800271e:	e01a      	b.n	8002756 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002720:	4b50      	ldr	r3, [pc, #320]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002728:	2b00      	cmp	r3, #0
 800272a:	d116      	bne.n	800275a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002730:	e013      	b.n	800275a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002732:	4b4c      	ldr	r3, [pc, #304]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10f      	bne.n	800275e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800273e:	4b49      	ldr	r3, [pc, #292]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d109      	bne.n	800275e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800274e:	e006      	b.n	800275e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
      break;
 8002754:	e004      	b.n	8002760 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002756:	bf00      	nop
 8002758:	e002      	b.n	8002760 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800275a:	bf00      	nop
 800275c:	e000      	b.n	8002760 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800275e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002760:	7bfb      	ldrb	r3, [r7, #15]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10d      	bne.n	8002782 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002766:	4b3f      	ldr	r3, [pc, #252]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6819      	ldr	r1, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	3b01      	subs	r3, #1
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	430b      	orrs	r3, r1
 800277c:	4939      	ldr	r1, [pc, #228]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800277e:	4313      	orrs	r3, r2
 8002780:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d167      	bne.n	8002858 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002788:	4b36      	ldr	r3, [pc, #216]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a35      	ldr	r2, [pc, #212]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002792:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002794:	f7fe fa7c 	bl	8000c90 <HAL_GetTick>
 8002798:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800279a:	e009      	b.n	80027b0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800279c:	f7fe fa78 	bl	8000c90 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d902      	bls.n	80027b0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	73fb      	strb	r3, [r7, #15]
        break;
 80027ae:	e005      	b.n	80027bc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027b0:	4b2c      	ldr	r3, [pc, #176]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1ef      	bne.n	800279c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d14a      	bne.n	8002858 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d111      	bne.n	80027ec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027c8:	4b26      	ldr	r3, [pc, #152]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6892      	ldr	r2, [r2, #8]
 80027d8:	0211      	lsls	r1, r2, #8
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68d2      	ldr	r2, [r2, #12]
 80027de:	0912      	lsrs	r2, r2, #4
 80027e0:	0452      	lsls	r2, r2, #17
 80027e2:	430a      	orrs	r2, r1
 80027e4:	491f      	ldr	r1, [pc, #124]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	614b      	str	r3, [r1, #20]
 80027ea:	e011      	b.n	8002810 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80027f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6892      	ldr	r2, [r2, #8]
 80027fc:	0211      	lsls	r1, r2, #8
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6912      	ldr	r2, [r2, #16]
 8002802:	0852      	lsrs	r2, r2, #1
 8002804:	3a01      	subs	r2, #1
 8002806:	0652      	lsls	r2, r2, #25
 8002808:	430a      	orrs	r2, r1
 800280a:	4916      	ldr	r1, [pc, #88]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800280c:	4313      	orrs	r3, r2
 800280e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002810:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a13      	ldr	r2, [pc, #76]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800281a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281c:	f7fe fa38 	bl	8000c90 <HAL_GetTick>
 8002820:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002822:	e009      	b.n	8002838 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002824:	f7fe fa34 	bl	8000c90 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d902      	bls.n	8002838 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	73fb      	strb	r3, [r7, #15]
          break;
 8002836:	e005      	b.n	8002844 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002838:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0ef      	beq.n	8002824 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284c:	695a      	ldr	r2, [r3, #20]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	4904      	ldr	r1, [pc, #16]	@ (8002864 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002854:	4313      	orrs	r3, r2
 8002856:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002858:	7bfb      	ldrb	r3, [r7, #15]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40021000 	.word	0x40021000

08002868 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e040      	b.n	80028fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d106      	bne.n	8002890 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7fe f89a 	bl	80009c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2224      	movs	r2, #36	@ 0x24
 8002894:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0201 	bic.w	r2, r2, #1
 80028a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fae0 	bl	8002e74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 f825 	bl	8002904 <UART_SetConfig>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e01b      	b.n	80028fc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fb5f 	bl	8002fb8 <UART_CheckIdleState>
 80028fa:	4603      	mov	r3, r0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002908:	b08a      	sub	sp, #40	@ 0x28
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	691b      	ldr	r3, [r3, #16]
 800291c:	431a      	orrs	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	431a      	orrs	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	4313      	orrs	r3, r2
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4ba4      	ldr	r3, [pc, #656]	@ (8002bc4 <UART_SetConfig+0x2c0>)
 8002934:	4013      	ands	r3, r2
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	6812      	ldr	r2, [r2, #0]
 800293a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800293c:	430b      	orrs	r3, r1
 800293e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a99      	ldr	r2, [pc, #612]	@ (8002bc8 <UART_SetConfig+0x2c4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d004      	beq.n	8002970 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800296c:	4313      	orrs	r3, r2
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002980:	430a      	orrs	r2, r1
 8002982:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a90      	ldr	r2, [pc, #576]	@ (8002bcc <UART_SetConfig+0x2c8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d126      	bne.n	80029dc <UART_SetConfig+0xd8>
 800298e:	4b90      	ldr	r3, [pc, #576]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 8002990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d81b      	bhi.n	80029d4 <UART_SetConfig+0xd0>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <UART_SetConfig+0xa0>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029b5 	.word	0x080029b5
 80029a8:	080029c5 	.word	0x080029c5
 80029ac:	080029bd 	.word	0x080029bd
 80029b0:	080029cd 	.word	0x080029cd
 80029b4:	2301      	movs	r3, #1
 80029b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ba:	e116      	b.n	8002bea <UART_SetConfig+0x2e6>
 80029bc:	2302      	movs	r3, #2
 80029be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029c2:	e112      	b.n	8002bea <UART_SetConfig+0x2e6>
 80029c4:	2304      	movs	r3, #4
 80029c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ca:	e10e      	b.n	8002bea <UART_SetConfig+0x2e6>
 80029cc:	2308      	movs	r3, #8
 80029ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029d2:	e10a      	b.n	8002bea <UART_SetConfig+0x2e6>
 80029d4:	2310      	movs	r3, #16
 80029d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029da:	e106      	b.n	8002bea <UART_SetConfig+0x2e6>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a7c      	ldr	r2, [pc, #496]	@ (8002bd4 <UART_SetConfig+0x2d0>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d138      	bne.n	8002a58 <UART_SetConfig+0x154>
 80029e6:	4b7a      	ldr	r3, [pc, #488]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 80029e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ec:	f003 030c 	and.w	r3, r3, #12
 80029f0:	2b0c      	cmp	r3, #12
 80029f2:	d82d      	bhi.n	8002a50 <UART_SetConfig+0x14c>
 80029f4:	a201      	add	r2, pc, #4	@ (adr r2, 80029fc <UART_SetConfig+0xf8>)
 80029f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fa:	bf00      	nop
 80029fc:	08002a31 	.word	0x08002a31
 8002a00:	08002a51 	.word	0x08002a51
 8002a04:	08002a51 	.word	0x08002a51
 8002a08:	08002a51 	.word	0x08002a51
 8002a0c:	08002a41 	.word	0x08002a41
 8002a10:	08002a51 	.word	0x08002a51
 8002a14:	08002a51 	.word	0x08002a51
 8002a18:	08002a51 	.word	0x08002a51
 8002a1c:	08002a39 	.word	0x08002a39
 8002a20:	08002a51 	.word	0x08002a51
 8002a24:	08002a51 	.word	0x08002a51
 8002a28:	08002a51 	.word	0x08002a51
 8002a2c:	08002a49 	.word	0x08002a49
 8002a30:	2300      	movs	r3, #0
 8002a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a36:	e0d8      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a3e:	e0d4      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a40:	2304      	movs	r3, #4
 8002a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a46:	e0d0      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a48:	2308      	movs	r3, #8
 8002a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a4e:	e0cc      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a50:	2310      	movs	r3, #16
 8002a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a56:	e0c8      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a5e      	ldr	r2, [pc, #376]	@ (8002bd8 <UART_SetConfig+0x2d4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d125      	bne.n	8002aae <UART_SetConfig+0x1aa>
 8002a62:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 8002a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002a6c:	2b30      	cmp	r3, #48	@ 0x30
 8002a6e:	d016      	beq.n	8002a9e <UART_SetConfig+0x19a>
 8002a70:	2b30      	cmp	r3, #48	@ 0x30
 8002a72:	d818      	bhi.n	8002aa6 <UART_SetConfig+0x1a2>
 8002a74:	2b20      	cmp	r3, #32
 8002a76:	d00a      	beq.n	8002a8e <UART_SetConfig+0x18a>
 8002a78:	2b20      	cmp	r3, #32
 8002a7a:	d814      	bhi.n	8002aa6 <UART_SetConfig+0x1a2>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <UART_SetConfig+0x182>
 8002a80:	2b10      	cmp	r3, #16
 8002a82:	d008      	beq.n	8002a96 <UART_SetConfig+0x192>
 8002a84:	e00f      	b.n	8002aa6 <UART_SetConfig+0x1a2>
 8002a86:	2300      	movs	r3, #0
 8002a88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a8c:	e0ad      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a94:	e0a9      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a96:	2304      	movs	r3, #4
 8002a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a9c:	e0a5      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002a9e:	2308      	movs	r3, #8
 8002aa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aa4:	e0a1      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002aa6:	2310      	movs	r3, #16
 8002aa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aac:	e09d      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a4a      	ldr	r2, [pc, #296]	@ (8002bdc <UART_SetConfig+0x2d8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d125      	bne.n	8002b04 <UART_SetConfig+0x200>
 8002ab8:	4b45      	ldr	r3, [pc, #276]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 8002aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002abe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002ac2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ac4:	d016      	beq.n	8002af4 <UART_SetConfig+0x1f0>
 8002ac6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ac8:	d818      	bhi.n	8002afc <UART_SetConfig+0x1f8>
 8002aca:	2b80      	cmp	r3, #128	@ 0x80
 8002acc:	d00a      	beq.n	8002ae4 <UART_SetConfig+0x1e0>
 8002ace:	2b80      	cmp	r3, #128	@ 0x80
 8002ad0:	d814      	bhi.n	8002afc <UART_SetConfig+0x1f8>
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <UART_SetConfig+0x1d8>
 8002ad6:	2b40      	cmp	r3, #64	@ 0x40
 8002ad8:	d008      	beq.n	8002aec <UART_SetConfig+0x1e8>
 8002ada:	e00f      	b.n	8002afc <UART_SetConfig+0x1f8>
 8002adc:	2300      	movs	r3, #0
 8002ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ae2:	e082      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aea:	e07e      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002aec:	2304      	movs	r3, #4
 8002aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002af2:	e07a      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002af4:	2308      	movs	r3, #8
 8002af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002afa:	e076      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002afc:	2310      	movs	r3, #16
 8002afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b02:	e072      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a35      	ldr	r2, [pc, #212]	@ (8002be0 <UART_SetConfig+0x2dc>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d12a      	bne.n	8002b64 <UART_SetConfig+0x260>
 8002b0e:	4b30      	ldr	r3, [pc, #192]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b1c:	d01a      	beq.n	8002b54 <UART_SetConfig+0x250>
 8002b1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b22:	d81b      	bhi.n	8002b5c <UART_SetConfig+0x258>
 8002b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b28:	d00c      	beq.n	8002b44 <UART_SetConfig+0x240>
 8002b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b2e:	d815      	bhi.n	8002b5c <UART_SetConfig+0x258>
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <UART_SetConfig+0x238>
 8002b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b38:	d008      	beq.n	8002b4c <UART_SetConfig+0x248>
 8002b3a:	e00f      	b.n	8002b5c <UART_SetConfig+0x258>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b42:	e052      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b44:	2302      	movs	r3, #2
 8002b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b4a:	e04e      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b4c:	2304      	movs	r3, #4
 8002b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b52:	e04a      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b54:	2308      	movs	r3, #8
 8002b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b5a:	e046      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b5c:	2310      	movs	r3, #16
 8002b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b62:	e042      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a17      	ldr	r2, [pc, #92]	@ (8002bc8 <UART_SetConfig+0x2c4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d13a      	bne.n	8002be4 <UART_SetConfig+0x2e0>
 8002b6e:	4b18      	ldr	r3, [pc, #96]	@ (8002bd0 <UART_SetConfig+0x2cc>)
 8002b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b7c:	d01a      	beq.n	8002bb4 <UART_SetConfig+0x2b0>
 8002b7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b82:	d81b      	bhi.n	8002bbc <UART_SetConfig+0x2b8>
 8002b84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b88:	d00c      	beq.n	8002ba4 <UART_SetConfig+0x2a0>
 8002b8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b8e:	d815      	bhi.n	8002bbc <UART_SetConfig+0x2b8>
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <UART_SetConfig+0x298>
 8002b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b98:	d008      	beq.n	8002bac <UART_SetConfig+0x2a8>
 8002b9a:	e00f      	b.n	8002bbc <UART_SetConfig+0x2b8>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ba2:	e022      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002baa:	e01e      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002bac:	2304      	movs	r3, #4
 8002bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bb2:	e01a      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002bb4:	2308      	movs	r3, #8
 8002bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bba:	e016      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002bbc:	2310      	movs	r3, #16
 8002bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bc2:	e012      	b.n	8002bea <UART_SetConfig+0x2e6>
 8002bc4:	efff69f3 	.word	0xefff69f3
 8002bc8:	40008000 	.word	0x40008000
 8002bcc:	40013800 	.word	0x40013800
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40004400 	.word	0x40004400
 8002bd8:	40004800 	.word	0x40004800
 8002bdc:	40004c00 	.word	0x40004c00
 8002be0:	40005000 	.word	0x40005000
 8002be4:	2310      	movs	r3, #16
 8002be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a9f      	ldr	r2, [pc, #636]	@ (8002e6c <UART_SetConfig+0x568>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d17a      	bne.n	8002cea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002bf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d824      	bhi.n	8002c46 <UART_SetConfig+0x342>
 8002bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8002c04 <UART_SetConfig+0x300>)
 8002bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c02:	bf00      	nop
 8002c04:	08002c29 	.word	0x08002c29
 8002c08:	08002c47 	.word	0x08002c47
 8002c0c:	08002c31 	.word	0x08002c31
 8002c10:	08002c47 	.word	0x08002c47
 8002c14:	08002c37 	.word	0x08002c37
 8002c18:	08002c47 	.word	0x08002c47
 8002c1c:	08002c47 	.word	0x08002c47
 8002c20:	08002c47 	.word	0x08002c47
 8002c24:	08002c3f 	.word	0x08002c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c28:	f7ff f8d6 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8002c2c:	61f8      	str	r0, [r7, #28]
        break;
 8002c2e:	e010      	b.n	8002c52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c30:	4b8f      	ldr	r3, [pc, #572]	@ (8002e70 <UART_SetConfig+0x56c>)
 8002c32:	61fb      	str	r3, [r7, #28]
        break;
 8002c34:	e00d      	b.n	8002c52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c36:	f7ff f837 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8002c3a:	61f8      	str	r0, [r7, #28]
        break;
 8002c3c:	e009      	b.n	8002c52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c42:	61fb      	str	r3, [r7, #28]
        break;
 8002c44:	e005      	b.n	8002c52 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002c50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80fb 	beq.w	8002e50 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	4413      	add	r3, r2
 8002c64:	69fa      	ldr	r2, [r7, #28]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d305      	bcc.n	8002c76 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d903      	bls.n	8002c7e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002c7c:	e0e8      	b.n	8002e50 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	2200      	movs	r2, #0
 8002c82:	461c      	mov	r4, r3
 8002c84:	4615      	mov	r5, r2
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	022b      	lsls	r3, r5, #8
 8002c90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002c94:	0222      	lsls	r2, r4, #8
 8002c96:	68f9      	ldr	r1, [r7, #12]
 8002c98:	6849      	ldr	r1, [r1, #4]
 8002c9a:	0849      	lsrs	r1, r1, #1
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	4688      	mov	r8, r1
 8002ca0:	4681      	mov	r9, r0
 8002ca2:	eb12 0a08 	adds.w	sl, r2, r8
 8002ca6:	eb43 0b09 	adc.w	fp, r3, r9
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cb8:	4650      	mov	r0, sl
 8002cba:	4659      	mov	r1, fp
 8002cbc:	f7fd fad8 	bl	8000270 <__aeabi_uldivmod>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cce:	d308      	bcc.n	8002ce2 <UART_SetConfig+0x3de>
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cd6:	d204      	bcs.n	8002ce2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	60da      	str	r2, [r3, #12]
 8002ce0:	e0b6      	b.n	8002e50 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ce8:	e0b2      	b.n	8002e50 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cf2:	d15e      	bne.n	8002db2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d828      	bhi.n	8002d4e <UART_SetConfig+0x44a>
 8002cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8002d04 <UART_SetConfig+0x400>)
 8002cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d02:	bf00      	nop
 8002d04:	08002d29 	.word	0x08002d29
 8002d08:	08002d31 	.word	0x08002d31
 8002d0c:	08002d39 	.word	0x08002d39
 8002d10:	08002d4f 	.word	0x08002d4f
 8002d14:	08002d3f 	.word	0x08002d3f
 8002d18:	08002d4f 	.word	0x08002d4f
 8002d1c:	08002d4f 	.word	0x08002d4f
 8002d20:	08002d4f 	.word	0x08002d4f
 8002d24:	08002d47 	.word	0x08002d47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d28:	f7ff f856 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8002d2c:	61f8      	str	r0, [r7, #28]
        break;
 8002d2e:	e014      	b.n	8002d5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d30:	f7ff f868 	bl	8001e04 <HAL_RCC_GetPCLK2Freq>
 8002d34:	61f8      	str	r0, [r7, #28]
        break;
 8002d36:	e010      	b.n	8002d5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d38:	4b4d      	ldr	r3, [pc, #308]	@ (8002e70 <UART_SetConfig+0x56c>)
 8002d3a:	61fb      	str	r3, [r7, #28]
        break;
 8002d3c:	e00d      	b.n	8002d5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d3e:	f7fe ffb3 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8002d42:	61f8      	str	r0, [r7, #28]
        break;
 8002d44:	e009      	b.n	8002d5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d4a:	61fb      	str	r3, [r7, #28]
        break;
 8002d4c:	e005      	b.n	8002d5a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d077      	beq.n	8002e50 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	005a      	lsls	r2, r3, #1
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	085b      	lsrs	r3, r3, #1
 8002d6a:	441a      	add	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d74:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	2b0f      	cmp	r3, #15
 8002d7a:	d916      	bls.n	8002daa <UART_SetConfig+0x4a6>
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d82:	d212      	bcs.n	8002daa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	f023 030f 	bic.w	r3, r3, #15
 8002d8c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	085b      	lsrs	r3, r3, #1
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	8afb      	ldrh	r3, [r7, #22]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	8afa      	ldrh	r2, [r7, #22]
 8002da6:	60da      	str	r2, [r3, #12]
 8002da8:	e052      	b.n	8002e50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002db0:	e04e      	b.n	8002e50 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002db2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d827      	bhi.n	8002e0a <UART_SetConfig+0x506>
 8002dba:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc0 <UART_SetConfig+0x4bc>)
 8002dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc0:	08002de5 	.word	0x08002de5
 8002dc4:	08002ded 	.word	0x08002ded
 8002dc8:	08002df5 	.word	0x08002df5
 8002dcc:	08002e0b 	.word	0x08002e0b
 8002dd0:	08002dfb 	.word	0x08002dfb
 8002dd4:	08002e0b 	.word	0x08002e0b
 8002dd8:	08002e0b 	.word	0x08002e0b
 8002ddc:	08002e0b 	.word	0x08002e0b
 8002de0:	08002e03 	.word	0x08002e03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002de4:	f7fe fff8 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8002de8:	61f8      	str	r0, [r7, #28]
        break;
 8002dea:	e014      	b.n	8002e16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dec:	f7ff f80a 	bl	8001e04 <HAL_RCC_GetPCLK2Freq>
 8002df0:	61f8      	str	r0, [r7, #28]
        break;
 8002df2:	e010      	b.n	8002e16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002df4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e70 <UART_SetConfig+0x56c>)
 8002df6:	61fb      	str	r3, [r7, #28]
        break;
 8002df8:	e00d      	b.n	8002e16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dfa:	f7fe ff55 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8002dfe:	61f8      	str	r0, [r7, #28]
        break;
 8002e00:	e009      	b.n	8002e16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e06:	61fb      	str	r3, [r7, #28]
        break;
 8002e08:	e005      	b.n	8002e16 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002e14:	bf00      	nop
    }

    if (pclk != 0U)
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d019      	beq.n	8002e50 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	085a      	lsrs	r2, r3, #1
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	441a      	add	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	d909      	bls.n	8002e4a <UART_SetConfig+0x546>
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e3c:	d205      	bcs.n	8002e4a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	60da      	str	r2, [r3, #12]
 8002e48:	e002      	b.n	8002e50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002e5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3728      	adds	r7, #40	@ 0x28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40008000 	.word	0x40008000
 8002e70:	00f42400 	.word	0x00f42400

08002e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f003 0310 	and.w	r3, r3, #16
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00a      	beq.n	8002f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01a      	beq.n	8002f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f72:	d10a      	bne.n	8002f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	605a      	str	r2, [r3, #4]
  }
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b098      	sub	sp, #96	@ 0x60
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fc8:	f7fd fe62 	bl	8000c90 <HAL_GetTick>
 8002fcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d12e      	bne.n	800303a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f88c 	bl	8003108 <UART_WaitOnFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d021      	beq.n	800303a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ffe:	e853 3f00 	ldrex	r3, [r3]
 8003002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800300a:	653b      	str	r3, [r7, #80]	@ 0x50
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	461a      	mov	r2, r3
 8003012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003014:	647b      	str	r3, [r7, #68]	@ 0x44
 8003016:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003018:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800301a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800301c:	e841 2300 	strex	r3, r2, [r1]
 8003020:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1e6      	bne.n	8002ff6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e062      	b.n	8003100 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b04      	cmp	r3, #4
 8003046:	d149      	bne.n	80030dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003048:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003050:	2200      	movs	r2, #0
 8003052:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f856 	bl	8003108 <UART_WaitOnFlagUntilTimeout>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d03c      	beq.n	80030dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	e853 3f00 	ldrex	r3, [r3]
 800306e:	623b      	str	r3, [r7, #32]
   return(result);
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003076:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	461a      	mov	r2, r3
 800307e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003080:	633b      	str	r3, [r7, #48]	@ 0x30
 8003082:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003084:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003088:	e841 2300 	strex	r3, r2, [r1]
 800308c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800308e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1e6      	bne.n	8003062 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	3308      	adds	r3, #8
 800309a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	e853 3f00 	ldrex	r3, [r3]
 80030a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f023 0301 	bic.w	r3, r3, #1
 80030aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	3308      	adds	r3, #8
 80030b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030b4:	61fa      	str	r2, [r7, #28]
 80030b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b8:	69b9      	ldr	r1, [r7, #24]
 80030ba:	69fa      	ldr	r2, [r7, #28]
 80030bc:	e841 2300 	strex	r3, r2, [r1]
 80030c0:	617b      	str	r3, [r7, #20]
   return(result);
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1e5      	bne.n	8003094 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2220      	movs	r2, #32
 80030cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e011      	b.n	8003100 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2220      	movs	r2, #32
 80030e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2220      	movs	r2, #32
 80030e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3758      	adds	r7, #88	@ 0x58
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	603b      	str	r3, [r7, #0]
 8003114:	4613      	mov	r3, r2
 8003116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003118:	e04f      	b.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003120:	d04b      	beq.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003122:	f7fd fdb5 	bl	8000c90 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	429a      	cmp	r2, r3
 8003130:	d302      	bcc.n	8003138 <UART_WaitOnFlagUntilTimeout+0x30>
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e04e      	b.n	80031da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	2b00      	cmp	r3, #0
 8003148:	d037      	beq.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b80      	cmp	r3, #128	@ 0x80
 800314e:	d034      	beq.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b40      	cmp	r3, #64	@ 0x40
 8003154:	d031      	beq.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	f003 0308 	and.w	r3, r3, #8
 8003160:	2b08      	cmp	r3, #8
 8003162:	d110      	bne.n	8003186 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2208      	movs	r2, #8
 800316a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 f838 	bl	80031e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2208      	movs	r2, #8
 8003176:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e029      	b.n	80031da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003190:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003194:	d111      	bne.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800319e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 f81e 	bl	80031e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2220      	movs	r2, #32
 80031aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e00f      	b.n	80031da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	69da      	ldr	r2, [r3, #28]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4013      	ands	r3, r2
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d0a0      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b095      	sub	sp, #84	@ 0x54
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f2:	e853 3f00 	ldrex	r3, [r3]
 80031f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	461a      	mov	r2, r3
 8003206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003208:	643b      	str	r3, [r7, #64]	@ 0x40
 800320a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800320e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003210:	e841 2300 	strex	r3, r2, [r1]
 8003214:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e6      	bne.n	80031ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3308      	adds	r3, #8
 8003222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	e853 3f00 	ldrex	r3, [r3]
 800322a:	61fb      	str	r3, [r7, #28]
   return(result);
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f023 0301 	bic.w	r3, r3, #1
 8003232:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	3308      	adds	r3, #8
 800323a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800323c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800323e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003240:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003244:	e841 2300 	strex	r3, r2, [r1]
 8003248:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e5      	bne.n	800321c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003254:	2b01      	cmp	r3, #1
 8003256:	d118      	bne.n	800328a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	e853 3f00 	ldrex	r3, [r3]
 8003264:	60bb      	str	r3, [r7, #8]
   return(result);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f023 0310 	bic.w	r3, r3, #16
 800326c:	647b      	str	r3, [r7, #68]	@ 0x44
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003276:	61bb      	str	r3, [r7, #24]
 8003278:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327a:	6979      	ldr	r1, [r7, #20]
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	e841 2300 	strex	r3, r2, [r1]
 8003282:	613b      	str	r3, [r7, #16]
   return(result);
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1e6      	bne.n	8003258 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800329e:	bf00      	nop
 80032a0:	3754      	adds	r7, #84	@ 0x54
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80032aa:	b480      	push	{r7}
 80032ac:	b085      	sub	sp, #20
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	4603      	mov	r3, r0
 80032b2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80032b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032bc:	2b84      	cmp	r3, #132	@ 0x84
 80032be:	d005      	beq.n	80032cc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80032c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4413      	add	r3, r2
 80032c8:	3303      	adds	r3, #3
 80032ca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80032cc:	68fb      	ldr	r3, [r7, #12]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80032de:	f000 fae5 	bl	80038ac <vTaskStartScheduler>
  
  return osOK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80032e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ea:	b089      	sub	sp, #36	@ 0x24
 80032ec:	af04      	add	r7, sp, #16
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d020      	beq.n	800333c <osThreadCreate+0x54>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01c      	beq.n	800333c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685c      	ldr	r4, [r3, #4]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691e      	ldr	r6, [r3, #16]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff ffc8 	bl	80032aa <makeFreeRtosPriority>
 800331a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003324:	9202      	str	r2, [sp, #8]
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	9100      	str	r1, [sp, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	4632      	mov	r2, r6
 800332e:	4629      	mov	r1, r5
 8003330:	4620      	mov	r0, r4
 8003332:	f000 f8ed 	bl	8003510 <xTaskCreateStatic>
 8003336:	4603      	mov	r3, r0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	e01c      	b.n	8003376 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685c      	ldr	r4, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003348:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ffaa 	bl	80032aa <makeFreeRtosPriority>
 8003356:	4602      	mov	r2, r0
 8003358:	f107 030c 	add.w	r3, r7, #12
 800335c:	9301      	str	r3, [sp, #4]
 800335e:	9200      	str	r2, [sp, #0]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	4632      	mov	r2, r6
 8003364:	4629      	mov	r1, r5
 8003366:	4620      	mov	r0, r4
 8003368:	f000 f932 	bl	80035d0 <xTaskCreate>
 800336c:	4603      	mov	r3, r0
 800336e:	2b01      	cmp	r3, #1
 8003370:	d001      	beq.n	8003376 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003372:	2300      	movs	r3, #0
 8003374:	e000      	b.n	8003378 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003376:	68fb      	ldr	r3, [r7, #12]
}
 8003378:	4618      	mov	r0, r3
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003380 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <osDelay+0x16>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	e000      	b.n	8003398 <osDelay+0x18>
 8003396:	2301      	movs	r3, #1
 8003398:	4618      	mov	r0, r3
 800339a:	f000 fa51 	bl	8003840 <vTaskDelay>
  
  return osOK;
 800339e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f103 0208 	add.w	r2, r3, #8
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f103 0208 	add.w	r2, r3, #8
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f103 0208 	add.w	r2, r3, #8
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003402:	b480      	push	{r7}
 8003404:	b085      	sub	sp, #20
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	601a      	str	r2, [r3, #0]
}
 800343e:	bf00      	nop
 8003440:	3714      	adds	r7, #20
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800344a:	b480      	push	{r7}
 800344c:	b085      	sub	sp, #20
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003460:	d103      	bne.n	800346a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	e00c      	b.n	8003484 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3308      	adds	r3, #8
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	e002      	b.n	8003478 <vListInsert+0x2e>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	429a      	cmp	r2, r3
 8003482:	d2f6      	bcs.n	8003472 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	1c5a      	adds	r2, r3, #1
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	601a      	str	r2, [r3, #0]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6892      	ldr	r2, [r2, #8]
 80034d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6852      	ldr	r2, [r2, #4]
 80034dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d103      	bne.n	80034f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	1e5a      	subs	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08e      	sub	sp, #56	@ 0x38
 8003514:	af04      	add	r7, sp, #16
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800351e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10b      	bne.n	800353c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003536:	bf00      	nop
 8003538:	bf00      	nop
 800353a:	e7fd      	b.n	8003538 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800353c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353e:	2b00      	cmp	r3, #0
 8003540:	d10b      	bne.n	800355a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003546:	f383 8811 	msr	BASEPRI, r3
 800354a:	f3bf 8f6f 	isb	sy
 800354e:	f3bf 8f4f 	dsb	sy
 8003552:	61fb      	str	r3, [r7, #28]
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	e7fd      	b.n	8003556 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800355a:	2354      	movs	r3, #84	@ 0x54
 800355c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b54      	cmp	r3, #84	@ 0x54
 8003562:	d00b      	beq.n	800357c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003568:	f383 8811 	msr	BASEPRI, r3
 800356c:	f3bf 8f6f 	isb	sy
 8003570:	f3bf 8f4f 	dsb	sy
 8003574:	61bb      	str	r3, [r7, #24]
}
 8003576:	bf00      	nop
 8003578:	bf00      	nop
 800357a:	e7fd      	b.n	8003578 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800357c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800357e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01e      	beq.n	80035c2 <xTaskCreateStatic+0xb2>
 8003584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01b      	beq.n	80035c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800358a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	2202      	movs	r2, #2
 8003598:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800359c:	2300      	movs	r3, #0
 800359e:	9303      	str	r3, [sp, #12]
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	9302      	str	r3, [sp, #8]
 80035a4:	f107 0314 	add.w	r3, r7, #20
 80035a8:	9301      	str	r3, [sp, #4]
 80035aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	68b9      	ldr	r1, [r7, #8]
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f850 	bl	800365a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035bc:	f000 f8d6 	bl	800376c <prvAddNewTaskToReadyList>
 80035c0:	e001      	b.n	80035c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80035c6:	697b      	ldr	r3, [r7, #20]
	}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	@ 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08c      	sub	sp, #48	@ 0x30
 80035d4:	af04      	add	r7, sp, #16
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	4613      	mov	r3, r2
 80035de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 feef 	bl	80043c8 <pvPortMalloc>
 80035ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00e      	beq.n	8003610 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035f2:	2054      	movs	r0, #84	@ 0x54
 80035f4:	f000 fee8 	bl	80043c8 <pvPortMalloc>
 80035f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	631a      	str	r2, [r3, #48]	@ 0x30
 8003606:	e005      	b.n	8003614 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003608:	6978      	ldr	r0, [r7, #20]
 800360a:	f000 ffab 	bl	8004564 <vPortFree>
 800360e:	e001      	b.n	8003614 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003610:	2300      	movs	r3, #0
 8003612:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d017      	beq.n	800364a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003622:	88fa      	ldrh	r2, [r7, #6]
 8003624:	2300      	movs	r3, #0
 8003626:	9303      	str	r3, [sp, #12]
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	9302      	str	r3, [sp, #8]
 800362c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68b9      	ldr	r1, [r7, #8]
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f80e 	bl	800365a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800363e:	69f8      	ldr	r0, [r7, #28]
 8003640:	f000 f894 	bl	800376c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003644:	2301      	movs	r3, #1
 8003646:	61bb      	str	r3, [r7, #24]
 8003648:	e002      	b.n	8003650 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800364a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800364e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003650:	69bb      	ldr	r3, [r7, #24]
	}
 8003652:	4618      	mov	r0, r3
 8003654:	3720      	adds	r7, #32
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b088      	sub	sp, #32
 800365e:	af00      	add	r7, sp, #0
 8003660:	60f8      	str	r0, [r7, #12]
 8003662:	60b9      	str	r1, [r7, #8]
 8003664:	607a      	str	r2, [r7, #4]
 8003666:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800366a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003672:	3b01      	subs	r3, #1
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	f023 0307 	bic.w	r3, r3, #7
 8003680:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00b      	beq.n	80036a4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800368c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003690:	f383 8811 	msr	BASEPRI, r3
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	f3bf 8f4f 	dsb	sy
 800369c:	617b      	str	r3, [r7, #20]
}
 800369e:	bf00      	nop
 80036a0:	bf00      	nop
 80036a2:	e7fd      	b.n	80036a0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01f      	beq.n	80036ea <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036aa:	2300      	movs	r3, #0
 80036ac:	61fb      	str	r3, [r7, #28]
 80036ae:	e012      	b.n	80036d6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	4413      	add	r3, r2
 80036b6:	7819      	ldrb	r1, [r3, #0]
 80036b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	4413      	add	r3, r2
 80036be:	3334      	adds	r3, #52	@ 0x34
 80036c0:	460a      	mov	r2, r1
 80036c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	4413      	add	r3, r2
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d006      	beq.n	80036de <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	3301      	adds	r3, #1
 80036d4:	61fb      	str	r3, [r7, #28]
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	2b0f      	cmp	r3, #15
 80036da:	d9e9      	bls.n	80036b0 <prvInitialiseNewTask+0x56>
 80036dc:	e000      	b.n	80036e0 <prvInitialiseNewTask+0x86>
			{
				break;
 80036de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036e8:	e003      	b.n	80036f2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80036ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80036f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f4:	2b06      	cmp	r3, #6
 80036f6:	d901      	bls.n	80036fc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80036f8:	2306      	movs	r3, #6
 80036fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80036fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003700:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003704:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003706:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370a:	2200      	movs	r2, #0
 800370c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800370e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003710:	3304      	adds	r3, #4
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff fe68 	bl	80033e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371a:	3318      	adds	r3, #24
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fe63 	bl	80033e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003726:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800372a:	f1c3 0207 	rsb	r2, r3, #7
 800372e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003730:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003736:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373a:	2200      	movs	r2, #0
 800373c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800373e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	68f9      	ldr	r1, [r7, #12]
 800374a:	69b8      	ldr	r0, [r7, #24]
 800374c:	f000 fc2c 	bl	8003fa8 <pxPortInitialiseStack>
 8003750:	4602      	mov	r2, r0
 8003752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003754:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800375c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003760:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003762:	bf00      	nop
 8003764:	3720      	adds	r7, #32
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003774:	f000 fd48 	bl	8004208 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003778:	4b2a      	ldr	r3, [pc, #168]	@ (8003824 <prvAddNewTaskToReadyList+0xb8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	3301      	adds	r3, #1
 800377e:	4a29      	ldr	r2, [pc, #164]	@ (8003824 <prvAddNewTaskToReadyList+0xb8>)
 8003780:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003782:	4b29      	ldr	r3, [pc, #164]	@ (8003828 <prvAddNewTaskToReadyList+0xbc>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800378a:	4a27      	ldr	r2, [pc, #156]	@ (8003828 <prvAddNewTaskToReadyList+0xbc>)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003790:	4b24      	ldr	r3, [pc, #144]	@ (8003824 <prvAddNewTaskToReadyList+0xb8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d110      	bne.n	80037ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003798:	f000 fac4 	bl	8003d24 <prvInitialiseTaskLists>
 800379c:	e00d      	b.n	80037ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800379e:	4b23      	ldr	r3, [pc, #140]	@ (800382c <prvAddNewTaskToReadyList+0xc0>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037a6:	4b20      	ldr	r3, [pc, #128]	@ (8003828 <prvAddNewTaskToReadyList+0xbc>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d802      	bhi.n	80037ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80037b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <prvAddNewTaskToReadyList+0xbc>)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80037ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003830 <prvAddNewTaskToReadyList+0xc4>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	3301      	adds	r3, #1
 80037c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003830 <prvAddNewTaskToReadyList+0xc4>)
 80037c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c8:	2201      	movs	r2, #1
 80037ca:	409a      	lsls	r2, r3
 80037cc:	4b19      	ldr	r3, [pc, #100]	@ (8003834 <prvAddNewTaskToReadyList+0xc8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	4a18      	ldr	r2, [pc, #96]	@ (8003834 <prvAddNewTaskToReadyList+0xc8>)
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4a15      	ldr	r2, [pc, #84]	@ (8003838 <prvAddNewTaskToReadyList+0xcc>)
 80037e4:	441a      	add	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3304      	adds	r3, #4
 80037ea:	4619      	mov	r1, r3
 80037ec:	4610      	mov	r0, r2
 80037ee:	f7ff fe08 	bl	8003402 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80037f2:	f000 fd3b 	bl	800426c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80037f6:	4b0d      	ldr	r3, [pc, #52]	@ (800382c <prvAddNewTaskToReadyList+0xc0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00e      	beq.n	800381c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003828 <prvAddNewTaskToReadyList+0xbc>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	429a      	cmp	r2, r3
 800380a:	d207      	bcs.n	800381c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800380c:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <prvAddNewTaskToReadyList+0xd0>)
 800380e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	f3bf 8f4f 	dsb	sy
 8003818:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800381c:	bf00      	nop
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20000468 	.word	0x20000468
 8003828:	20000368 	.word	0x20000368
 800382c:	20000474 	.word	0x20000474
 8003830:	20000484 	.word	0x20000484
 8003834:	20000470 	.word	0x20000470
 8003838:	2000036c 	.word	0x2000036c
 800383c:	e000ed04 	.word	0xe000ed04

08003840 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d018      	beq.n	8003884 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003852:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <vTaskDelay+0x64>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00b      	beq.n	8003872 <vTaskDelay+0x32>
	__asm volatile
 800385a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800385e:	f383 8811 	msr	BASEPRI, r3
 8003862:	f3bf 8f6f 	isb	sy
 8003866:	f3bf 8f4f 	dsb	sy
 800386a:	60bb      	str	r3, [r7, #8]
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	e7fd      	b.n	800386e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003872:	f000 f87d 	bl	8003970 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003876:	2100      	movs	r1, #0
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fb2f 	bl	8003edc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800387e:	f000 f885 	bl	800398c <xTaskResumeAll>
 8003882:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800388a:	4b07      	ldr	r3, [pc, #28]	@ (80038a8 <vTaskDelay+0x68>)
 800388c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20000490 	.word	0x20000490
 80038a8:	e000ed04 	.word	0xe000ed04

080038ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08a      	sub	sp, #40	@ 0x28
 80038b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038b6:	2300      	movs	r3, #0
 80038b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038ba:	463a      	mov	r2, r7
 80038bc:	1d39      	adds	r1, r7, #4
 80038be:	f107 0308 	add.w	r3, r7, #8
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fc fe6a 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038c8:	6839      	ldr	r1, [r7, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68ba      	ldr	r2, [r7, #8]
 80038ce:	9202      	str	r2, [sp, #8]
 80038d0:	9301      	str	r3, [sp, #4]
 80038d2:	2300      	movs	r3, #0
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	2300      	movs	r3, #0
 80038d8:	460a      	mov	r2, r1
 80038da:	491f      	ldr	r1, [pc, #124]	@ (8003958 <vTaskStartScheduler+0xac>)
 80038dc:	481f      	ldr	r0, [pc, #124]	@ (800395c <vTaskStartScheduler+0xb0>)
 80038de:	f7ff fe17 	bl	8003510 <xTaskCreateStatic>
 80038e2:	4603      	mov	r3, r0
 80038e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003960 <vTaskStartScheduler+0xb4>)
 80038e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003960 <vTaskStartScheduler+0xb4>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d002      	beq.n	80038f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038f0:	2301      	movs	r3, #1
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	e001      	b.n	80038fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d116      	bne.n	800392e <vTaskStartScheduler+0x82>
	__asm volatile
 8003900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	613b      	str	r3, [r7, #16]
}
 8003912:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003914:	4b13      	ldr	r3, [pc, #76]	@ (8003964 <vTaskStartScheduler+0xb8>)
 8003916:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800391a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800391c:	4b12      	ldr	r3, [pc, #72]	@ (8003968 <vTaskStartScheduler+0xbc>)
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003922:	4b12      	ldr	r3, [pc, #72]	@ (800396c <vTaskStartScheduler+0xc0>)
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003928:	f000 fbca 	bl	80040c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800392c:	e00f      	b.n	800394e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003934:	d10b      	bne.n	800394e <vTaskStartScheduler+0xa2>
	__asm volatile
 8003936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	60fb      	str	r3, [r7, #12]
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	e7fd      	b.n	800394a <vTaskStartScheduler+0x9e>
}
 800394e:	bf00      	nop
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	08005180 	.word	0x08005180
 800395c:	08003cf5 	.word	0x08003cf5
 8003960:	2000048c 	.word	0x2000048c
 8003964:	20000488 	.word	0x20000488
 8003968:	20000474 	.word	0x20000474
 800396c:	2000046c 	.word	0x2000046c

08003970 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003974:	4b04      	ldr	r3, [pc, #16]	@ (8003988 <vTaskSuspendAll+0x18>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3301      	adds	r3, #1
 800397a:	4a03      	ldr	r2, [pc, #12]	@ (8003988 <vTaskSuspendAll+0x18>)
 800397c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800397e:	bf00      	nop
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	20000490 	.word	0x20000490

0800398c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003996:	2300      	movs	r3, #0
 8003998:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800399a:	4b42      	ldr	r3, [pc, #264]	@ (8003aa4 <xTaskResumeAll+0x118>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10b      	bne.n	80039ba <xTaskResumeAll+0x2e>
	__asm volatile
 80039a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a6:	f383 8811 	msr	BASEPRI, r3
 80039aa:	f3bf 8f6f 	isb	sy
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	603b      	str	r3, [r7, #0]
}
 80039b4:	bf00      	nop
 80039b6:	bf00      	nop
 80039b8:	e7fd      	b.n	80039b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039ba:	f000 fc25 	bl	8004208 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039be:	4b39      	ldr	r3, [pc, #228]	@ (8003aa4 <xTaskResumeAll+0x118>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	4a37      	ldr	r2, [pc, #220]	@ (8003aa4 <xTaskResumeAll+0x118>)
 80039c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039c8:	4b36      	ldr	r3, [pc, #216]	@ (8003aa4 <xTaskResumeAll+0x118>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d161      	bne.n	8003a94 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039d0:	4b35      	ldr	r3, [pc, #212]	@ (8003aa8 <xTaskResumeAll+0x11c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d05d      	beq.n	8003a94 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039d8:	e02e      	b.n	8003a38 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039da:	4b34      	ldr	r3, [pc, #208]	@ (8003aac <xTaskResumeAll+0x120>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	3318      	adds	r3, #24
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fd68 	bl	80034bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	3304      	adds	r3, #4
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fd63 	bl	80034bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	2201      	movs	r2, #1
 80039fc:	409a      	lsls	r2, r3
 80039fe:	4b2c      	ldr	r3, [pc, #176]	@ (8003ab0 <xTaskResumeAll+0x124>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab0 <xTaskResumeAll+0x124>)
 8003a06:	6013      	str	r3, [r2, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4a27      	ldr	r2, [pc, #156]	@ (8003ab4 <xTaskResumeAll+0x128>)
 8003a16:	441a      	add	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3304      	adds	r3, #4
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	4610      	mov	r0, r2
 8003a20:	f7ff fcef 	bl	8003402 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a28:	4b23      	ldr	r3, [pc, #140]	@ (8003ab8 <xTaskResumeAll+0x12c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d302      	bcc.n	8003a38 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003a32:	4b22      	ldr	r3, [pc, #136]	@ (8003abc <xTaskResumeAll+0x130>)
 8003a34:	2201      	movs	r2, #1
 8003a36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a38:	4b1c      	ldr	r3, [pc, #112]	@ (8003aac <xTaskResumeAll+0x120>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1cc      	bne.n	80039da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a46:	f000 fa0b 	bl	8003e60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac0 <xTaskResumeAll+0x134>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d010      	beq.n	8003a78 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a56:	f000 f837 	bl	8003ac8 <xTaskIncrementTick>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d002      	beq.n	8003a66 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003a60:	4b16      	ldr	r3, [pc, #88]	@ (8003abc <xTaskResumeAll+0x130>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f1      	bne.n	8003a56 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003a72:	4b13      	ldr	r3, [pc, #76]	@ (8003ac0 <xTaskResumeAll+0x134>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a78:	4b10      	ldr	r3, [pc, #64]	@ (8003abc <xTaskResumeAll+0x130>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a80:	2301      	movs	r3, #1
 8003a82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a84:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac4 <xTaskResumeAll+0x138>)
 8003a86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	f3bf 8f4f 	dsb	sy
 8003a90:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a94:	f000 fbea 	bl	800426c <vPortExitCritical>

	return xAlreadyYielded;
 8003a98:	68bb      	ldr	r3, [r7, #8]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000490 	.word	0x20000490
 8003aa8:	20000468 	.word	0x20000468
 8003aac:	20000428 	.word	0x20000428
 8003ab0:	20000470 	.word	0x20000470
 8003ab4:	2000036c 	.word	0x2000036c
 8003ab8:	20000368 	.word	0x20000368
 8003abc:	2000047c 	.word	0x2000047c
 8003ac0:	20000478 	.word	0x20000478
 8003ac4:	e000ed04 	.word	0xe000ed04

08003ac8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8003c10 <xTaskIncrementTick+0x148>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f040 808f 	bne.w	8003bfa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003adc:	4b4d      	ldr	r3, [pc, #308]	@ (8003c14 <xTaskIncrementTick+0x14c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8003c14 <xTaskIncrementTick+0x14c>)
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d121      	bne.n	8003b34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003af0:	4b49      	ldr	r3, [pc, #292]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00b      	beq.n	8003b12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afe:	f383 8811 	msr	BASEPRI, r3
 8003b02:	f3bf 8f6f 	isb	sy
 8003b06:	f3bf 8f4f 	dsb	sy
 8003b0a:	603b      	str	r3, [r7, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
 8003b10:	e7fd      	b.n	8003b0e <xTaskIncrementTick+0x46>
 8003b12:	4b41      	ldr	r3, [pc, #260]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	4b40      	ldr	r3, [pc, #256]	@ (8003c1c <xTaskIncrementTick+0x154>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	4a3e      	ldr	r2, [pc, #248]	@ (8003c1c <xTaskIncrementTick+0x154>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	4b3e      	ldr	r3, [pc, #248]	@ (8003c20 <xTaskIncrementTick+0x158>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	4a3c      	ldr	r2, [pc, #240]	@ (8003c20 <xTaskIncrementTick+0x158>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	f000 f996 	bl	8003e60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b34:	4b3b      	ldr	r3, [pc, #236]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d348      	bcc.n	8003bd0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b3e:	4b36      	ldr	r3, [pc, #216]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d104      	bne.n	8003b52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b48:	4b36      	ldr	r3, [pc, #216]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b4e:	601a      	str	r2, [r3, #0]
					break;
 8003b50:	e03e      	b.n	8003bd0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b52:	4b31      	ldr	r3, [pc, #196]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d203      	bcs.n	8003b72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003b70:	e02e      	b.n	8003bd0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	3304      	adds	r3, #4
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff fca0 	bl	80034bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d004      	beq.n	8003b8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	3318      	adds	r3, #24
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff fc97 	bl	80034bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b92:	2201      	movs	r2, #1
 8003b94:	409a      	lsls	r2, r3
 8003b96:	4b24      	ldr	r3, [pc, #144]	@ (8003c28 <xTaskIncrementTick+0x160>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <xTaskIncrementTick+0x160>)
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4a1f      	ldr	r2, [pc, #124]	@ (8003c2c <xTaskIncrementTick+0x164>)
 8003bae:	441a      	add	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	f7ff fc23 	bl	8003402 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c30 <xTaskIncrementTick+0x168>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d3b9      	bcc.n	8003b3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bce:	e7b6      	b.n	8003b3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003bd0:	4b17      	ldr	r3, [pc, #92]	@ (8003c30 <xTaskIncrementTick+0x168>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd6:	4915      	ldr	r1, [pc, #84]	@ (8003c2c <xTaskIncrementTick+0x164>)
 8003bd8:	4613      	mov	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d901      	bls.n	8003bec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003be8:	2301      	movs	r3, #1
 8003bea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003bec:	4b11      	ldr	r3, [pc, #68]	@ (8003c34 <xTaskIncrementTick+0x16c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d007      	beq.n	8003c04 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	e004      	b.n	8003c04 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8003c38 <xTaskIncrementTick+0x170>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	4a0d      	ldr	r2, [pc, #52]	@ (8003c38 <xTaskIncrementTick+0x170>)
 8003c02:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c04:	697b      	ldr	r3, [r7, #20]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	20000490 	.word	0x20000490
 8003c14:	2000046c 	.word	0x2000046c
 8003c18:	20000420 	.word	0x20000420
 8003c1c:	20000424 	.word	0x20000424
 8003c20:	20000480 	.word	0x20000480
 8003c24:	20000488 	.word	0x20000488
 8003c28:	20000470 	.word	0x20000470
 8003c2c:	2000036c 	.word	0x2000036c
 8003c30:	20000368 	.word	0x20000368
 8003c34:	2000047c 	.word	0x2000047c
 8003c38:	20000478 	.word	0x20000478

08003c3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c42:	4b27      	ldr	r3, [pc, #156]	@ (8003ce0 <vTaskSwitchContext+0xa4>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c4a:	4b26      	ldr	r3, [pc, #152]	@ (8003ce4 <vTaskSwitchContext+0xa8>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c50:	e040      	b.n	8003cd4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003c52:	4b24      	ldr	r3, [pc, #144]	@ (8003ce4 <vTaskSwitchContext+0xa8>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c58:	4b23      	ldr	r3, [pc, #140]	@ (8003ce8 <vTaskSwitchContext+0xac>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	fab3 f383 	clz	r3, r3
 8003c64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003c66:	7afb      	ldrb	r3, [r7, #11]
 8003c68:	f1c3 031f 	rsb	r3, r3, #31
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	491f      	ldr	r1, [pc, #124]	@ (8003cec <vTaskSwitchContext+0xb0>)
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10b      	bne.n	8003c9a <vTaskSwitchContext+0x5e>
	__asm volatile
 8003c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c86:	f383 8811 	msr	BASEPRI, r3
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	607b      	str	r3, [r7, #4]
}
 8003c94:	bf00      	nop
 8003c96:	bf00      	nop
 8003c98:	e7fd      	b.n	8003c96 <vTaskSwitchContext+0x5a>
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4a11      	ldr	r2, [pc, #68]	@ (8003cec <vTaskSwitchContext+0xb0>)
 8003ca6:	4413      	add	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	605a      	str	r2, [r3, #4]
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	3308      	adds	r3, #8
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d104      	bne.n	8003cca <vTaskSwitchContext+0x8e>
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4a07      	ldr	r2, [pc, #28]	@ (8003cf0 <vTaskSwitchContext+0xb4>)
 8003cd2:	6013      	str	r3, [r2, #0]
}
 8003cd4:	bf00      	nop
 8003cd6:	371c      	adds	r7, #28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	20000490 	.word	0x20000490
 8003ce4:	2000047c 	.word	0x2000047c
 8003ce8:	20000470 	.word	0x20000470
 8003cec:	2000036c 	.word	0x2000036c
 8003cf0:	20000368 	.word	0x20000368

08003cf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cfc:	f000 f852 	bl	8003da4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d00:	4b06      	ldr	r3, [pc, #24]	@ (8003d1c <prvIdleTask+0x28>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d9f9      	bls.n	8003cfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d08:	4b05      	ldr	r3, [pc, #20]	@ (8003d20 <prvIdleTask+0x2c>)
 8003d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	f3bf 8f4f 	dsb	sy
 8003d14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d18:	e7f0      	b.n	8003cfc <prvIdleTask+0x8>
 8003d1a:	bf00      	nop
 8003d1c:	2000036c 	.word	0x2000036c
 8003d20:	e000ed04 	.word	0xe000ed04

08003d24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	e00c      	b.n	8003d4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4a12      	ldr	r2, [pc, #72]	@ (8003d84 <prvInitialiseTaskLists+0x60>)
 8003d3c:	4413      	add	r3, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff fb32 	bl	80033a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3301      	adds	r3, #1
 8003d48:	607b      	str	r3, [r7, #4]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b06      	cmp	r3, #6
 8003d4e:	d9ef      	bls.n	8003d30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d50:	480d      	ldr	r0, [pc, #52]	@ (8003d88 <prvInitialiseTaskLists+0x64>)
 8003d52:	f7ff fb29 	bl	80033a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d56:	480d      	ldr	r0, [pc, #52]	@ (8003d8c <prvInitialiseTaskLists+0x68>)
 8003d58:	f7ff fb26 	bl	80033a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d5c:	480c      	ldr	r0, [pc, #48]	@ (8003d90 <prvInitialiseTaskLists+0x6c>)
 8003d5e:	f7ff fb23 	bl	80033a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d62:	480c      	ldr	r0, [pc, #48]	@ (8003d94 <prvInitialiseTaskLists+0x70>)
 8003d64:	f7ff fb20 	bl	80033a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d68:	480b      	ldr	r0, [pc, #44]	@ (8003d98 <prvInitialiseTaskLists+0x74>)
 8003d6a:	f7ff fb1d 	bl	80033a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <prvInitialiseTaskLists+0x78>)
 8003d70:	4a05      	ldr	r2, [pc, #20]	@ (8003d88 <prvInitialiseTaskLists+0x64>)
 8003d72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d74:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <prvInitialiseTaskLists+0x7c>)
 8003d76:	4a05      	ldr	r2, [pc, #20]	@ (8003d8c <prvInitialiseTaskLists+0x68>)
 8003d78:	601a      	str	r2, [r3, #0]
}
 8003d7a:	bf00      	nop
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	2000036c 	.word	0x2000036c
 8003d88:	200003f8 	.word	0x200003f8
 8003d8c:	2000040c 	.word	0x2000040c
 8003d90:	20000428 	.word	0x20000428
 8003d94:	2000043c 	.word	0x2000043c
 8003d98:	20000454 	.word	0x20000454
 8003d9c:	20000420 	.word	0x20000420
 8003da0:	20000424 	.word	0x20000424

08003da4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003daa:	e019      	b.n	8003de0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003dac:	f000 fa2c 	bl	8004208 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db0:	4b10      	ldr	r3, [pc, #64]	@ (8003df4 <prvCheckTasksWaitingTermination+0x50>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff fb7d 	bl	80034bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <prvCheckTasksWaitingTermination+0x54>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8003df8 <prvCheckTasksWaitingTermination+0x54>)
 8003dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003dd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003dd6:	f000 fa49 	bl	800426c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f810 	bl	8003e00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003de0:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <prvCheckTasksWaitingTermination+0x58>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e1      	bne.n	8003dac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003de8:	bf00      	nop
 8003dea:	bf00      	nop
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	2000043c 	.word	0x2000043c
 8003df8:	20000468 	.word	0x20000468
 8003dfc:	20000450 	.word	0x20000450

08003e00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d108      	bne.n	8003e24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fba4 	bl	8004564 <vPortFree>
				vPortFree( pxTCB );
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 fba1 	bl	8004564 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e22:	e019      	b.n	8003e58 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d103      	bne.n	8003e36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 fb98 	bl	8004564 <vPortFree>
	}
 8003e34:	e010      	b.n	8003e58 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d00b      	beq.n	8003e58 <prvDeleteTCB+0x58>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	60fb      	str	r3, [r7, #12]
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	e7fd      	b.n	8003e54 <prvDeleteTCB+0x54>
	}
 8003e58:	bf00      	nop
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e66:	4b0c      	ldr	r3, [pc, #48]	@ (8003e98 <prvResetNextTaskUnblockTime+0x38>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d104      	bne.n	8003e7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e70:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <prvResetNextTaskUnblockTime+0x3c>)
 8003e72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e78:	e008      	b.n	8003e8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e7a:	4b07      	ldr	r3, [pc, #28]	@ (8003e98 <prvResetNextTaskUnblockTime+0x38>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	4a04      	ldr	r2, [pc, #16]	@ (8003e9c <prvResetNextTaskUnblockTime+0x3c>)
 8003e8a:	6013      	str	r3, [r2, #0]
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	20000420 	.word	0x20000420
 8003e9c:	20000488 	.word	0x20000488

08003ea0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <xTaskGetSchedulerState+0x34>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	607b      	str	r3, [r7, #4]
 8003eb2:	e008      	b.n	8003ec6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003eb4:	4b08      	ldr	r3, [pc, #32]	@ (8003ed8 <xTaskGetSchedulerState+0x38>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	607b      	str	r3, [r7, #4]
 8003ec0:	e001      	b.n	8003ec6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ec6:	687b      	ldr	r3, [r7, #4]
	}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	20000474 	.word	0x20000474
 8003ed8:	20000490 	.word	0x20000490

08003edc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003ee6:	4b29      	ldr	r3, [pc, #164]	@ (8003f8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003eec:	4b28      	ldr	r3, [pc, #160]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff fae2 	bl	80034bc <uxListRemove>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10b      	bne.n	8003f16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003efe:	4b24      	ldr	r3, [pc, #144]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f04:	2201      	movs	r2, #1
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43da      	mvns	r2, r3
 8003f0c:	4b21      	ldr	r3, [pc, #132]	@ (8003f94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4013      	ands	r3, r2
 8003f12:	4a20      	ldr	r2, [pc, #128]	@ (8003f94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f1c:	d10a      	bne.n	8003f34 <prvAddCurrentTaskToDelayedList+0x58>
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f24:	4b1a      	ldr	r3, [pc, #104]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	481a      	ldr	r0, [pc, #104]	@ (8003f98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003f2e:	f7ff fa68 	bl	8003402 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f32:	e026      	b.n	8003f82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4413      	add	r3, r2
 8003f3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f3c:	4b14      	ldr	r3, [pc, #80]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d209      	bcs.n	8003f60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f4c:	4b13      	ldr	r3, [pc, #76]	@ (8003f9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b0f      	ldr	r3, [pc, #60]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3304      	adds	r3, #4
 8003f56:	4619      	mov	r1, r3
 8003f58:	4610      	mov	r0, r2
 8003f5a:	f7ff fa76 	bl	800344a <vListInsert>
}
 8003f5e:	e010      	b.n	8003f82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f60:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3304      	adds	r3, #4
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4610      	mov	r0, r2
 8003f6e:	f7ff fa6c 	bl	800344a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d202      	bcs.n	8003f82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003f7c:	4a09      	ldr	r2, [pc, #36]	@ (8003fa4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	6013      	str	r3, [r2, #0]
}
 8003f82:	bf00      	nop
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	2000046c 	.word	0x2000046c
 8003f90:	20000368 	.word	0x20000368
 8003f94:	20000470 	.word	0x20000470
 8003f98:	20000454 	.word	0x20000454
 8003f9c:	20000424 	.word	0x20000424
 8003fa0:	20000420 	.word	0x20000420
 8003fa4:	20000488 	.word	0x20000488

08003fa8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	3b04      	subs	r3, #4
 8003fb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003fc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3b04      	subs	r3, #4
 8003fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f023 0201 	bic.w	r2, r3, #1
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	3b04      	subs	r3, #4
 8003fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800400c <pxPortInitialiseStack+0x64>)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	3b14      	subs	r3, #20
 8003fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3b04      	subs	r3, #4
 8003fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f06f 0202 	mvn.w	r2, #2
 8003ff6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	3b20      	subs	r3, #32
 8003ffc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	08004011 	.word	0x08004011

08004010 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800401a:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <prvTaskExitError+0x58>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004022:	d00b      	beq.n	800403c <prvTaskExitError+0x2c>
	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	60fb      	str	r3, [r7, #12]
}
 8004036:	bf00      	nop
 8004038:	bf00      	nop
 800403a:	e7fd      	b.n	8004038 <prvTaskExitError+0x28>
	__asm volatile
 800403c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004040:	f383 8811 	msr	BASEPRI, r3
 8004044:	f3bf 8f6f 	isb	sy
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	60bb      	str	r3, [r7, #8]
}
 800404e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004050:	bf00      	nop
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0fc      	beq.n	8004052 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	2000000c 	.word	0x2000000c
 800406c:	00000000 	.word	0x00000000

08004070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004070:	4b07      	ldr	r3, [pc, #28]	@ (8004090 <pxCurrentTCBConst2>)
 8004072:	6819      	ldr	r1, [r3, #0]
 8004074:	6808      	ldr	r0, [r1, #0]
 8004076:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800407a:	f380 8809 	msr	PSP, r0
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	f04f 0000 	mov.w	r0, #0
 8004086:	f380 8811 	msr	BASEPRI, r0
 800408a:	4770      	bx	lr
 800408c:	f3af 8000 	nop.w

08004090 <pxCurrentTCBConst2>:
 8004090:	20000368 	.word	0x20000368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop

08004098 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004098:	4808      	ldr	r0, [pc, #32]	@ (80040bc <prvPortStartFirstTask+0x24>)
 800409a:	6800      	ldr	r0, [r0, #0]
 800409c:	6800      	ldr	r0, [r0, #0]
 800409e:	f380 8808 	msr	MSP, r0
 80040a2:	f04f 0000 	mov.w	r0, #0
 80040a6:	f380 8814 	msr	CONTROL, r0
 80040aa:	b662      	cpsie	i
 80040ac:	b661      	cpsie	f
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	df00      	svc	0
 80040b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80040ba:	bf00      	nop
 80040bc:	e000ed08 	.word	0xe000ed08

080040c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80040c6:	4b47      	ldr	r3, [pc, #284]	@ (80041e4 <xPortStartScheduler+0x124>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a47      	ldr	r2, [pc, #284]	@ (80041e8 <xPortStartScheduler+0x128>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d10b      	bne.n	80040e8 <xPortStartScheduler+0x28>
	__asm volatile
 80040d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d4:	f383 8811 	msr	BASEPRI, r3
 80040d8:	f3bf 8f6f 	isb	sy
 80040dc:	f3bf 8f4f 	dsb	sy
 80040e0:	60fb      	str	r3, [r7, #12]
}
 80040e2:	bf00      	nop
 80040e4:	bf00      	nop
 80040e6:	e7fd      	b.n	80040e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80040e8:	4b3e      	ldr	r3, [pc, #248]	@ (80041e4 <xPortStartScheduler+0x124>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a3f      	ldr	r2, [pc, #252]	@ (80041ec <xPortStartScheduler+0x12c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d10b      	bne.n	800410a <xPortStartScheduler+0x4a>
	__asm volatile
 80040f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f6:	f383 8811 	msr	BASEPRI, r3
 80040fa:	f3bf 8f6f 	isb	sy
 80040fe:	f3bf 8f4f 	dsb	sy
 8004102:	613b      	str	r3, [r7, #16]
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop
 8004108:	e7fd      	b.n	8004106 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800410a:	4b39      	ldr	r3, [pc, #228]	@ (80041f0 <xPortStartScheduler+0x130>)
 800410c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	b2db      	uxtb	r3, r3
 8004114:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	22ff      	movs	r2, #255	@ 0xff
 800411a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004124:	78fb      	ldrb	r3, [r7, #3]
 8004126:	b2db      	uxtb	r3, r3
 8004128:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800412c:	b2da      	uxtb	r2, r3
 800412e:	4b31      	ldr	r3, [pc, #196]	@ (80041f4 <xPortStartScheduler+0x134>)
 8004130:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004132:	4b31      	ldr	r3, [pc, #196]	@ (80041f8 <xPortStartScheduler+0x138>)
 8004134:	2207      	movs	r2, #7
 8004136:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004138:	e009      	b.n	800414e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800413a:	4b2f      	ldr	r3, [pc, #188]	@ (80041f8 <xPortStartScheduler+0x138>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3b01      	subs	r3, #1
 8004140:	4a2d      	ldr	r2, [pc, #180]	@ (80041f8 <xPortStartScheduler+0x138>)
 8004142:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	b2db      	uxtb	r3, r3
 800414c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800414e:	78fb      	ldrb	r3, [r7, #3]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004156:	2b80      	cmp	r3, #128	@ 0x80
 8004158:	d0ef      	beq.n	800413a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800415a:	4b27      	ldr	r3, [pc, #156]	@ (80041f8 <xPortStartScheduler+0x138>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f1c3 0307 	rsb	r3, r3, #7
 8004162:	2b04      	cmp	r3, #4
 8004164:	d00b      	beq.n	800417e <xPortStartScheduler+0xbe>
	__asm volatile
 8004166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416a:	f383 8811 	msr	BASEPRI, r3
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	60bb      	str	r3, [r7, #8]
}
 8004178:	bf00      	nop
 800417a:	bf00      	nop
 800417c:	e7fd      	b.n	800417a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800417e:	4b1e      	ldr	r3, [pc, #120]	@ (80041f8 <xPortStartScheduler+0x138>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	4a1c      	ldr	r2, [pc, #112]	@ (80041f8 <xPortStartScheduler+0x138>)
 8004186:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004188:	4b1b      	ldr	r3, [pc, #108]	@ (80041f8 <xPortStartScheduler+0x138>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004190:	4a19      	ldr	r2, [pc, #100]	@ (80041f8 <xPortStartScheduler+0x138>)
 8004192:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	b2da      	uxtb	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800419c:	4b17      	ldr	r3, [pc, #92]	@ (80041fc <xPortStartScheduler+0x13c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a16      	ldr	r2, [pc, #88]	@ (80041fc <xPortStartScheduler+0x13c>)
 80041a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80041a8:	4b14      	ldr	r3, [pc, #80]	@ (80041fc <xPortStartScheduler+0x13c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a13      	ldr	r2, [pc, #76]	@ (80041fc <xPortStartScheduler+0x13c>)
 80041ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80041b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80041b4:	f000 f8da 	bl	800436c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80041b8:	4b11      	ldr	r3, [pc, #68]	@ (8004200 <xPortStartScheduler+0x140>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80041be:	f000 f8f9 	bl	80043b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80041c2:	4b10      	ldr	r3, [pc, #64]	@ (8004204 <xPortStartScheduler+0x144>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004204 <xPortStartScheduler+0x144>)
 80041c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80041cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80041ce:	f7ff ff63 	bl	8004098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80041d2:	f7ff fd33 	bl	8003c3c <vTaskSwitchContext>
	prvTaskExitError();
 80041d6:	f7ff ff1b 	bl	8004010 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	e000ed00 	.word	0xe000ed00
 80041e8:	410fc271 	.word	0x410fc271
 80041ec:	410fc270 	.word	0x410fc270
 80041f0:	e000e400 	.word	0xe000e400
 80041f4:	20000494 	.word	0x20000494
 80041f8:	20000498 	.word	0x20000498
 80041fc:	e000ed20 	.word	0xe000ed20
 8004200:	2000000c 	.word	0x2000000c
 8004204:	e000ef34 	.word	0xe000ef34

08004208 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
	__asm volatile
 800420e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	607b      	str	r3, [r7, #4]
}
 8004220:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004222:	4b10      	ldr	r3, [pc, #64]	@ (8004264 <vPortEnterCritical+0x5c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3301      	adds	r3, #1
 8004228:	4a0e      	ldr	r2, [pc, #56]	@ (8004264 <vPortEnterCritical+0x5c>)
 800422a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800422c:	4b0d      	ldr	r3, [pc, #52]	@ (8004264 <vPortEnterCritical+0x5c>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d110      	bne.n	8004256 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <vPortEnterCritical+0x60>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00b      	beq.n	8004256 <vPortEnterCritical+0x4e>
	__asm volatile
 800423e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	603b      	str	r3, [r7, #0]
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop
 8004254:	e7fd      	b.n	8004252 <vPortEnterCritical+0x4a>
	}
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	2000000c 	.word	0x2000000c
 8004268:	e000ed04 	.word	0xe000ed04

0800426c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004272:	4b12      	ldr	r3, [pc, #72]	@ (80042bc <vPortExitCritical+0x50>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10b      	bne.n	8004292 <vPortExitCritical+0x26>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	607b      	str	r3, [r7, #4]
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	e7fd      	b.n	800428e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <vPortExitCritical+0x50>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	3b01      	subs	r3, #1
 8004298:	4a08      	ldr	r2, [pc, #32]	@ (80042bc <vPortExitCritical+0x50>)
 800429a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800429c:	4b07      	ldr	r3, [pc, #28]	@ (80042bc <vPortExitCritical+0x50>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d105      	bne.n	80042b0 <vPortExitCritical+0x44>
 80042a4:	2300      	movs	r3, #0
 80042a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80042ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	2000000c 	.word	0x2000000c

080042c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80042c0:	f3ef 8009 	mrs	r0, PSP
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	4b15      	ldr	r3, [pc, #84]	@ (8004320 <pxCurrentTCBConst>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	f01e 0f10 	tst.w	lr, #16
 80042d0:	bf08      	it	eq
 80042d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80042d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042da:	6010      	str	r0, [r2, #0]
 80042dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80042e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80042e4:	f380 8811 	msr	BASEPRI, r0
 80042e8:	f3bf 8f4f 	dsb	sy
 80042ec:	f3bf 8f6f 	isb	sy
 80042f0:	f7ff fca4 	bl	8003c3c <vTaskSwitchContext>
 80042f4:	f04f 0000 	mov.w	r0, #0
 80042f8:	f380 8811 	msr	BASEPRI, r0
 80042fc:	bc09      	pop	{r0, r3}
 80042fe:	6819      	ldr	r1, [r3, #0]
 8004300:	6808      	ldr	r0, [r1, #0]
 8004302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004306:	f01e 0f10 	tst.w	lr, #16
 800430a:	bf08      	it	eq
 800430c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004310:	f380 8809 	msr	PSP, r0
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	f3af 8000 	nop.w

08004320 <pxCurrentTCBConst>:
 8004320:	20000368 	.word	0x20000368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop

08004328 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	607b      	str	r3, [r7, #4]
}
 8004340:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004342:	f7ff fbc1 	bl	8003ac8 <xTaskIncrementTick>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d003      	beq.n	8004354 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800434c:	4b06      	ldr	r3, [pc, #24]	@ (8004368 <xPortSysTickHandler+0x40>)
 800434e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	2300      	movs	r3, #0
 8004356:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	f383 8811 	msr	BASEPRI, r3
}
 800435e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	e000ed04 	.word	0xe000ed04

0800436c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <vPortSetupTimerInterrupt+0x34>)
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004376:	4b0b      	ldr	r3, [pc, #44]	@ (80043a4 <vPortSetupTimerInterrupt+0x38>)
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800437c:	4b0a      	ldr	r3, [pc, #40]	@ (80043a8 <vPortSetupTimerInterrupt+0x3c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <vPortSetupTimerInterrupt+0x40>)
 8004382:	fba2 2303 	umull	r2, r3, r2, r3
 8004386:	099b      	lsrs	r3, r3, #6
 8004388:	4a09      	ldr	r2, [pc, #36]	@ (80043b0 <vPortSetupTimerInterrupt+0x44>)
 800438a:	3b01      	subs	r3, #1
 800438c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800438e:	4b04      	ldr	r3, [pc, #16]	@ (80043a0 <vPortSetupTimerInterrupt+0x34>)
 8004390:	2207      	movs	r2, #7
 8004392:	601a      	str	r2, [r3, #0]
}
 8004394:	bf00      	nop
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	e000e010 	.word	0xe000e010
 80043a4:	e000e018 	.word	0xe000e018
 80043a8:	20000000 	.word	0x20000000
 80043ac:	10624dd3 	.word	0x10624dd3
 80043b0:	e000e014 	.word	0xe000e014

080043b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80043b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80043c4 <vPortEnableVFP+0x10>
 80043b8:	6801      	ldr	r1, [r0, #0]
 80043ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80043be:	6001      	str	r1, [r0, #0]
 80043c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80043c2:	bf00      	nop
 80043c4:	e000ed88 	.word	0xe000ed88

080043c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08a      	sub	sp, #40	@ 0x28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80043d0:	2300      	movs	r3, #0
 80043d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80043d4:	f7ff facc 	bl	8003970 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80043d8:	4b5c      	ldr	r3, [pc, #368]	@ (800454c <pvPortMalloc+0x184>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80043e0:	f000 f924 	bl	800462c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043e4:	4b5a      	ldr	r3, [pc, #360]	@ (8004550 <pvPortMalloc+0x188>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f040 8095 	bne.w	800451c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01e      	beq.n	8004436 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80043f8:	2208      	movs	r2, #8
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4413      	add	r3, r2
 80043fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	2b00      	cmp	r3, #0
 8004408:	d015      	beq.n	8004436 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f023 0307 	bic.w	r3, r3, #7
 8004410:	3308      	adds	r3, #8
 8004412:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <pvPortMalloc+0x6e>
	__asm volatile
 800441e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004422:	f383 8811 	msr	BASEPRI, r3
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	617b      	str	r3, [r7, #20]
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	e7fd      	b.n	8004432 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d06f      	beq.n	800451c <pvPortMalloc+0x154>
 800443c:	4b45      	ldr	r3, [pc, #276]	@ (8004554 <pvPortMalloc+0x18c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	429a      	cmp	r2, r3
 8004444:	d86a      	bhi.n	800451c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004446:	4b44      	ldr	r3, [pc, #272]	@ (8004558 <pvPortMalloc+0x190>)
 8004448:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800444a:	4b43      	ldr	r3, [pc, #268]	@ (8004558 <pvPortMalloc+0x190>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004450:	e004      	b.n	800445c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800445c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	429a      	cmp	r2, r3
 8004464:	d903      	bls.n	800446e <pvPortMalloc+0xa6>
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f1      	bne.n	8004452 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800446e:	4b37      	ldr	r3, [pc, #220]	@ (800454c <pvPortMalloc+0x184>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	429a      	cmp	r2, r3
 8004476:	d051      	beq.n	800451c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2208      	movs	r2, #8
 800447e:	4413      	add	r3, r2
 8004480:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	1ad2      	subs	r2, r2, r3
 8004492:	2308      	movs	r3, #8
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	429a      	cmp	r2, r3
 8004498:	d920      	bls.n	80044dc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800449a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4413      	add	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00b      	beq.n	80044c4 <pvPortMalloc+0xfc>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	613b      	str	r3, [r7, #16]
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	1ad2      	subs	r2, r2, r3
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80044d6:	69b8      	ldr	r0, [r7, #24]
 80044d8:	f000 f90a 	bl	80046f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004554 <pvPortMalloc+0x18c>)
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004554 <pvPortMalloc+0x18c>)
 80044e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004554 <pvPortMalloc+0x18c>)
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	4b1b      	ldr	r3, [pc, #108]	@ (800455c <pvPortMalloc+0x194>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d203      	bcs.n	80044fe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044f6:	4b17      	ldr	r3, [pc, #92]	@ (8004554 <pvPortMalloc+0x18c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a18      	ldr	r2, [pc, #96]	@ (800455c <pvPortMalloc+0x194>)
 80044fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	4b13      	ldr	r3, [pc, #76]	@ (8004550 <pvPortMalloc+0x188>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	431a      	orrs	r2, r3
 8004508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800450c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004512:	4b13      	ldr	r3, [pc, #76]	@ (8004560 <pvPortMalloc+0x198>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3301      	adds	r3, #1
 8004518:	4a11      	ldr	r2, [pc, #68]	@ (8004560 <pvPortMalloc+0x198>)
 800451a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800451c:	f7ff fa36 	bl	800398c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00b      	beq.n	8004542 <pvPortMalloc+0x17a>
	__asm volatile
 800452a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452e:	f383 8811 	msr	BASEPRI, r3
 8004532:	f3bf 8f6f 	isb	sy
 8004536:	f3bf 8f4f 	dsb	sy
 800453a:	60fb      	str	r3, [r7, #12]
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	e7fd      	b.n	800453e <pvPortMalloc+0x176>
	return pvReturn;
 8004542:	69fb      	ldr	r3, [r7, #28]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3728      	adds	r7, #40	@ 0x28
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	2000105c 	.word	0x2000105c
 8004550:	20001070 	.word	0x20001070
 8004554:	20001060 	.word	0x20001060
 8004558:	20001054 	.word	0x20001054
 800455c:	20001064 	.word	0x20001064
 8004560:	20001068 	.word	0x20001068

08004564 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d04f      	beq.n	8004616 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004576:	2308      	movs	r3, #8
 8004578:	425b      	negs	r3, r3
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	4413      	add	r3, r2
 800457e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	4b25      	ldr	r3, [pc, #148]	@ (8004620 <vPortFree+0xbc>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4013      	ands	r3, r2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10b      	bne.n	80045aa <vPortFree+0x46>
	__asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	60fb      	str	r3, [r7, #12]
}
 80045a4:	bf00      	nop
 80045a6:	bf00      	nop
 80045a8:	e7fd      	b.n	80045a6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <vPortFree+0x66>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	60bb      	str	r3, [r7, #8]
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	e7fd      	b.n	80045c6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	4b14      	ldr	r3, [pc, #80]	@ (8004620 <vPortFree+0xbc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4013      	ands	r3, r2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01e      	beq.n	8004616 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d11a      	bne.n	8004616 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004620 <vPortFree+0xbc>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	401a      	ands	r2, r3
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80045f0:	f7ff f9be 	bl	8003970 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <vPortFree+0xc0>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4413      	add	r3, r2
 80045fe:	4a09      	ldr	r2, [pc, #36]	@ (8004624 <vPortFree+0xc0>)
 8004600:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004602:	6938      	ldr	r0, [r7, #16]
 8004604:	f000 f874 	bl	80046f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004608:	4b07      	ldr	r3, [pc, #28]	@ (8004628 <vPortFree+0xc4>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3301      	adds	r3, #1
 800460e:	4a06      	ldr	r2, [pc, #24]	@ (8004628 <vPortFree+0xc4>)
 8004610:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004612:	f7ff f9bb 	bl	800398c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004616:	bf00      	nop
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20001070 	.word	0x20001070
 8004624:	20001060 	.word	0x20001060
 8004628:	2000106c 	.word	0x2000106c

0800462c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800462c:	b480      	push	{r7}
 800462e:	b085      	sub	sp, #20
 8004630:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004632:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8004636:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004638:	4b27      	ldr	r3, [pc, #156]	@ (80046d8 <prvHeapInit+0xac>)
 800463a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00c      	beq.n	8004660 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	3307      	adds	r3, #7
 800464a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f023 0307 	bic.w	r3, r3, #7
 8004652:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	4a1f      	ldr	r2, [pc, #124]	@ (80046d8 <prvHeapInit+0xac>)
 800465c:	4413      	add	r3, r2
 800465e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004664:	4a1d      	ldr	r2, [pc, #116]	@ (80046dc <prvHeapInit+0xb0>)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800466a:	4b1c      	ldr	r3, [pc, #112]	@ (80046dc <prvHeapInit+0xb0>)
 800466c:	2200      	movs	r2, #0
 800466e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	4413      	add	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004678:	2208      	movs	r2, #8
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1a9b      	subs	r3, r3, r2
 800467e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f023 0307 	bic.w	r3, r3, #7
 8004686:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4a15      	ldr	r2, [pc, #84]	@ (80046e0 <prvHeapInit+0xb4>)
 800468c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800468e:	4b14      	ldr	r3, [pc, #80]	@ (80046e0 <prvHeapInit+0xb4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2200      	movs	r2, #0
 8004694:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004696:	4b12      	ldr	r3, [pc, #72]	@ (80046e0 <prvHeapInit+0xb4>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	1ad2      	subs	r2, r2, r3
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80046ac:	4b0c      	ldr	r3, [pc, #48]	@ (80046e0 <prvHeapInit+0xb4>)
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	4a0a      	ldr	r2, [pc, #40]	@ (80046e4 <prvHeapInit+0xb8>)
 80046ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	4a09      	ldr	r2, [pc, #36]	@ (80046e8 <prvHeapInit+0xbc>)
 80046c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80046c4:	4b09      	ldr	r3, [pc, #36]	@ (80046ec <prvHeapInit+0xc0>)
 80046c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80046ca:	601a      	str	r2, [r3, #0]
}
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	2000049c 	.word	0x2000049c
 80046dc:	20001054 	.word	0x20001054
 80046e0:	2000105c 	.word	0x2000105c
 80046e4:	20001064 	.word	0x20001064
 80046e8:	20001060 	.word	0x20001060
 80046ec:	20001070 	.word	0x20001070

080046f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046f8:	4b28      	ldr	r3, [pc, #160]	@ (800479c <prvInsertBlockIntoFreeList+0xac>)
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	e002      	b.n	8004704 <prvInsertBlockIntoFreeList+0x14>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	429a      	cmp	r2, r3
 800470c:	d8f7      	bhi.n	80046fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	4413      	add	r3, r2
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	429a      	cmp	r2, r3
 800471e:	d108      	bne.n	8004732 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	441a      	add	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	441a      	add	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	429a      	cmp	r2, r3
 8004744:	d118      	bne.n	8004778 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	4b15      	ldr	r3, [pc, #84]	@ (80047a0 <prvInsertBlockIntoFreeList+0xb0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	429a      	cmp	r2, r3
 8004750:	d00d      	beq.n	800476e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	441a      	add	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	e008      	b.n	8004780 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800476e:	4b0c      	ldr	r3, [pc, #48]	@ (80047a0 <prvInsertBlockIntoFreeList+0xb0>)
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	601a      	str	r2, [r3, #0]
 8004776:	e003      	b.n	8004780 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	429a      	cmp	r2, r3
 8004786:	d002      	beq.n	800478e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800478e:	bf00      	nop
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20001054 	.word	0x20001054
 80047a0:	2000105c 	.word	0x2000105c

080047a4 <_vsniprintf_r>:
 80047a4:	b530      	push	{r4, r5, lr}
 80047a6:	4614      	mov	r4, r2
 80047a8:	2c00      	cmp	r4, #0
 80047aa:	b09b      	sub	sp, #108	@ 0x6c
 80047ac:	4605      	mov	r5, r0
 80047ae:	461a      	mov	r2, r3
 80047b0:	da05      	bge.n	80047be <_vsniprintf_r+0x1a>
 80047b2:	238b      	movs	r3, #139	@ 0x8b
 80047b4:	6003      	str	r3, [r0, #0]
 80047b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047ba:	b01b      	add	sp, #108	@ 0x6c
 80047bc:	bd30      	pop	{r4, r5, pc}
 80047be:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80047c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	9319      	str	r3, [sp, #100]	@ 0x64
 80047cc:	bf14      	ite	ne
 80047ce:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80047d2:	4623      	moveq	r3, r4
 80047d4:	9302      	str	r3, [sp, #8]
 80047d6:	9305      	str	r3, [sp, #20]
 80047d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80047dc:	9100      	str	r1, [sp, #0]
 80047de:	9104      	str	r1, [sp, #16]
 80047e0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80047e4:	4669      	mov	r1, sp
 80047e6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80047e8:	f000 f8b6 	bl	8004958 <_svfiprintf_r>
 80047ec:	1c43      	adds	r3, r0, #1
 80047ee:	bfbc      	itt	lt
 80047f0:	238b      	movlt	r3, #139	@ 0x8b
 80047f2:	602b      	strlt	r3, [r5, #0]
 80047f4:	2c00      	cmp	r4, #0
 80047f6:	d0e0      	beq.n	80047ba <_vsniprintf_r+0x16>
 80047f8:	9b00      	ldr	r3, [sp, #0]
 80047fa:	2200      	movs	r2, #0
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	e7dc      	b.n	80047ba <_vsniprintf_r+0x16>

08004800 <vsniprintf>:
 8004800:	b507      	push	{r0, r1, r2, lr}
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	4613      	mov	r3, r2
 8004806:	460a      	mov	r2, r1
 8004808:	4601      	mov	r1, r0
 800480a:	4803      	ldr	r0, [pc, #12]	@ (8004818 <vsniprintf+0x18>)
 800480c:	6800      	ldr	r0, [r0, #0]
 800480e:	f7ff ffc9 	bl	80047a4 <_vsniprintf_r>
 8004812:	b003      	add	sp, #12
 8004814:	f85d fb04 	ldr.w	pc, [sp], #4
 8004818:	20000010 	.word	0x20000010

0800481c <memset>:
 800481c:	4402      	add	r2, r0
 800481e:	4603      	mov	r3, r0
 8004820:	4293      	cmp	r3, r2
 8004822:	d100      	bne.n	8004826 <memset+0xa>
 8004824:	4770      	bx	lr
 8004826:	f803 1b01 	strb.w	r1, [r3], #1
 800482a:	e7f9      	b.n	8004820 <memset+0x4>

0800482c <__errno>:
 800482c:	4b01      	ldr	r3, [pc, #4]	@ (8004834 <__errno+0x8>)
 800482e:	6818      	ldr	r0, [r3, #0]
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	20000010 	.word	0x20000010

08004838 <__libc_init_array>:
 8004838:	b570      	push	{r4, r5, r6, lr}
 800483a:	4d0d      	ldr	r5, [pc, #52]	@ (8004870 <__libc_init_array+0x38>)
 800483c:	4c0d      	ldr	r4, [pc, #52]	@ (8004874 <__libc_init_array+0x3c>)
 800483e:	1b64      	subs	r4, r4, r5
 8004840:	10a4      	asrs	r4, r4, #2
 8004842:	2600      	movs	r6, #0
 8004844:	42a6      	cmp	r6, r4
 8004846:	d109      	bne.n	800485c <__libc_init_array+0x24>
 8004848:	4d0b      	ldr	r5, [pc, #44]	@ (8004878 <__libc_init_array+0x40>)
 800484a:	4c0c      	ldr	r4, [pc, #48]	@ (800487c <__libc_init_array+0x44>)
 800484c:	f000 fc64 	bl	8005118 <_init>
 8004850:	1b64      	subs	r4, r4, r5
 8004852:	10a4      	asrs	r4, r4, #2
 8004854:	2600      	movs	r6, #0
 8004856:	42a6      	cmp	r6, r4
 8004858:	d105      	bne.n	8004866 <__libc_init_array+0x2e>
 800485a:	bd70      	pop	{r4, r5, r6, pc}
 800485c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004860:	4798      	blx	r3
 8004862:	3601      	adds	r6, #1
 8004864:	e7ee      	b.n	8004844 <__libc_init_array+0xc>
 8004866:	f855 3b04 	ldr.w	r3, [r5], #4
 800486a:	4798      	blx	r3
 800486c:	3601      	adds	r6, #1
 800486e:	e7f2      	b.n	8004856 <__libc_init_array+0x1e>
 8004870:	0800520c 	.word	0x0800520c
 8004874:	0800520c 	.word	0x0800520c
 8004878:	0800520c 	.word	0x0800520c
 800487c:	08005210 	.word	0x08005210

08004880 <__retarget_lock_acquire_recursive>:
 8004880:	4770      	bx	lr

08004882 <__retarget_lock_release_recursive>:
 8004882:	4770      	bx	lr

08004884 <memcpy>:
 8004884:	440a      	add	r2, r1
 8004886:	4291      	cmp	r1, r2
 8004888:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800488c:	d100      	bne.n	8004890 <memcpy+0xc>
 800488e:	4770      	bx	lr
 8004890:	b510      	push	{r4, lr}
 8004892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800489a:	4291      	cmp	r1, r2
 800489c:	d1f9      	bne.n	8004892 <memcpy+0xe>
 800489e:	bd10      	pop	{r4, pc}

080048a0 <__ssputs_r>:
 80048a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048a4:	688e      	ldr	r6, [r1, #8]
 80048a6:	461f      	mov	r7, r3
 80048a8:	42be      	cmp	r6, r7
 80048aa:	680b      	ldr	r3, [r1, #0]
 80048ac:	4682      	mov	sl, r0
 80048ae:	460c      	mov	r4, r1
 80048b0:	4690      	mov	r8, r2
 80048b2:	d82d      	bhi.n	8004910 <__ssputs_r+0x70>
 80048b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80048bc:	d026      	beq.n	800490c <__ssputs_r+0x6c>
 80048be:	6965      	ldr	r5, [r4, #20]
 80048c0:	6909      	ldr	r1, [r1, #16]
 80048c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048c6:	eba3 0901 	sub.w	r9, r3, r1
 80048ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048ce:	1c7b      	adds	r3, r7, #1
 80048d0:	444b      	add	r3, r9
 80048d2:	106d      	asrs	r5, r5, #1
 80048d4:	429d      	cmp	r5, r3
 80048d6:	bf38      	it	cc
 80048d8:	461d      	movcc	r5, r3
 80048da:	0553      	lsls	r3, r2, #21
 80048dc:	d527      	bpl.n	800492e <__ssputs_r+0x8e>
 80048de:	4629      	mov	r1, r5
 80048e0:	f000 f958 	bl	8004b94 <_malloc_r>
 80048e4:	4606      	mov	r6, r0
 80048e6:	b360      	cbz	r0, 8004942 <__ssputs_r+0xa2>
 80048e8:	6921      	ldr	r1, [r4, #16]
 80048ea:	464a      	mov	r2, r9
 80048ec:	f7ff ffca 	bl	8004884 <memcpy>
 80048f0:	89a3      	ldrh	r3, [r4, #12]
 80048f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80048f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048fa:	81a3      	strh	r3, [r4, #12]
 80048fc:	6126      	str	r6, [r4, #16]
 80048fe:	6165      	str	r5, [r4, #20]
 8004900:	444e      	add	r6, r9
 8004902:	eba5 0509 	sub.w	r5, r5, r9
 8004906:	6026      	str	r6, [r4, #0]
 8004908:	60a5      	str	r5, [r4, #8]
 800490a:	463e      	mov	r6, r7
 800490c:	42be      	cmp	r6, r7
 800490e:	d900      	bls.n	8004912 <__ssputs_r+0x72>
 8004910:	463e      	mov	r6, r7
 8004912:	6820      	ldr	r0, [r4, #0]
 8004914:	4632      	mov	r2, r6
 8004916:	4641      	mov	r1, r8
 8004918:	f000 fb82 	bl	8005020 <memmove>
 800491c:	68a3      	ldr	r3, [r4, #8]
 800491e:	1b9b      	subs	r3, r3, r6
 8004920:	60a3      	str	r3, [r4, #8]
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	4433      	add	r3, r6
 8004926:	6023      	str	r3, [r4, #0]
 8004928:	2000      	movs	r0, #0
 800492a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800492e:	462a      	mov	r2, r5
 8004930:	f000 fb48 	bl	8004fc4 <_realloc_r>
 8004934:	4606      	mov	r6, r0
 8004936:	2800      	cmp	r0, #0
 8004938:	d1e0      	bne.n	80048fc <__ssputs_r+0x5c>
 800493a:	6921      	ldr	r1, [r4, #16]
 800493c:	4650      	mov	r0, sl
 800493e:	f000 fb99 	bl	8005074 <_free_r>
 8004942:	230c      	movs	r3, #12
 8004944:	f8ca 3000 	str.w	r3, [sl]
 8004948:	89a3      	ldrh	r3, [r4, #12]
 800494a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800494e:	81a3      	strh	r3, [r4, #12]
 8004950:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004954:	e7e9      	b.n	800492a <__ssputs_r+0x8a>
	...

08004958 <_svfiprintf_r>:
 8004958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	4698      	mov	r8, r3
 800495e:	898b      	ldrh	r3, [r1, #12]
 8004960:	061b      	lsls	r3, r3, #24
 8004962:	b09d      	sub	sp, #116	@ 0x74
 8004964:	4607      	mov	r7, r0
 8004966:	460d      	mov	r5, r1
 8004968:	4614      	mov	r4, r2
 800496a:	d510      	bpl.n	800498e <_svfiprintf_r+0x36>
 800496c:	690b      	ldr	r3, [r1, #16]
 800496e:	b973      	cbnz	r3, 800498e <_svfiprintf_r+0x36>
 8004970:	2140      	movs	r1, #64	@ 0x40
 8004972:	f000 f90f 	bl	8004b94 <_malloc_r>
 8004976:	6028      	str	r0, [r5, #0]
 8004978:	6128      	str	r0, [r5, #16]
 800497a:	b930      	cbnz	r0, 800498a <_svfiprintf_r+0x32>
 800497c:	230c      	movs	r3, #12
 800497e:	603b      	str	r3, [r7, #0]
 8004980:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004984:	b01d      	add	sp, #116	@ 0x74
 8004986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800498a:	2340      	movs	r3, #64	@ 0x40
 800498c:	616b      	str	r3, [r5, #20]
 800498e:	2300      	movs	r3, #0
 8004990:	9309      	str	r3, [sp, #36]	@ 0x24
 8004992:	2320      	movs	r3, #32
 8004994:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004998:	f8cd 800c 	str.w	r8, [sp, #12]
 800499c:	2330      	movs	r3, #48	@ 0x30
 800499e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b3c <_svfiprintf_r+0x1e4>
 80049a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80049a6:	f04f 0901 	mov.w	r9, #1
 80049aa:	4623      	mov	r3, r4
 80049ac:	469a      	mov	sl, r3
 80049ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049b2:	b10a      	cbz	r2, 80049b8 <_svfiprintf_r+0x60>
 80049b4:	2a25      	cmp	r2, #37	@ 0x25
 80049b6:	d1f9      	bne.n	80049ac <_svfiprintf_r+0x54>
 80049b8:	ebba 0b04 	subs.w	fp, sl, r4
 80049bc:	d00b      	beq.n	80049d6 <_svfiprintf_r+0x7e>
 80049be:	465b      	mov	r3, fp
 80049c0:	4622      	mov	r2, r4
 80049c2:	4629      	mov	r1, r5
 80049c4:	4638      	mov	r0, r7
 80049c6:	f7ff ff6b 	bl	80048a0 <__ssputs_r>
 80049ca:	3001      	adds	r0, #1
 80049cc:	f000 80a7 	beq.w	8004b1e <_svfiprintf_r+0x1c6>
 80049d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049d2:	445a      	add	r2, fp
 80049d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80049d6:	f89a 3000 	ldrb.w	r3, [sl]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 809f 	beq.w	8004b1e <_svfiprintf_r+0x1c6>
 80049e0:	2300      	movs	r3, #0
 80049e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049ea:	f10a 0a01 	add.w	sl, sl, #1
 80049ee:	9304      	str	r3, [sp, #16]
 80049f0:	9307      	str	r3, [sp, #28]
 80049f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80049f8:	4654      	mov	r4, sl
 80049fa:	2205      	movs	r2, #5
 80049fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a00:	484e      	ldr	r0, [pc, #312]	@ (8004b3c <_svfiprintf_r+0x1e4>)
 8004a02:	f7fb fbe5 	bl	80001d0 <memchr>
 8004a06:	9a04      	ldr	r2, [sp, #16]
 8004a08:	b9d8      	cbnz	r0, 8004a42 <_svfiprintf_r+0xea>
 8004a0a:	06d0      	lsls	r0, r2, #27
 8004a0c:	bf44      	itt	mi
 8004a0e:	2320      	movmi	r3, #32
 8004a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a14:	0711      	lsls	r1, r2, #28
 8004a16:	bf44      	itt	mi
 8004a18:	232b      	movmi	r3, #43	@ 0x2b
 8004a1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8004a22:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a24:	d015      	beq.n	8004a52 <_svfiprintf_r+0xfa>
 8004a26:	9a07      	ldr	r2, [sp, #28]
 8004a28:	4654      	mov	r4, sl
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	f04f 0c0a 	mov.w	ip, #10
 8004a30:	4621      	mov	r1, r4
 8004a32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a36:	3b30      	subs	r3, #48	@ 0x30
 8004a38:	2b09      	cmp	r3, #9
 8004a3a:	d94b      	bls.n	8004ad4 <_svfiprintf_r+0x17c>
 8004a3c:	b1b0      	cbz	r0, 8004a6c <_svfiprintf_r+0x114>
 8004a3e:	9207      	str	r2, [sp, #28]
 8004a40:	e014      	b.n	8004a6c <_svfiprintf_r+0x114>
 8004a42:	eba0 0308 	sub.w	r3, r0, r8
 8004a46:	fa09 f303 	lsl.w	r3, r9, r3
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	9304      	str	r3, [sp, #16]
 8004a4e:	46a2      	mov	sl, r4
 8004a50:	e7d2      	b.n	80049f8 <_svfiprintf_r+0xa0>
 8004a52:	9b03      	ldr	r3, [sp, #12]
 8004a54:	1d19      	adds	r1, r3, #4
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	9103      	str	r1, [sp, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	bfbb      	ittet	lt
 8004a5e:	425b      	neglt	r3, r3
 8004a60:	f042 0202 	orrlt.w	r2, r2, #2
 8004a64:	9307      	strge	r3, [sp, #28]
 8004a66:	9307      	strlt	r3, [sp, #28]
 8004a68:	bfb8      	it	lt
 8004a6a:	9204      	strlt	r2, [sp, #16]
 8004a6c:	7823      	ldrb	r3, [r4, #0]
 8004a6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a70:	d10a      	bne.n	8004a88 <_svfiprintf_r+0x130>
 8004a72:	7863      	ldrb	r3, [r4, #1]
 8004a74:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a76:	d132      	bne.n	8004ade <_svfiprintf_r+0x186>
 8004a78:	9b03      	ldr	r3, [sp, #12]
 8004a7a:	1d1a      	adds	r2, r3, #4
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	9203      	str	r2, [sp, #12]
 8004a80:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a84:	3402      	adds	r4, #2
 8004a86:	9305      	str	r3, [sp, #20]
 8004a88:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b4c <_svfiprintf_r+0x1f4>
 8004a8c:	7821      	ldrb	r1, [r4, #0]
 8004a8e:	2203      	movs	r2, #3
 8004a90:	4650      	mov	r0, sl
 8004a92:	f7fb fb9d 	bl	80001d0 <memchr>
 8004a96:	b138      	cbz	r0, 8004aa8 <_svfiprintf_r+0x150>
 8004a98:	9b04      	ldr	r3, [sp, #16]
 8004a9a:	eba0 000a 	sub.w	r0, r0, sl
 8004a9e:	2240      	movs	r2, #64	@ 0x40
 8004aa0:	4082      	lsls	r2, r0
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	3401      	adds	r4, #1
 8004aa6:	9304      	str	r3, [sp, #16]
 8004aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aac:	4824      	ldr	r0, [pc, #144]	@ (8004b40 <_svfiprintf_r+0x1e8>)
 8004aae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ab2:	2206      	movs	r2, #6
 8004ab4:	f7fb fb8c 	bl	80001d0 <memchr>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d036      	beq.n	8004b2a <_svfiprintf_r+0x1d2>
 8004abc:	4b21      	ldr	r3, [pc, #132]	@ (8004b44 <_svfiprintf_r+0x1ec>)
 8004abe:	bb1b      	cbnz	r3, 8004b08 <_svfiprintf_r+0x1b0>
 8004ac0:	9b03      	ldr	r3, [sp, #12]
 8004ac2:	3307      	adds	r3, #7
 8004ac4:	f023 0307 	bic.w	r3, r3, #7
 8004ac8:	3308      	adds	r3, #8
 8004aca:	9303      	str	r3, [sp, #12]
 8004acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ace:	4433      	add	r3, r6
 8004ad0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ad2:	e76a      	b.n	80049aa <_svfiprintf_r+0x52>
 8004ad4:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ad8:	460c      	mov	r4, r1
 8004ada:	2001      	movs	r0, #1
 8004adc:	e7a8      	b.n	8004a30 <_svfiprintf_r+0xd8>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	3401      	adds	r4, #1
 8004ae2:	9305      	str	r3, [sp, #20]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	f04f 0c0a 	mov.w	ip, #10
 8004aea:	4620      	mov	r0, r4
 8004aec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004af0:	3a30      	subs	r2, #48	@ 0x30
 8004af2:	2a09      	cmp	r2, #9
 8004af4:	d903      	bls.n	8004afe <_svfiprintf_r+0x1a6>
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0c6      	beq.n	8004a88 <_svfiprintf_r+0x130>
 8004afa:	9105      	str	r1, [sp, #20]
 8004afc:	e7c4      	b.n	8004a88 <_svfiprintf_r+0x130>
 8004afe:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b02:	4604      	mov	r4, r0
 8004b04:	2301      	movs	r3, #1
 8004b06:	e7f0      	b.n	8004aea <_svfiprintf_r+0x192>
 8004b08:	ab03      	add	r3, sp, #12
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	462a      	mov	r2, r5
 8004b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b48 <_svfiprintf_r+0x1f0>)
 8004b10:	a904      	add	r1, sp, #16
 8004b12:	4638      	mov	r0, r7
 8004b14:	f3af 8000 	nop.w
 8004b18:	1c42      	adds	r2, r0, #1
 8004b1a:	4606      	mov	r6, r0
 8004b1c:	d1d6      	bne.n	8004acc <_svfiprintf_r+0x174>
 8004b1e:	89ab      	ldrh	r3, [r5, #12]
 8004b20:	065b      	lsls	r3, r3, #25
 8004b22:	f53f af2d 	bmi.w	8004980 <_svfiprintf_r+0x28>
 8004b26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b28:	e72c      	b.n	8004984 <_svfiprintf_r+0x2c>
 8004b2a:	ab03      	add	r3, sp, #12
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	462a      	mov	r2, r5
 8004b30:	4b05      	ldr	r3, [pc, #20]	@ (8004b48 <_svfiprintf_r+0x1f0>)
 8004b32:	a904      	add	r1, sp, #16
 8004b34:	4638      	mov	r0, r7
 8004b36:	f000 f91b 	bl	8004d70 <_printf_i>
 8004b3a:	e7ed      	b.n	8004b18 <_svfiprintf_r+0x1c0>
 8004b3c:	080051d0 	.word	0x080051d0
 8004b40:	080051da 	.word	0x080051da
 8004b44:	00000000 	.word	0x00000000
 8004b48:	080048a1 	.word	0x080048a1
 8004b4c:	080051d6 	.word	0x080051d6

08004b50 <sbrk_aligned>:
 8004b50:	b570      	push	{r4, r5, r6, lr}
 8004b52:	4e0f      	ldr	r6, [pc, #60]	@ (8004b90 <sbrk_aligned+0x40>)
 8004b54:	460c      	mov	r4, r1
 8004b56:	6831      	ldr	r1, [r6, #0]
 8004b58:	4605      	mov	r5, r0
 8004b5a:	b911      	cbnz	r1, 8004b62 <sbrk_aligned+0x12>
 8004b5c:	f000 fa7a 	bl	8005054 <_sbrk_r>
 8004b60:	6030      	str	r0, [r6, #0]
 8004b62:	4621      	mov	r1, r4
 8004b64:	4628      	mov	r0, r5
 8004b66:	f000 fa75 	bl	8005054 <_sbrk_r>
 8004b6a:	1c43      	adds	r3, r0, #1
 8004b6c:	d103      	bne.n	8004b76 <sbrk_aligned+0x26>
 8004b6e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004b72:	4620      	mov	r0, r4
 8004b74:	bd70      	pop	{r4, r5, r6, pc}
 8004b76:	1cc4      	adds	r4, r0, #3
 8004b78:	f024 0403 	bic.w	r4, r4, #3
 8004b7c:	42a0      	cmp	r0, r4
 8004b7e:	d0f8      	beq.n	8004b72 <sbrk_aligned+0x22>
 8004b80:	1a21      	subs	r1, r4, r0
 8004b82:	4628      	mov	r0, r5
 8004b84:	f000 fa66 	bl	8005054 <_sbrk_r>
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d1f2      	bne.n	8004b72 <sbrk_aligned+0x22>
 8004b8c:	e7ef      	b.n	8004b6e <sbrk_aligned+0x1e>
 8004b8e:	bf00      	nop
 8004b90:	200011b0 	.word	0x200011b0

08004b94 <_malloc_r>:
 8004b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b98:	1ccd      	adds	r5, r1, #3
 8004b9a:	f025 0503 	bic.w	r5, r5, #3
 8004b9e:	3508      	adds	r5, #8
 8004ba0:	2d0c      	cmp	r5, #12
 8004ba2:	bf38      	it	cc
 8004ba4:	250c      	movcc	r5, #12
 8004ba6:	2d00      	cmp	r5, #0
 8004ba8:	4606      	mov	r6, r0
 8004baa:	db01      	blt.n	8004bb0 <_malloc_r+0x1c>
 8004bac:	42a9      	cmp	r1, r5
 8004bae:	d904      	bls.n	8004bba <_malloc_r+0x26>
 8004bb0:	230c      	movs	r3, #12
 8004bb2:	6033      	str	r3, [r6, #0]
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c90 <_malloc_r+0xfc>
 8004bbe:	f000 f9f5 	bl	8004fac <__malloc_lock>
 8004bc2:	f8d8 3000 	ldr.w	r3, [r8]
 8004bc6:	461c      	mov	r4, r3
 8004bc8:	bb44      	cbnz	r4, 8004c1c <_malloc_r+0x88>
 8004bca:	4629      	mov	r1, r5
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f7ff ffbf 	bl	8004b50 <sbrk_aligned>
 8004bd2:	1c43      	adds	r3, r0, #1
 8004bd4:	4604      	mov	r4, r0
 8004bd6:	d158      	bne.n	8004c8a <_malloc_r+0xf6>
 8004bd8:	f8d8 4000 	ldr.w	r4, [r8]
 8004bdc:	4627      	mov	r7, r4
 8004bde:	2f00      	cmp	r7, #0
 8004be0:	d143      	bne.n	8004c6a <_malloc_r+0xd6>
 8004be2:	2c00      	cmp	r4, #0
 8004be4:	d04b      	beq.n	8004c7e <_malloc_r+0xea>
 8004be6:	6823      	ldr	r3, [r4, #0]
 8004be8:	4639      	mov	r1, r7
 8004bea:	4630      	mov	r0, r6
 8004bec:	eb04 0903 	add.w	r9, r4, r3
 8004bf0:	f000 fa30 	bl	8005054 <_sbrk_r>
 8004bf4:	4581      	cmp	r9, r0
 8004bf6:	d142      	bne.n	8004c7e <_malloc_r+0xea>
 8004bf8:	6821      	ldr	r1, [r4, #0]
 8004bfa:	1a6d      	subs	r5, r5, r1
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	4630      	mov	r0, r6
 8004c00:	f7ff ffa6 	bl	8004b50 <sbrk_aligned>
 8004c04:	3001      	adds	r0, #1
 8004c06:	d03a      	beq.n	8004c7e <_malloc_r+0xea>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	442b      	add	r3, r5
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	bb62      	cbnz	r2, 8004c70 <_malloc_r+0xdc>
 8004c16:	f8c8 7000 	str.w	r7, [r8]
 8004c1a:	e00f      	b.n	8004c3c <_malloc_r+0xa8>
 8004c1c:	6822      	ldr	r2, [r4, #0]
 8004c1e:	1b52      	subs	r2, r2, r5
 8004c20:	d420      	bmi.n	8004c64 <_malloc_r+0xd0>
 8004c22:	2a0b      	cmp	r2, #11
 8004c24:	d917      	bls.n	8004c56 <_malloc_r+0xc2>
 8004c26:	1961      	adds	r1, r4, r5
 8004c28:	42a3      	cmp	r3, r4
 8004c2a:	6025      	str	r5, [r4, #0]
 8004c2c:	bf18      	it	ne
 8004c2e:	6059      	strne	r1, [r3, #4]
 8004c30:	6863      	ldr	r3, [r4, #4]
 8004c32:	bf08      	it	eq
 8004c34:	f8c8 1000 	streq.w	r1, [r8]
 8004c38:	5162      	str	r2, [r4, r5]
 8004c3a:	604b      	str	r3, [r1, #4]
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	f000 f9bb 	bl	8004fb8 <__malloc_unlock>
 8004c42:	f104 000b 	add.w	r0, r4, #11
 8004c46:	1d23      	adds	r3, r4, #4
 8004c48:	f020 0007 	bic.w	r0, r0, #7
 8004c4c:	1ac2      	subs	r2, r0, r3
 8004c4e:	bf1c      	itt	ne
 8004c50:	1a1b      	subne	r3, r3, r0
 8004c52:	50a3      	strne	r3, [r4, r2]
 8004c54:	e7af      	b.n	8004bb6 <_malloc_r+0x22>
 8004c56:	6862      	ldr	r2, [r4, #4]
 8004c58:	42a3      	cmp	r3, r4
 8004c5a:	bf0c      	ite	eq
 8004c5c:	f8c8 2000 	streq.w	r2, [r8]
 8004c60:	605a      	strne	r2, [r3, #4]
 8004c62:	e7eb      	b.n	8004c3c <_malloc_r+0xa8>
 8004c64:	4623      	mov	r3, r4
 8004c66:	6864      	ldr	r4, [r4, #4]
 8004c68:	e7ae      	b.n	8004bc8 <_malloc_r+0x34>
 8004c6a:	463c      	mov	r4, r7
 8004c6c:	687f      	ldr	r7, [r7, #4]
 8004c6e:	e7b6      	b.n	8004bde <_malloc_r+0x4a>
 8004c70:	461a      	mov	r2, r3
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	42a3      	cmp	r3, r4
 8004c76:	d1fb      	bne.n	8004c70 <_malloc_r+0xdc>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	6053      	str	r3, [r2, #4]
 8004c7c:	e7de      	b.n	8004c3c <_malloc_r+0xa8>
 8004c7e:	230c      	movs	r3, #12
 8004c80:	6033      	str	r3, [r6, #0]
 8004c82:	4630      	mov	r0, r6
 8004c84:	f000 f998 	bl	8004fb8 <__malloc_unlock>
 8004c88:	e794      	b.n	8004bb4 <_malloc_r+0x20>
 8004c8a:	6005      	str	r5, [r0, #0]
 8004c8c:	e7d6      	b.n	8004c3c <_malloc_r+0xa8>
 8004c8e:	bf00      	nop
 8004c90:	200011b4 	.word	0x200011b4

08004c94 <_printf_common>:
 8004c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c98:	4616      	mov	r6, r2
 8004c9a:	4698      	mov	r8, r3
 8004c9c:	688a      	ldr	r2, [r1, #8]
 8004c9e:	690b      	ldr	r3, [r1, #16]
 8004ca0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	bfb8      	it	lt
 8004ca8:	4613      	movlt	r3, r2
 8004caa:	6033      	str	r3, [r6, #0]
 8004cac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cb0:	4607      	mov	r7, r0
 8004cb2:	460c      	mov	r4, r1
 8004cb4:	b10a      	cbz	r2, 8004cba <_printf_common+0x26>
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	6033      	str	r3, [r6, #0]
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	0699      	lsls	r1, r3, #26
 8004cbe:	bf42      	ittt	mi
 8004cc0:	6833      	ldrmi	r3, [r6, #0]
 8004cc2:	3302      	addmi	r3, #2
 8004cc4:	6033      	strmi	r3, [r6, #0]
 8004cc6:	6825      	ldr	r5, [r4, #0]
 8004cc8:	f015 0506 	ands.w	r5, r5, #6
 8004ccc:	d106      	bne.n	8004cdc <_printf_common+0x48>
 8004cce:	f104 0a19 	add.w	sl, r4, #25
 8004cd2:	68e3      	ldr	r3, [r4, #12]
 8004cd4:	6832      	ldr	r2, [r6, #0]
 8004cd6:	1a9b      	subs	r3, r3, r2
 8004cd8:	42ab      	cmp	r3, r5
 8004cda:	dc26      	bgt.n	8004d2a <_printf_common+0x96>
 8004cdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ce0:	6822      	ldr	r2, [r4, #0]
 8004ce2:	3b00      	subs	r3, #0
 8004ce4:	bf18      	it	ne
 8004ce6:	2301      	movne	r3, #1
 8004ce8:	0692      	lsls	r2, r2, #26
 8004cea:	d42b      	bmi.n	8004d44 <_printf_common+0xb0>
 8004cec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cf0:	4641      	mov	r1, r8
 8004cf2:	4638      	mov	r0, r7
 8004cf4:	47c8      	blx	r9
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	d01e      	beq.n	8004d38 <_printf_common+0xa4>
 8004cfa:	6823      	ldr	r3, [r4, #0]
 8004cfc:	6922      	ldr	r2, [r4, #16]
 8004cfe:	f003 0306 	and.w	r3, r3, #6
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	bf02      	ittt	eq
 8004d06:	68e5      	ldreq	r5, [r4, #12]
 8004d08:	6833      	ldreq	r3, [r6, #0]
 8004d0a:	1aed      	subeq	r5, r5, r3
 8004d0c:	68a3      	ldr	r3, [r4, #8]
 8004d0e:	bf0c      	ite	eq
 8004d10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d14:	2500      	movne	r5, #0
 8004d16:	4293      	cmp	r3, r2
 8004d18:	bfc4      	itt	gt
 8004d1a:	1a9b      	subgt	r3, r3, r2
 8004d1c:	18ed      	addgt	r5, r5, r3
 8004d1e:	2600      	movs	r6, #0
 8004d20:	341a      	adds	r4, #26
 8004d22:	42b5      	cmp	r5, r6
 8004d24:	d11a      	bne.n	8004d5c <_printf_common+0xc8>
 8004d26:	2000      	movs	r0, #0
 8004d28:	e008      	b.n	8004d3c <_printf_common+0xa8>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	4652      	mov	r2, sl
 8004d2e:	4641      	mov	r1, r8
 8004d30:	4638      	mov	r0, r7
 8004d32:	47c8      	blx	r9
 8004d34:	3001      	adds	r0, #1
 8004d36:	d103      	bne.n	8004d40 <_printf_common+0xac>
 8004d38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d40:	3501      	adds	r5, #1
 8004d42:	e7c6      	b.n	8004cd2 <_printf_common+0x3e>
 8004d44:	18e1      	adds	r1, r4, r3
 8004d46:	1c5a      	adds	r2, r3, #1
 8004d48:	2030      	movs	r0, #48	@ 0x30
 8004d4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d4e:	4422      	add	r2, r4
 8004d50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d58:	3302      	adds	r3, #2
 8004d5a:	e7c7      	b.n	8004cec <_printf_common+0x58>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	4622      	mov	r2, r4
 8004d60:	4641      	mov	r1, r8
 8004d62:	4638      	mov	r0, r7
 8004d64:	47c8      	blx	r9
 8004d66:	3001      	adds	r0, #1
 8004d68:	d0e6      	beq.n	8004d38 <_printf_common+0xa4>
 8004d6a:	3601      	adds	r6, #1
 8004d6c:	e7d9      	b.n	8004d22 <_printf_common+0x8e>
	...

08004d70 <_printf_i>:
 8004d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d74:	7e0f      	ldrb	r7, [r1, #24]
 8004d76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d78:	2f78      	cmp	r7, #120	@ 0x78
 8004d7a:	4691      	mov	r9, r2
 8004d7c:	4680      	mov	r8, r0
 8004d7e:	460c      	mov	r4, r1
 8004d80:	469a      	mov	sl, r3
 8004d82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d86:	d807      	bhi.n	8004d98 <_printf_i+0x28>
 8004d88:	2f62      	cmp	r7, #98	@ 0x62
 8004d8a:	d80a      	bhi.n	8004da2 <_printf_i+0x32>
 8004d8c:	2f00      	cmp	r7, #0
 8004d8e:	f000 80d1 	beq.w	8004f34 <_printf_i+0x1c4>
 8004d92:	2f58      	cmp	r7, #88	@ 0x58
 8004d94:	f000 80b8 	beq.w	8004f08 <_printf_i+0x198>
 8004d98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004da0:	e03a      	b.n	8004e18 <_printf_i+0xa8>
 8004da2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004da6:	2b15      	cmp	r3, #21
 8004da8:	d8f6      	bhi.n	8004d98 <_printf_i+0x28>
 8004daa:	a101      	add	r1, pc, #4	@ (adr r1, 8004db0 <_printf_i+0x40>)
 8004dac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004db0:	08004e09 	.word	0x08004e09
 8004db4:	08004e1d 	.word	0x08004e1d
 8004db8:	08004d99 	.word	0x08004d99
 8004dbc:	08004d99 	.word	0x08004d99
 8004dc0:	08004d99 	.word	0x08004d99
 8004dc4:	08004d99 	.word	0x08004d99
 8004dc8:	08004e1d 	.word	0x08004e1d
 8004dcc:	08004d99 	.word	0x08004d99
 8004dd0:	08004d99 	.word	0x08004d99
 8004dd4:	08004d99 	.word	0x08004d99
 8004dd8:	08004d99 	.word	0x08004d99
 8004ddc:	08004f1b 	.word	0x08004f1b
 8004de0:	08004e47 	.word	0x08004e47
 8004de4:	08004ed5 	.word	0x08004ed5
 8004de8:	08004d99 	.word	0x08004d99
 8004dec:	08004d99 	.word	0x08004d99
 8004df0:	08004f3d 	.word	0x08004f3d
 8004df4:	08004d99 	.word	0x08004d99
 8004df8:	08004e47 	.word	0x08004e47
 8004dfc:	08004d99 	.word	0x08004d99
 8004e00:	08004d99 	.word	0x08004d99
 8004e04:	08004edd 	.word	0x08004edd
 8004e08:	6833      	ldr	r3, [r6, #0]
 8004e0a:	1d1a      	adds	r2, r3, #4
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6032      	str	r2, [r6, #0]
 8004e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e09c      	b.n	8004f56 <_printf_i+0x1e6>
 8004e1c:	6833      	ldr	r3, [r6, #0]
 8004e1e:	6820      	ldr	r0, [r4, #0]
 8004e20:	1d19      	adds	r1, r3, #4
 8004e22:	6031      	str	r1, [r6, #0]
 8004e24:	0606      	lsls	r6, r0, #24
 8004e26:	d501      	bpl.n	8004e2c <_printf_i+0xbc>
 8004e28:	681d      	ldr	r5, [r3, #0]
 8004e2a:	e003      	b.n	8004e34 <_printf_i+0xc4>
 8004e2c:	0645      	lsls	r5, r0, #25
 8004e2e:	d5fb      	bpl.n	8004e28 <_printf_i+0xb8>
 8004e30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e34:	2d00      	cmp	r5, #0
 8004e36:	da03      	bge.n	8004e40 <_printf_i+0xd0>
 8004e38:	232d      	movs	r3, #45	@ 0x2d
 8004e3a:	426d      	negs	r5, r5
 8004e3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e40:	4858      	ldr	r0, [pc, #352]	@ (8004fa4 <_printf_i+0x234>)
 8004e42:	230a      	movs	r3, #10
 8004e44:	e011      	b.n	8004e6a <_printf_i+0xfa>
 8004e46:	6821      	ldr	r1, [r4, #0]
 8004e48:	6833      	ldr	r3, [r6, #0]
 8004e4a:	0608      	lsls	r0, r1, #24
 8004e4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e50:	d402      	bmi.n	8004e58 <_printf_i+0xe8>
 8004e52:	0649      	lsls	r1, r1, #25
 8004e54:	bf48      	it	mi
 8004e56:	b2ad      	uxthmi	r5, r5
 8004e58:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e5a:	4852      	ldr	r0, [pc, #328]	@ (8004fa4 <_printf_i+0x234>)
 8004e5c:	6033      	str	r3, [r6, #0]
 8004e5e:	bf14      	ite	ne
 8004e60:	230a      	movne	r3, #10
 8004e62:	2308      	moveq	r3, #8
 8004e64:	2100      	movs	r1, #0
 8004e66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e6a:	6866      	ldr	r6, [r4, #4]
 8004e6c:	60a6      	str	r6, [r4, #8]
 8004e6e:	2e00      	cmp	r6, #0
 8004e70:	db05      	blt.n	8004e7e <_printf_i+0x10e>
 8004e72:	6821      	ldr	r1, [r4, #0]
 8004e74:	432e      	orrs	r6, r5
 8004e76:	f021 0104 	bic.w	r1, r1, #4
 8004e7a:	6021      	str	r1, [r4, #0]
 8004e7c:	d04b      	beq.n	8004f16 <_printf_i+0x1a6>
 8004e7e:	4616      	mov	r6, r2
 8004e80:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e84:	fb03 5711 	mls	r7, r3, r1, r5
 8004e88:	5dc7      	ldrb	r7, [r0, r7]
 8004e8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e8e:	462f      	mov	r7, r5
 8004e90:	42bb      	cmp	r3, r7
 8004e92:	460d      	mov	r5, r1
 8004e94:	d9f4      	bls.n	8004e80 <_printf_i+0x110>
 8004e96:	2b08      	cmp	r3, #8
 8004e98:	d10b      	bne.n	8004eb2 <_printf_i+0x142>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	07df      	lsls	r7, r3, #31
 8004e9e:	d508      	bpl.n	8004eb2 <_printf_i+0x142>
 8004ea0:	6923      	ldr	r3, [r4, #16]
 8004ea2:	6861      	ldr	r1, [r4, #4]
 8004ea4:	4299      	cmp	r1, r3
 8004ea6:	bfde      	ittt	le
 8004ea8:	2330      	movle	r3, #48	@ 0x30
 8004eaa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004eae:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004eb2:	1b92      	subs	r2, r2, r6
 8004eb4:	6122      	str	r2, [r4, #16]
 8004eb6:	f8cd a000 	str.w	sl, [sp]
 8004eba:	464b      	mov	r3, r9
 8004ebc:	aa03      	add	r2, sp, #12
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4640      	mov	r0, r8
 8004ec2:	f7ff fee7 	bl	8004c94 <_printf_common>
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	d14a      	bne.n	8004f60 <_printf_i+0x1f0>
 8004eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ece:	b004      	add	sp, #16
 8004ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	f043 0320 	orr.w	r3, r3, #32
 8004eda:	6023      	str	r3, [r4, #0]
 8004edc:	4832      	ldr	r0, [pc, #200]	@ (8004fa8 <_printf_i+0x238>)
 8004ede:	2778      	movs	r7, #120	@ 0x78
 8004ee0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	6831      	ldr	r1, [r6, #0]
 8004ee8:	061f      	lsls	r7, r3, #24
 8004eea:	f851 5b04 	ldr.w	r5, [r1], #4
 8004eee:	d402      	bmi.n	8004ef6 <_printf_i+0x186>
 8004ef0:	065f      	lsls	r7, r3, #25
 8004ef2:	bf48      	it	mi
 8004ef4:	b2ad      	uxthmi	r5, r5
 8004ef6:	6031      	str	r1, [r6, #0]
 8004ef8:	07d9      	lsls	r1, r3, #31
 8004efa:	bf44      	itt	mi
 8004efc:	f043 0320 	orrmi.w	r3, r3, #32
 8004f00:	6023      	strmi	r3, [r4, #0]
 8004f02:	b11d      	cbz	r5, 8004f0c <_printf_i+0x19c>
 8004f04:	2310      	movs	r3, #16
 8004f06:	e7ad      	b.n	8004e64 <_printf_i+0xf4>
 8004f08:	4826      	ldr	r0, [pc, #152]	@ (8004fa4 <_printf_i+0x234>)
 8004f0a:	e7e9      	b.n	8004ee0 <_printf_i+0x170>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	f023 0320 	bic.w	r3, r3, #32
 8004f12:	6023      	str	r3, [r4, #0]
 8004f14:	e7f6      	b.n	8004f04 <_printf_i+0x194>
 8004f16:	4616      	mov	r6, r2
 8004f18:	e7bd      	b.n	8004e96 <_printf_i+0x126>
 8004f1a:	6833      	ldr	r3, [r6, #0]
 8004f1c:	6825      	ldr	r5, [r4, #0]
 8004f1e:	6961      	ldr	r1, [r4, #20]
 8004f20:	1d18      	adds	r0, r3, #4
 8004f22:	6030      	str	r0, [r6, #0]
 8004f24:	062e      	lsls	r6, r5, #24
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	d501      	bpl.n	8004f2e <_printf_i+0x1be>
 8004f2a:	6019      	str	r1, [r3, #0]
 8004f2c:	e002      	b.n	8004f34 <_printf_i+0x1c4>
 8004f2e:	0668      	lsls	r0, r5, #25
 8004f30:	d5fb      	bpl.n	8004f2a <_printf_i+0x1ba>
 8004f32:	8019      	strh	r1, [r3, #0]
 8004f34:	2300      	movs	r3, #0
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	4616      	mov	r6, r2
 8004f3a:	e7bc      	b.n	8004eb6 <_printf_i+0x146>
 8004f3c:	6833      	ldr	r3, [r6, #0]
 8004f3e:	1d1a      	adds	r2, r3, #4
 8004f40:	6032      	str	r2, [r6, #0]
 8004f42:	681e      	ldr	r6, [r3, #0]
 8004f44:	6862      	ldr	r2, [r4, #4]
 8004f46:	2100      	movs	r1, #0
 8004f48:	4630      	mov	r0, r6
 8004f4a:	f7fb f941 	bl	80001d0 <memchr>
 8004f4e:	b108      	cbz	r0, 8004f54 <_printf_i+0x1e4>
 8004f50:	1b80      	subs	r0, r0, r6
 8004f52:	6060      	str	r0, [r4, #4]
 8004f54:	6863      	ldr	r3, [r4, #4]
 8004f56:	6123      	str	r3, [r4, #16]
 8004f58:	2300      	movs	r3, #0
 8004f5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f5e:	e7aa      	b.n	8004eb6 <_printf_i+0x146>
 8004f60:	6923      	ldr	r3, [r4, #16]
 8004f62:	4632      	mov	r2, r6
 8004f64:	4649      	mov	r1, r9
 8004f66:	4640      	mov	r0, r8
 8004f68:	47d0      	blx	sl
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	d0ad      	beq.n	8004eca <_printf_i+0x15a>
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	079b      	lsls	r3, r3, #30
 8004f72:	d413      	bmi.n	8004f9c <_printf_i+0x22c>
 8004f74:	68e0      	ldr	r0, [r4, #12]
 8004f76:	9b03      	ldr	r3, [sp, #12]
 8004f78:	4298      	cmp	r0, r3
 8004f7a:	bfb8      	it	lt
 8004f7c:	4618      	movlt	r0, r3
 8004f7e:	e7a6      	b.n	8004ece <_printf_i+0x15e>
 8004f80:	2301      	movs	r3, #1
 8004f82:	4632      	mov	r2, r6
 8004f84:	4649      	mov	r1, r9
 8004f86:	4640      	mov	r0, r8
 8004f88:	47d0      	blx	sl
 8004f8a:	3001      	adds	r0, #1
 8004f8c:	d09d      	beq.n	8004eca <_printf_i+0x15a>
 8004f8e:	3501      	adds	r5, #1
 8004f90:	68e3      	ldr	r3, [r4, #12]
 8004f92:	9903      	ldr	r1, [sp, #12]
 8004f94:	1a5b      	subs	r3, r3, r1
 8004f96:	42ab      	cmp	r3, r5
 8004f98:	dcf2      	bgt.n	8004f80 <_printf_i+0x210>
 8004f9a:	e7eb      	b.n	8004f74 <_printf_i+0x204>
 8004f9c:	2500      	movs	r5, #0
 8004f9e:	f104 0619 	add.w	r6, r4, #25
 8004fa2:	e7f5      	b.n	8004f90 <_printf_i+0x220>
 8004fa4:	080051e1 	.word	0x080051e1
 8004fa8:	080051f2 	.word	0x080051f2

08004fac <__malloc_lock>:
 8004fac:	4801      	ldr	r0, [pc, #4]	@ (8004fb4 <__malloc_lock+0x8>)
 8004fae:	f7ff bc67 	b.w	8004880 <__retarget_lock_acquire_recursive>
 8004fb2:	bf00      	nop
 8004fb4:	200011ac 	.word	0x200011ac

08004fb8 <__malloc_unlock>:
 8004fb8:	4801      	ldr	r0, [pc, #4]	@ (8004fc0 <__malloc_unlock+0x8>)
 8004fba:	f7ff bc62 	b.w	8004882 <__retarget_lock_release_recursive>
 8004fbe:	bf00      	nop
 8004fc0:	200011ac 	.word	0x200011ac

08004fc4 <_realloc_r>:
 8004fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc8:	4607      	mov	r7, r0
 8004fca:	4614      	mov	r4, r2
 8004fcc:	460d      	mov	r5, r1
 8004fce:	b921      	cbnz	r1, 8004fda <_realloc_r+0x16>
 8004fd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	f7ff bddd 	b.w	8004b94 <_malloc_r>
 8004fda:	b92a      	cbnz	r2, 8004fe8 <_realloc_r+0x24>
 8004fdc:	f000 f84a 	bl	8005074 <_free_r>
 8004fe0:	4625      	mov	r5, r4
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fe8:	f000 f88e 	bl	8005108 <_malloc_usable_size_r>
 8004fec:	4284      	cmp	r4, r0
 8004fee:	4606      	mov	r6, r0
 8004ff0:	d802      	bhi.n	8004ff8 <_realloc_r+0x34>
 8004ff2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ff6:	d8f4      	bhi.n	8004fe2 <_realloc_r+0x1e>
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	4638      	mov	r0, r7
 8004ffc:	f7ff fdca 	bl	8004b94 <_malloc_r>
 8005000:	4680      	mov	r8, r0
 8005002:	b908      	cbnz	r0, 8005008 <_realloc_r+0x44>
 8005004:	4645      	mov	r5, r8
 8005006:	e7ec      	b.n	8004fe2 <_realloc_r+0x1e>
 8005008:	42b4      	cmp	r4, r6
 800500a:	4622      	mov	r2, r4
 800500c:	4629      	mov	r1, r5
 800500e:	bf28      	it	cs
 8005010:	4632      	movcs	r2, r6
 8005012:	f7ff fc37 	bl	8004884 <memcpy>
 8005016:	4629      	mov	r1, r5
 8005018:	4638      	mov	r0, r7
 800501a:	f000 f82b 	bl	8005074 <_free_r>
 800501e:	e7f1      	b.n	8005004 <_realloc_r+0x40>

08005020 <memmove>:
 8005020:	4288      	cmp	r0, r1
 8005022:	b510      	push	{r4, lr}
 8005024:	eb01 0402 	add.w	r4, r1, r2
 8005028:	d902      	bls.n	8005030 <memmove+0x10>
 800502a:	4284      	cmp	r4, r0
 800502c:	4623      	mov	r3, r4
 800502e:	d807      	bhi.n	8005040 <memmove+0x20>
 8005030:	1e43      	subs	r3, r0, #1
 8005032:	42a1      	cmp	r1, r4
 8005034:	d008      	beq.n	8005048 <memmove+0x28>
 8005036:	f811 2b01 	ldrb.w	r2, [r1], #1
 800503a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800503e:	e7f8      	b.n	8005032 <memmove+0x12>
 8005040:	4402      	add	r2, r0
 8005042:	4601      	mov	r1, r0
 8005044:	428a      	cmp	r2, r1
 8005046:	d100      	bne.n	800504a <memmove+0x2a>
 8005048:	bd10      	pop	{r4, pc}
 800504a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800504e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005052:	e7f7      	b.n	8005044 <memmove+0x24>

08005054 <_sbrk_r>:
 8005054:	b538      	push	{r3, r4, r5, lr}
 8005056:	4d06      	ldr	r5, [pc, #24]	@ (8005070 <_sbrk_r+0x1c>)
 8005058:	2300      	movs	r3, #0
 800505a:	4604      	mov	r4, r0
 800505c:	4608      	mov	r0, r1
 800505e:	602b      	str	r3, [r5, #0]
 8005060:	f7fb fd34 	bl	8000acc <_sbrk>
 8005064:	1c43      	adds	r3, r0, #1
 8005066:	d102      	bne.n	800506e <_sbrk_r+0x1a>
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	b103      	cbz	r3, 800506e <_sbrk_r+0x1a>
 800506c:	6023      	str	r3, [r4, #0]
 800506e:	bd38      	pop	{r3, r4, r5, pc}
 8005070:	200011b8 	.word	0x200011b8

08005074 <_free_r>:
 8005074:	b538      	push	{r3, r4, r5, lr}
 8005076:	4605      	mov	r5, r0
 8005078:	2900      	cmp	r1, #0
 800507a:	d041      	beq.n	8005100 <_free_r+0x8c>
 800507c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005080:	1f0c      	subs	r4, r1, #4
 8005082:	2b00      	cmp	r3, #0
 8005084:	bfb8      	it	lt
 8005086:	18e4      	addlt	r4, r4, r3
 8005088:	f7ff ff90 	bl	8004fac <__malloc_lock>
 800508c:	4a1d      	ldr	r2, [pc, #116]	@ (8005104 <_free_r+0x90>)
 800508e:	6813      	ldr	r3, [r2, #0]
 8005090:	b933      	cbnz	r3, 80050a0 <_free_r+0x2c>
 8005092:	6063      	str	r3, [r4, #4]
 8005094:	6014      	str	r4, [r2, #0]
 8005096:	4628      	mov	r0, r5
 8005098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800509c:	f7ff bf8c 	b.w	8004fb8 <__malloc_unlock>
 80050a0:	42a3      	cmp	r3, r4
 80050a2:	d908      	bls.n	80050b6 <_free_r+0x42>
 80050a4:	6820      	ldr	r0, [r4, #0]
 80050a6:	1821      	adds	r1, r4, r0
 80050a8:	428b      	cmp	r3, r1
 80050aa:	bf01      	itttt	eq
 80050ac:	6819      	ldreq	r1, [r3, #0]
 80050ae:	685b      	ldreq	r3, [r3, #4]
 80050b0:	1809      	addeq	r1, r1, r0
 80050b2:	6021      	streq	r1, [r4, #0]
 80050b4:	e7ed      	b.n	8005092 <_free_r+0x1e>
 80050b6:	461a      	mov	r2, r3
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	b10b      	cbz	r3, 80050c0 <_free_r+0x4c>
 80050bc:	42a3      	cmp	r3, r4
 80050be:	d9fa      	bls.n	80050b6 <_free_r+0x42>
 80050c0:	6811      	ldr	r1, [r2, #0]
 80050c2:	1850      	adds	r0, r2, r1
 80050c4:	42a0      	cmp	r0, r4
 80050c6:	d10b      	bne.n	80050e0 <_free_r+0x6c>
 80050c8:	6820      	ldr	r0, [r4, #0]
 80050ca:	4401      	add	r1, r0
 80050cc:	1850      	adds	r0, r2, r1
 80050ce:	4283      	cmp	r3, r0
 80050d0:	6011      	str	r1, [r2, #0]
 80050d2:	d1e0      	bne.n	8005096 <_free_r+0x22>
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	6053      	str	r3, [r2, #4]
 80050da:	4408      	add	r0, r1
 80050dc:	6010      	str	r0, [r2, #0]
 80050de:	e7da      	b.n	8005096 <_free_r+0x22>
 80050e0:	d902      	bls.n	80050e8 <_free_r+0x74>
 80050e2:	230c      	movs	r3, #12
 80050e4:	602b      	str	r3, [r5, #0]
 80050e6:	e7d6      	b.n	8005096 <_free_r+0x22>
 80050e8:	6820      	ldr	r0, [r4, #0]
 80050ea:	1821      	adds	r1, r4, r0
 80050ec:	428b      	cmp	r3, r1
 80050ee:	bf04      	itt	eq
 80050f0:	6819      	ldreq	r1, [r3, #0]
 80050f2:	685b      	ldreq	r3, [r3, #4]
 80050f4:	6063      	str	r3, [r4, #4]
 80050f6:	bf04      	itt	eq
 80050f8:	1809      	addeq	r1, r1, r0
 80050fa:	6021      	streq	r1, [r4, #0]
 80050fc:	6054      	str	r4, [r2, #4]
 80050fe:	e7ca      	b.n	8005096 <_free_r+0x22>
 8005100:	bd38      	pop	{r3, r4, r5, pc}
 8005102:	bf00      	nop
 8005104:	200011b4 	.word	0x200011b4

08005108 <_malloc_usable_size_r>:
 8005108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800510c:	1f18      	subs	r0, r3, #4
 800510e:	2b00      	cmp	r3, #0
 8005110:	bfbc      	itt	lt
 8005112:	580b      	ldrlt	r3, [r1, r0]
 8005114:	18c0      	addlt	r0, r0, r3
 8005116:	4770      	bx	lr

08005118 <_init>:
 8005118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800511a:	bf00      	nop
 800511c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800511e:	bc08      	pop	{r3}
 8005120:	469e      	mov	lr, r3
 8005122:	4770      	bx	lr

08005124 <_fini>:
 8005124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005126:	bf00      	nop
 8005128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800512a:	bc08      	pop	{r3}
 800512c:	469e      	mov	lr, r3
 800512e:	4770      	bx	lr
