$comment
	File created using the following command:
		vcd file DCalles_Lab5_MagnitudeComparator.msim.vcd -direction
$end
$date
	Mon Jul 05 20:13:34 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dcalles_lab5_magnitudecomparator_vhd_vec_tst $end
$var wire 1 ! led [2] $end
$var wire 1 " led [1] $end
$var wire 1 # led [0] $end
$var wire 1 $ sw [7] $end
$var wire 1 % sw [6] $end
$var wire 1 & sw [5] $end
$var wire 1 ' sw [4] $end
$var wire 1 ( sw [3] $end
$var wire 1 ) sw [2] $end
$var wire 1 * sw [1] $end
$var wire 1 + sw [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_sw [7] $end
$var wire 1 6 ww_sw [6] $end
$var wire 1 7 ww_sw [5] $end
$var wire 1 8 ww_sw [4] $end
$var wire 1 9 ww_sw [3] $end
$var wire 1 : ww_sw [2] $end
$var wire 1 ; ww_sw [1] $end
$var wire 1 < ww_sw [0] $end
$var wire 1 = ww_led [2] $end
$var wire 1 > ww_led [1] $end
$var wire 1 ? ww_led [0] $end
$var wire 1 @ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 A \sw[0]~input_o\ $end
$var wire 1 B \sw[7]~input_o\ $end
$var wire 1 C \sw[3]~input_o\ $end
$var wire 1 D \sw[2]~input_o\ $end
$var wire 1 E \sw[6]~input_o\ $end
$var wire 1 F \Comparator1|BigA~0_combout\ $end
$var wire 1 G \sw[1]~input_o\ $end
$var wire 1 H \Comparator1|BigA~1_combout\ $end
$var wire 1 I \sw[5]~input_o\ $end
$var wire 1 J \sw[4]~input_o\ $end
$var wire 1 K \Comparator1|BigB~combout\ $end
$var wire 1 L \Comparator1|BigA~2_combout\ $end
$var wire 1 M \Comparator1|Equal~combout\ $end
$var wire 1 N \Comparator1|ALT_INV_BigA~1_combout\ $end
$var wire 1 O \Comparator1|ALT_INV_BigA~0_combout\ $end
$var wire 1 P \ALT_INV_sw[0]~input_o\ $end
$var wire 1 Q \Comparator1|ALT_INV_Equal~combout\ $end
$var wire 1 R \ALT_INV_sw[4]~input_o\ $end
$var wire 1 S \ALT_INV_sw[1]~input_o\ $end
$var wire 1 T \ALT_INV_sw[5]~input_o\ $end
$var wire 1 U \ALT_INV_sw[2]~input_o\ $end
$var wire 1 V \ALT_INV_sw[3]~input_o\ $end
$var wire 1 W \ALT_INV_sw[6]~input_o\ $end
$var wire 1 X \ALT_INV_sw[7]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1-
x.
1/
10
11
12
13
14
x@
1A
1B
1C
0D
1E
0F
0G
1H
0I
0J
0K
1L
1M
0N
1O
0P
0Q
1R
1S
1T
1U
0V
0W
0X
1$
1%
0&
0'
1(
0)
0*
1+
15
16
07
08
19
0:
0;
1<
0=
1>
0?
0!
1"
0#
$end
#90000
1)
1*
0+
0<
1;
1:
1D
1G
0A
1P
0S
0U
1F
0H
1N
0O
1K
0L
0>
1?
1#
0"
#170000
0)
0$
0%
1&
0(
0:
09
17
06
05
0B
0E
1I
0C
0D
1U
1V
0T
1W
1X
0K
0M
1Q
0?
1=
0#
1!
#260000
1)
1$
1%
0*
1'
0;
1:
18
16
15
1B
1E
1J
1D
0G
1S
0U
0R
0W
0X
0F
1H
1L
1M
0Q
0N
1O
1>
0=
1"
0!
#370000
0)
0$
0%
0'
0&
0:
08
07
06
05
0B
0E
0I
0J
0D
1U
1R
1T
1W
1X
1F
0H
1N
0O
0M
0L
1Q
0>
1=
0"
1!
#1000000
