$date
	Tue Oct 24 14:01:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # a $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
x"
x!
$end
#10
0!
1"
1$
#13
1!
0"
0#
#14
0!
1"
1#
#15
1!
0"
0#
#16
0!
1"
1#
#20
0$
#21
0#
#22
1#
#23
0#
#30
1!
0"
1$
#34
