

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 20:10:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        36|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_dim2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim2"   --->   Operation 8 'read' 'in_dim2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_dim1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim1"   --->   Operation 9 'read' 'in_dim1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.88ns)   --->   "%sub = add i6 %in_dim1_read, i6 63"   --->   Operation 10 'add' 'sub' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_cast1 = zext i6 %sub"   --->   Operation 11 'zext' 'sub_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%sub4 = add i6 %in_dim2_read, i6 63"   --->   Operation 12 'add' 'sub4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %sub4" [../src/hls/cnn.cpp:80]   --->   Operation 13 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln80 = br void" [../src/hls/cnn.cpp:80]   --->   Operation 14 'br' 'br_ln80' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph29, i16 %i_1, void %._crit_edge.loopexit"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln80 = icmp_ult  i16 %i, i16 %sub_cast1" [../src/hls/cnn.cpp:80]   --->   Operation 16 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %._crit_edge30.loopexit, void %.split9" [../src/hls/cnn.cpp:80]   --->   Operation 17 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/hls/cnn.cpp:80]   --->   Operation 18 'specloopname' 'specloopname_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %i, i32 1, i32 5" [../src/hls/cnn.cpp:80]   --->   Operation 19 'partselect' 'tmp' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %tmp" [../src/hls/cnn.cpp:102]   --->   Operation 20 'zext' 'zext_ln102' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%mul_ln102 = mul i10 %zext_ln102, i10 29" [../src/hls/cnn.cpp:102]   --->   Operation 21 'mul' 'mul_ln102' <Predicate = (icmp_ln80)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 22 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 0.48>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [../src/hls/cnn.cpp:106]   --->   Operation 23 'ret' 'ret_ln106' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i16 0, void %.split9, i16 %ii_1, void"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln83 = icmp_ult  i16 %ii, i16 %zext_ln80" [../src/hls/cnn.cpp:83]   --->   Operation 25 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %._crit_edge.loopexit, void %.split6" [../src/hls/cnn.cpp:83]   --->   Operation 26 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:83]   --->   Operation 27 'specloopname' 'specloopname_ln83' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:83]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i5 %tmp_1" [../src/hls/cnn.cpp:102]   --->   Operation 29 'zext' 'zext_ln102_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.93ns)   --->   "%add_ln102 = add i10 %mul_ln102, i10 %zext_ln102_1" [../src/hls/cnn.cpp:102]   --->   Operation 30 'add' 'add_ln102' <Predicate = (icmp_ln83)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln102, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 31 'bitconcatenate' 'tmp_3_cast' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ii, i32 1, i32 10" [../src/hls/cnn.cpp:95]   --->   Operation 32 'partselect' 'lshr_ln95_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.93ns)   --->   "%add_ln95 = add i10 %mul_ln102, i10 %lshr_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 33 'add' 'add_ln95' <Predicate = (icmp_ln83)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln95, i5 0" [../src/hls/cnn.cpp:86]   --->   Operation 34 'bitconcatenate' 'tmp_5_cast' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln86 = br void" [../src/hls/cnn.cpp:86]   --->   Operation 35 'br' 'br_ln86' <Predicate = (icmp_ln83)> <Delay = 0.48>
ST_3 : Operation 36 [1/1] (1.01ns)   --->   "%i_1 = add i16 %i, i16 2" [../src/hls/cnn.cpp:80]   --->   Operation 36 'add' 'i_1' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.split6, i6 %add_ln86, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 38 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln86 = add i6 %iii, i6 1" [../src/hls/cnn.cpp:86]   --->   Operation 39 'add' 'add_ln86' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln86 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:86]   --->   Operation 41 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split4, void" [../src/hls/cnn.cpp:86]   --->   Operation 43 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i6 %iii" [../src/hls/cnn.cpp:95]   --->   Operation 44 'zext' 'zext_ln95' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln95_1 = add i15 %tmp_5_cast, i15 %zext_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 45 'add' 'add_ln95_1' <Predicate = (!icmp_ln86)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i15 %add_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 46 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%convolution_output_V_0_0_addr = getelementptr i21 %convolution_output_V_0_0, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 47 'getelementptr' 'convolution_output_V_0_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.00ns)   --->   "%add_ln102_1 = add i15 %tmp_3_cast, i15 %zext_ln95" [../src/hls/cnn.cpp:102]   --->   Operation 48 'add' 'add_ln102_1' <Predicate = (!icmp_ln86)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [2/2] (1.35ns)   --->   "%convolution_output_V_0_0_load = load i15 %convolution_output_V_0_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 49 'load' 'convolution_output_V_0_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%convolution_output_V_0_1_addr = getelementptr i21 %convolution_output_V_0_1, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 50 'getelementptr' 'convolution_output_V_0_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%convolution_output_V_1_0_addr = getelementptr i21 %convolution_output_V_1_0, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 51 'getelementptr' 'convolution_output_V_1_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%convolution_output_V_1_1_addr = getelementptr i21 %convolution_output_V_1_1, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 52 'getelementptr' 'convolution_output_V_1_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (1.35ns)   --->   "%convolution_output_V_0_0_load = load i15 %convolution_output_V_0_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 53 'load' 'convolution_output_V_0_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i21 %convolution_output_V_0_0_load"   --->   Operation 54 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.94ns)   --->   "%icmp_ln1494 = icmp_sgt  i21 %convolution_output_V_0_0_load, i21 0"   --->   Operation 55 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.43ns)   --->   "%select_ln96 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0" [../src/hls/cnn.cpp:96]   --->   Operation 56 'select' 'select_ln96' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [2/2] (1.35ns)   --->   "%convolution_output_V_0_1_load = load i15 %convolution_output_V_0_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 57 'load' 'convolution_output_V_0_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 58 [2/2] (1.35ns)   --->   "%convolution_output_V_1_0_load = load i15 %convolution_output_V_1_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 58 'load' 'convolution_output_V_1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 59 [2/2] (1.35ns)   --->   "%convolution_output_V_1_1_load = load i15 %convolution_output_V_1_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 59 'load' 'convolution_output_V_1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i15 %add_ln102_1" [../src/hls/cnn.cpp:102]   --->   Operation 60 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln102_2" [../src/hls/cnn.cpp:102]   --->   Operation 61 'getelementptr' 'max_pooling_output_V_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:86]   --->   Operation 62 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i20 %select_ln96" [../src/hls/cnn.cpp:95]   --->   Operation 63 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 64 [1/2] (1.35ns)   --->   "%convolution_output_V_0_1_load = load i15 %convolution_output_V_0_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 64 'load' 'convolution_output_V_0_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 65 [1/1] (0.94ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i21 %convolution_output_V_0_1_load, i21 %zext_ln95_1"   --->   Operation 65 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.43ns)   --->   "%select_ln96_1 = select i1 %icmp_ln1494_1, i21 %convolution_output_V_0_1_load, i21 %zext_ln95_1" [../src/hls/cnn.cpp:96]   --->   Operation 66 'select' 'select_ln96_1' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/2] (1.35ns)   --->   "%convolution_output_V_1_0_load = load i15 %convolution_output_V_1_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 67 'load' 'convolution_output_V_1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 68 [1/1] (0.94ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i21 %convolution_output_V_1_0_load, i21 %select_ln96_1"   --->   Operation 68 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.43ns)   --->   "%select_ln96_2 = select i1 %icmp_ln1494_2, i21 %convolution_output_V_1_0_load, i21 %select_ln96_1" [../src/hls/cnn.cpp:96]   --->   Operation 69 'select' 'select_ln96_2' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (1.35ns)   --->   "%convolution_output_V_1_1_load = load i15 %convolution_output_V_1_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 70 'load' 'convolution_output_V_1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 71 [1/1] (0.94ns)   --->   "%icmp_ln1494_3 = icmp_sgt  i21 %convolution_output_V_1_1_load, i21 %select_ln96_2"   --->   Operation 71 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.43ns)   --->   "%select_ln96_3 = select i1 %icmp_ln1494_3, i21 %convolution_output_V_1_1_load, i21 %select_ln96_2" [../src/hls/cnn.cpp:96]   --->   Operation 72 'select' 'select_ln96_3' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln102 = store i21 %select_ln96_3, i15 %max_pooling_output_V_addr" [../src/hls/cnn.cpp:102]   --->   Operation 73 'store' 'store_ln102' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.01>
ST_7 : Operation 75 [1/1] (1.01ns)   --->   "%ii_1 = add i16 %ii, i16 2" [../src/hls/cnn.cpp:83]   --->   Operation 75 'add' 'ii_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_dim1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_dim2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convolution_output_V_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ convolution_output_V_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ convolution_output_V_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ convolution_output_V_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pooling_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_dim2_read                  (read             ) [ 00000000]
in_dim1_read                  (read             ) [ 00000000]
sub                           (add              ) [ 00000000]
sub_cast1                     (zext             ) [ 00111111]
sub4                          (add              ) [ 00000000]
zext_ln80                     (zext             ) [ 00111111]
br_ln80                       (br               ) [ 01111111]
i                             (phi              ) [ 00111111]
icmp_ln80                     (icmp             ) [ 00111111]
br_ln80                       (br               ) [ 00000000]
specloopname_ln80             (specloopname     ) [ 00000000]
tmp                           (partselect       ) [ 00000000]
zext_ln102                    (zext             ) [ 00000000]
mul_ln102                     (mul              ) [ 00011111]
br_ln83                       (br               ) [ 00111111]
ret_ln106                     (ret              ) [ 00000000]
ii                            (phi              ) [ 00011111]
icmp_ln83                     (icmp             ) [ 00111111]
br_ln83                       (br               ) [ 00000000]
specloopname_ln83             (specloopname     ) [ 00000000]
tmp_1                         (partselect       ) [ 00000000]
zext_ln102_1                  (zext             ) [ 00000000]
add_ln102                     (add              ) [ 00000000]
tmp_3_cast                    (bitconcatenate   ) [ 00001110]
lshr_ln95_1                   (partselect       ) [ 00000000]
add_ln95                      (add              ) [ 00000000]
tmp_5_cast                    (bitconcatenate   ) [ 00001110]
br_ln86                       (br               ) [ 00111111]
i_1                           (add              ) [ 01111111]
br_ln0                        (br               ) [ 01111111]
iii                           (phi              ) [ 00001000]
add_ln86                      (add              ) [ 00111111]
specpipeline_ln0              (specpipeline     ) [ 00000000]
icmp_ln86                     (icmp             ) [ 00111111]
empty                         (speclooptripcount) [ 00000000]
br_ln86                       (br               ) [ 00000000]
zext_ln95                     (zext             ) [ 00000000]
add_ln95_1                    (add              ) [ 00000000]
zext_ln95_2                   (zext             ) [ 00001100]
convolution_output_V_0_0_addr (getelementptr    ) [ 00001100]
add_ln102_1                   (add              ) [ 00001110]
convolution_output_V_0_1_addr (getelementptr    ) [ 00001010]
convolution_output_V_1_0_addr (getelementptr    ) [ 00001010]
convolution_output_V_1_1_addr (getelementptr    ) [ 00001010]
convolution_output_V_0_0_load (load             ) [ 00000000]
trunc_ln1494                  (trunc            ) [ 00000000]
icmp_ln1494                   (icmp             ) [ 00000000]
select_ln96                   (select           ) [ 00001010]
zext_ln102_2                  (zext             ) [ 00000000]
max_pooling_output_V_addr     (getelementptr    ) [ 00000000]
specloopname_ln86             (specloopname     ) [ 00000000]
zext_ln95_1                   (zext             ) [ 00000000]
convolution_output_V_0_1_load (load             ) [ 00000000]
icmp_ln1494_1                 (icmp             ) [ 00000000]
select_ln96_1                 (select           ) [ 00000000]
convolution_output_V_1_0_load (load             ) [ 00000000]
icmp_ln1494_2                 (icmp             ) [ 00000000]
select_ln96_2                 (select           ) [ 00000000]
convolution_output_V_1_1_load (load             ) [ 00000000]
icmp_ln1494_3                 (icmp             ) [ 00000000]
select_ln96_3                 (select           ) [ 00000000]
store_ln102                   (store            ) [ 00000000]
br_ln0                        (br               ) [ 00111111]
ii_1                          (add              ) [ 00111111]
br_ln0                        (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_dim1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_dim2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convolution_output_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_output_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="convolution_output_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_output_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="convolution_output_V_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_output_V_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="convolution_output_V_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_output_V_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pooling_output_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="in_dim2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in_dim1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="convolution_output_V_0_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="21" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="15" slack="0"/>
<pin id="86" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_0_0_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="15" slack="0"/>
<pin id="91" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_output_V_0_0_load/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="convolution_output_V_0_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="21" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="1"/>
<pin id="99" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_0_1_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="convolution_output_V_1_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="1"/>
<pin id="106" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_1_0_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="convolution_output_V_1_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="21" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="15" slack="1"/>
<pin id="113" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_1_1_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_output_V_0_1_load/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_output_V_1_0_load/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_output_V_1_1_load/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="max_pooling_output_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="21" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="15" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pooling_output_V_addr/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln102_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="0" index="1" bw="21" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="16" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="ii_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="ii_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="16" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="iii_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="iii_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_cast1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_cast1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln80_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln80_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="4" slack="0"/>
<pin id="212" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln102_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mul_ln102_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln83_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="2"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="4" slack="0"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln102_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln102_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_3_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lshr_ln95_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="5" slack="0"/>
<pin id="264" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln95_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln95_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_5_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln86_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln86_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln95_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln95_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="1"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln95_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln102_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="1"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln1494_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="21" slack="0"/>
<pin id="321" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln1494_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="21" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln96_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="20" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln102_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="2"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_2/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln95_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="20" slack="1"/>
<pin id="343" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln1494_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="21" slack="0"/>
<pin id="346" dir="0" index="1" bw="20" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln96_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="21" slack="0"/>
<pin id="353" dir="0" index="2" bw="20" slack="0"/>
<pin id="354" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln1494_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="21" slack="0"/>
<pin id="360" dir="0" index="1" bw="21" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln96_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="21" slack="0"/>
<pin id="367" dir="0" index="2" bw="21" slack="0"/>
<pin id="368" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_2/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln1494_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="21" slack="0"/>
<pin id="374" dir="0" index="1" bw="21" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln96_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="21" slack="0"/>
<pin id="381" dir="0" index="2" bw="21" slack="0"/>
<pin id="382" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_3/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ii_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="2"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/7 "/>
</bind>
</comp>

<comp id="393" class="1005" name="sub_cast1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="zext_ln80_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="2"/>
<pin id="400" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="406" class="1005" name="mul_ln102_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="1"/>
<pin id="408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln83_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_3_cast_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="1"/>
<pin id="418" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_5_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="1"/>
<pin id="423" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln86_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln86_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln95_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln95_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="convolution_output_V_0_0_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="1"/>
<pin id="449" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_0_0_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln102_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="2"/>
<pin id="454" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln102_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="convolution_output_V_0_1_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="15" slack="1"/>
<pin id="459" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_0_1_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="convolution_output_V_1_0_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="1"/>
<pin id="464" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_1_0_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="convolution_output_V_1_1_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="1"/>
<pin id="469" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_1_1_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="select_ln96_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="1"/>
<pin id="474" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="477" class="1005" name="ii_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="95" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="102" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="109" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="76" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="70" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="151" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="151" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="163" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="163" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="163" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="259" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="147" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="175" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="175" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="175" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="318"><net_src comp="300" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="89" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="89" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="319" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="348"><net_src comp="116" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="116" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="341" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="122" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="122" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="350" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="128" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="128" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="364" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="386"><net_src comp="378" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="391"><net_src comp="159" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="188" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="401"><net_src comp="198" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="409"><net_src comp="221" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="415"><net_src comp="227" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="251" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="424"><net_src comp="274" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="429"><net_src comp="282" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="434"><net_src comp="288" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="439"><net_src comp="294" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="309" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="450"><net_src comp="82" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="455"><net_src comp="314" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="460"><net_src comp="95" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="465"><net_src comp="102" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="470"><net_src comp="109" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="475"><net_src comp="329" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="480"><net_src comp="387" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pooling_output_V | {6 }
 - Input state : 
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : in_dim1 | {1 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : in_dim2 | {1 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : convolution_output_V_0_0 | {4 5 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : convolution_output_V_0_1 | {5 6 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : convolution_output_V_1_0 | {5 6 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : convolution_output_V_1_1 | {5 6 }
  - Chain level:
	State 1
		sub_cast1 : 1
		zext_ln80 : 1
	State 2
		icmp_ln80 : 1
		br_ln80 : 2
		tmp : 1
		zext_ln102 : 2
		mul_ln102 : 3
	State 3
		icmp_ln83 : 1
		br_ln83 : 2
		tmp_1 : 1
		zext_ln102_1 : 2
		add_ln102 : 3
		tmp_3_cast : 4
		lshr_ln95_1 : 1
		add_ln95 : 2
		tmp_5_cast : 3
	State 4
		add_ln86 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		zext_ln95 : 1
		add_ln95_1 : 2
		zext_ln95_2 : 3
		convolution_output_V_0_0_addr : 4
		add_ln102_1 : 2
		convolution_output_V_0_0_load : 5
	State 5
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln96 : 2
		convolution_output_V_0_1_load : 1
		convolution_output_V_1_0_load : 1
		convolution_output_V_1_1_load : 1
	State 6
		max_pooling_output_V_addr : 1
		icmp_ln1494_1 : 1
		select_ln96_1 : 2
		icmp_ln1494_2 : 3
		select_ln96_2 : 4
		icmp_ln1494_3 : 5
		select_ln96_3 : 6
		store_ln102 : 7
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        sub_fu_182       |    0    |    0    |    13   |
|          |       sub4_fu_192       |    0    |    0    |    13   |
|          |     add_ln102_fu_246    |    0    |    0    |    17   |
|          |     add_ln95_fu_269     |    0    |    0    |    17   |
|    add   |        i_1_fu_282       |    0    |    0    |    23   |
|          |     add_ln86_fu_288     |    0    |    0    |    13   |
|          |    add_ln95_1_fu_304    |    0    |    0    |    22   |
|          |    add_ln102_1_fu_314   |    0    |    0    |    22   |
|          |       ii_1_fu_387       |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln80_fu_202    |    0    |    0    |    13   |
|          |     icmp_ln83_fu_227    |    0    |    0    |    13   |
|          |     icmp_ln86_fu_294    |    0    |    0    |    10   |
|   icmp   |    icmp_ln1494_fu_323   |    0    |    0    |    15   |
|          |   icmp_ln1494_1_fu_344  |    0    |    0    |    15   |
|          |   icmp_ln1494_2_fu_358  |    0    |    0    |    15   |
|          |   icmp_ln1494_3_fu_372  |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln96_fu_329   |    0    |    0    |    20   |
|  select  |   select_ln96_1_fu_350  |    0    |    0    |    21   |
|          |   select_ln96_2_fu_364  |    0    |    0    |    21   |
|          |   select_ln96_3_fu_378  |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln102_fu_221    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   read   | in_dim2_read_read_fu_70 |    0    |    0    |    0    |
|          | in_dim1_read_read_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sub_cast1_fu_188    |    0    |    0    |    0    |
|          |     zext_ln80_fu_198    |    0    |    0    |    0    |
|          |    zext_ln102_fu_217    |    0    |    0    |    0    |
|   zext   |   zext_ln102_1_fu_242   |    0    |    0    |    0    |
|          |     zext_ln95_fu_300    |    0    |    0    |    0    |
|          |    zext_ln95_2_fu_309   |    0    |    0    |    0    |
|          |   zext_ln102_2_fu_337   |    0    |    0    |    0    |
|          |    zext_ln95_1_fu_341   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_207       |    0    |    0    |    0    |
|partselect|       tmp_1_fu_232      |    0    |    0    |    0    |
|          |    lshr_ln95_1_fu_259   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_cast_fu_251    |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_274    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1494_fu_319   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   365   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln102_1_reg_452         |   15   |
|           add_ln86_reg_431          |    6   |
|convolution_output_V_0_0_addr_reg_447|   15   |
|convolution_output_V_0_1_addr_reg_457|   15   |
|convolution_output_V_1_0_addr_reg_462|   15   |
|convolution_output_V_1_1_addr_reg_467|   15   |
|             i_1_reg_426             |   16   |
|              i_reg_147              |   16   |
|          icmp_ln83_reg_412          |    1   |
|          icmp_ln86_reg_436          |    1   |
|             ii_1_reg_477            |   16   |
|              ii_reg_159             |   16   |
|             iii_reg_171             |    6   |
|          mul_ln102_reg_406          |   10   |
|         select_ln96_reg_472         |   20   |
|          sub_cast1_reg_393          |   16   |
|          tmp_3_cast_reg_416         |   15   |
|          tmp_5_cast_reg_421         |   15   |
|          zext_ln80_reg_398          |   16   |
|         zext_ln95_2_reg_440         |   64   |
+-------------------------------------+--------+
|                Total                |   309  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  15  |   30   ||    9    |
|     i_reg_147     |  p0  |   2  |  16  |   32   ||    9    |
|     ii_reg_159    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  2.934  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   365  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   309  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   309  |   419  |
+-----------+--------+--------+--------+--------+
