/*
 * Instance header file for ATSAMA7D65D2G
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version None */
#ifndef _SAMA7D6_GMAC1_INSTANCE_
#define _SAMA7D6_GMAC1_INSTANCE_


/* ========== Instance Parameter definitions for GMAC1 peripheral ========== */
#define GMAC1_CLOCK_ID                           (47)       
#define GMAC1_INSTANCE_ID                        (47)       /* Gigabit Ethernet MAC + TSN support */
#define GMAC1_INSTANCE_ID_EMAC                   (156)      /* GMAC1: Express MAC */
#define GMAC1_INSTANCE_ID_MMSL                   (157)      /* GMAC1: MAC Merge Sublayer */
#define GMAC1_INSTANCE_ID_Q1                     (151)      /* GMAC1 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1 */
#define GMAC1_INSTANCE_ID_Q2                     (152)      /* GMAC1 Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2 */
#define GMAC1_INSTANCE_ID_Q3                     (153)      /* GMAC1 Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3 */
#define GMAC1_INSTANCE_ID_Q4                     (154)      /* GMAC1 Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4 */
#define GMAC1_INSTANCE_ID_Q5                     (155)      /* GMAC1 Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5 */
#define GMAC1_INSTANCE_ID_TSU                    (50)       /* Gigabit Ethernet MAC - Timestamp Unit Generic Clock - No Interrupt */

#endif /* _SAMA7D6_GMAC1_INSTANCE_ */
