Protel Design System Design Rule Check
PCB File : E:\NEW_DATA\Project\Solder_Station_8786D_V2\[PCB]_Main.PcbDoc
Date     : 5/3/2023
Time     : 11:32:59 AM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (204.145mm,-64.346mm) on Top Overlay And Pad C13-2(204.145mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (204.145mm,-69.426mm) on Top Overlay And Pad C13-1(204.145mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (233.482mm,-64.346mm) on Top Overlay And Pad C17-2(233.482mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (233.482mm,-69.426mm) on Top Overlay And Pad C17-1(233.482mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-25.725mm,-74.125mm) on Top Overlay And Pad C18-1(-25.725mm,-77.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-25.725mm,-74.125mm) on Top Overlay And Pad C18-2(-25.725mm,-70.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-25.725mm,-74.125mm) on Top Overlay And Pad C18-2(-25.725mm,-70.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Arc (252.278mm,-67.013mm) on Top Overlay And Pad C12-2(253.278mm,-67.013mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (295.204mm,-69.426mm) on Top Overlay And Pad C10-1(295.204mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (329.367mm,-64.346mm) on Top Overlay And Pad C9-2(329.367mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (456.24mm,-68.41mm) on Top Overlay And Pad C20-1(456.24mm,-68.41mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (461.32mm,-68.41mm) on Top Overlay And Pad C20-2(461.32mm,-68.41mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (469.829mm,-64.346mm) on Top Overlay And Pad C7-2(469.829mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (469.829mm,-69.426mm) on Top Overlay And Pad C7-1(469.829mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (474.147mm,-64.346mm) on Top Overlay And Pad C15-2(474.147mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (474.147mm,-69.426mm) on Top Overlay And Pad C15-1(474.147mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (479.735mm,-64.346mm) on Top Overlay And Pad C6-2(479.735mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (479.735mm,-69.426mm) on Top Overlay And Pad C6-1(479.735mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (5.898mm,-85.682mm) on Top Overlay And Pad C23-2(5.898mm,-85.682mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (5.898mm,-90.762mm) on Top Overlay And Pad C23-1(5.898mm,-90.762mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (512.501mm,-69.426mm) on Top Overlay And Pad C4-1(512.501mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (553.903mm,-64.346mm) on Top Overlay And Pad C19-2(553.903mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-56.002mm,-42.985mm) on Top Overlay And Pad U2-3(-58.745mm,-39.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Arc (-56.713mm,-47.408mm) on Top Overlay And Pad L1-1(-56.713mm,-47.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Arc (-56.713mm,-52.408mm) on Top Overlay And Pad L1-2(-56.713mm,-52.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-56.713mm,-55.158mm) on Top Overlay And Pad L1-1(-56.713mm,-47.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-56.713mm,-55.158mm) on Top Overlay And Pad L1-2(-56.713mm,-52.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-56.713mm,-55.158mm) on Top Overlay And Pad L1-3(-56.713mm,-62.908mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-56.713mm,-55.158mm) on Top Overlay And Pad L1-4(-56.713mm,-57.908mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Arc (-56.713mm,-57.908mm) on Top Overlay And Pad L1-4(-56.713mm,-57.908mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Arc (-56.713mm,-62.908mm) on Top Overlay And Pad L1-3(-56.713mm,-62.908mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (597.337mm,-64.346mm) on Top Overlay And Pad C1-2(597.337mm,-64.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (597.337mm,-69.426mm) on Top Overlay And Pad C1-1(597.337mm,-69.426mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-9.596mm,-53.551mm) on Top Overlay And Pad C5-1(-9.596mm,-57.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-9.596mm,-53.551mm) on Top Overlay And Pad C5-2(-9.596mm,-49.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-9.596mm,-53.551mm) on Top Overlay And Pad C5-2(-9.596mm,-49.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C10-1(295.204mm,-69.426mm) on Multi-Layer And Track (294.188mm,-69.426mm)(294.188mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C10-1(295.204mm,-69.426mm) on Multi-Layer And Track (295.204mm,-68.283mm)(295.204mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C10-1(295.204mm,-69.426mm) on Multi-Layer And Track (296.22mm,-69.426mm)(296.22mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C10-2(295.204mm,-64.346mm) on Multi-Layer And Track (294.188mm,-69.426mm)(294.188mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C10-2(295.204mm,-64.346mm) on Multi-Layer And Track (296.22mm,-69.426mm)(296.22mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C1-1(597.337mm,-69.426mm) on Multi-Layer And Track (596.321mm,-69.426mm)(596.321mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C1-1(597.337mm,-69.426mm) on Multi-Layer And Track (597.337mm,-68.283mm)(597.337mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C1-1(597.337mm,-69.426mm) on Multi-Layer And Track (598.353mm,-69.426mm)(598.353mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C1-2(597.337mm,-64.346mm) on Multi-Layer And Track (596.321mm,-69.426mm)(596.321mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C1-2(597.337mm,-64.346mm) on Multi-Layer And Track (598.353mm,-69.426mm)(598.353mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C13-1(204.145mm,-69.426mm) on Multi-Layer And Track (203.129mm,-69.426mm)(203.129mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C13-1(204.145mm,-69.426mm) on Multi-Layer And Track (204.145mm,-68.283mm)(204.145mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C13-1(204.145mm,-69.426mm) on Multi-Layer And Track (205.161mm,-69.426mm)(205.161mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C13-2(204.145mm,-64.346mm) on Multi-Layer And Track (203.129mm,-69.426mm)(203.129mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C13-2(204.145mm,-64.346mm) on Multi-Layer And Track (205.161mm,-69.426mm)(205.161mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C14-1(118.42mm,-66.124mm) on Top Layer And Track (117.76mm,-65.565mm)(117.76mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C14-1(118.42mm,-66.124mm) on Top Layer And Track (119.08mm,-65.565mm)(119.08mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C14-2(118.42mm,-63.838mm) on Top Layer And Track (117.76mm,-65.565mm)(117.76mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C14-2(118.42mm,-63.838mm) on Top Layer And Track (119.08mm,-65.565mm)(119.08mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C15-1(474.147mm,-69.426mm) on Multi-Layer And Track (473.131mm,-69.426mm)(473.131mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-1(474.147mm,-69.426mm) on Multi-Layer And Track (474.147mm,-68.283mm)(474.147mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C15-1(474.147mm,-69.426mm) on Multi-Layer And Track (475.163mm,-69.426mm)(475.163mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C15-2(474.147mm,-64.346mm) on Multi-Layer And Track (473.131mm,-69.426mm)(473.131mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C15-2(474.147mm,-64.346mm) on Multi-Layer And Track (475.163mm,-69.426mm)(475.163mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C16-1(227.894mm,-69.426mm) on Multi-Layer And Track (226.878mm,-69.426mm)(226.878mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C16-1(227.894mm,-69.426mm) on Multi-Layer And Track (227.894mm,-68.283mm)(227.894mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C16-1(227.894mm,-69.426mm) on Multi-Layer And Track (228.91mm,-69.426mm)(228.91mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C16-2(227.894mm,-64.346mm) on Multi-Layer And Track (226.878mm,-69.426mm)(226.878mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C16-2(227.894mm,-64.346mm) on Multi-Layer And Track (228.91mm,-69.426mm)(228.91mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C17-1(233.482mm,-69.426mm) on Multi-Layer And Track (232.466mm,-69.426mm)(232.466mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C17-1(233.482mm,-69.426mm) on Multi-Layer And Track (233.482mm,-68.283mm)(233.482mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C17-1(233.482mm,-69.426mm) on Multi-Layer And Track (234.498mm,-69.426mm)(234.498mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C17-2(233.482mm,-64.346mm) on Multi-Layer And Track (232.466mm,-69.426mm)(232.466mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C17-2(233.482mm,-64.346mm) on Multi-Layer And Track (234.498mm,-69.426mm)(234.498mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-1(553.903mm,-69.426mm) on Multi-Layer And Track (552.887mm,-69.426mm)(552.887mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C19-1(553.903mm,-69.426mm) on Multi-Layer And Track (553.903mm,-68.283mm)(553.903mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C19-1(553.903mm,-69.426mm) on Multi-Layer And Track (554.919mm,-69.426mm)(554.919mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C19-2(553.903mm,-64.346mm) on Multi-Layer And Track (552.887mm,-69.426mm)(552.887mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C19-2(553.903mm,-64.346mm) on Multi-Layer And Track (554.919mm,-69.426mm)(554.919mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C20-1(456.24mm,-68.41mm) on Multi-Layer And Track (456.24mm,-67.394mm)(461.32mm,-67.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(456.24mm,-68.41mm) on Multi-Layer And Track (456.24mm,-69.426mm)(461.32mm,-69.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C20-1(456.24mm,-68.41mm) on Multi-Layer And Track (457.383mm,-68.41mm)(458.145mm,-68.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C20-2(461.32mm,-68.41mm) on Multi-Layer And Track (456.24mm,-67.394mm)(461.32mm,-67.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C20-2(461.32mm,-68.41mm) on Multi-Layer And Track (456.24mm,-69.426mm)(461.32mm,-69.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C21-1(89.972mm,-63.965mm) on Top Layer And Track (90.531mm,-63.305mm)(91.674mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C21-1(89.972mm,-63.965mm) on Top Layer And Track (90.531mm,-64.625mm)(91.674mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C21-2(92.258mm,-63.965mm) on Top Layer And Track (90.531mm,-63.305mm)(91.674mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C21-2(92.258mm,-63.965mm) on Top Layer And Track (90.531mm,-64.625mm)(91.674mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C23-1(5.898mm,-90.762mm) on Multi-Layer And Track (4.882mm,-90.762mm)(4.882mm,-85.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C23-1(5.898mm,-90.762mm) on Multi-Layer And Track (5.898mm,-89.619mm)(5.898mm,-88.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C23-1(5.898mm,-90.762mm) on Multi-Layer And Track (6.914mm,-90.762mm)(6.914mm,-85.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C23-2(5.898mm,-85.682mm) on Multi-Layer And Track (4.882mm,-90.762mm)(4.882mm,-85.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C23-2(5.898mm,-85.682mm) on Multi-Layer And Track (6.914mm,-90.762mm)(6.914mm,-85.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C4-1(512.501mm,-69.426mm) on Multi-Layer And Track (511.485mm,-69.426mm)(511.485mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-1(512.501mm,-69.426mm) on Multi-Layer And Track (512.501mm,-68.283mm)(512.501mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C4-1(512.501mm,-69.426mm) on Multi-Layer And Track (513.517mm,-69.426mm)(513.517mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C4-2(512.501mm,-64.346mm) on Multi-Layer And Track (511.485mm,-69.426mm)(511.485mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C4-2(512.501mm,-64.346mm) on Multi-Layer And Track (513.517mm,-69.426mm)(513.517mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C5-1(-9.596mm,-57.901mm) on Top Layer And Track (-13.398mm,-59.401mm)(-10.866mm,-59.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C5-1(-9.596mm,-57.901mm) on Top Layer And Track (-8.326mm,-59.401mm)(-5.794mm,-59.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C5-2(-9.596mm,-49.201mm) on Top Layer And Track (-14.746mm,-47.701mm)(-10.866mm,-47.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C5-2(-9.596mm,-49.201mm) on Top Layer And Track (-8.326mm,-47.701mm)(-4.446mm,-47.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C6-1(479.735mm,-69.426mm) on Multi-Layer And Track (478.719mm,-69.426mm)(478.719mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C6-1(479.735mm,-69.426mm) on Multi-Layer And Track (479.735mm,-68.283mm)(479.735mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C6-1(479.735mm,-69.426mm) on Multi-Layer And Track (480.751mm,-69.426mm)(480.751mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C6-2(479.735mm,-64.346mm) on Multi-Layer And Track (478.719mm,-69.426mm)(478.719mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C6-2(479.735mm,-64.346mm) on Multi-Layer And Track (480.751mm,-69.426mm)(480.751mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C7-2(469.829mm,-64.346mm) on Multi-Layer And Track (468.813mm,-69.426mm)(468.813mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C7-2(469.829mm,-64.346mm) on Multi-Layer And Track (470.845mm,-69.426mm)(470.845mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C8-1(355.91mm,-63.965mm) on Top Layer And Track (356.469mm,-63.305mm)(357.612mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C8-1(355.91mm,-63.965mm) on Top Layer And Track (356.469mm,-64.625mm)(357.612mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C8-2(358.196mm,-63.965mm) on Top Layer And Track (356.469mm,-63.305mm)(357.612mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C8-2(358.196mm,-63.965mm) on Top Layer And Track (356.469mm,-64.625mm)(357.612mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-1(329.367mm,-69.426mm) on Multi-Layer And Track (328.351mm,-69.426mm)(328.351mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C9-1(329.367mm,-69.426mm) on Multi-Layer And Track (329.367mm,-68.283mm)(329.367mm,-67.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C9-1(329.367mm,-69.426mm) on Multi-Layer And Track (330.383mm,-69.426mm)(330.383mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C9-2(329.367mm,-64.346mm) on Multi-Layer And Track (328.351mm,-69.426mm)(328.351mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C9-2(329.367mm,-64.346mm) on Multi-Layer And Track (330.383mm,-69.426mm)(330.383mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D2-1(550.855mm,-64.346mm) on Top Layer And Track (551.49mm,-65.362mm)(551.49mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D2-2(547.807mm,-64.346mm) on Top Layer And Track (547.172mm,-65.362mm)(547.172mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad D3-1(438.841mm,-64.346mm) on Top Layer And Text "U1" (439.501mm,-64.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D3-1(438.841mm,-64.346mm) on Top Layer And Track (439.476mm,-65.362mm)(439.476mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D3-2(435.793mm,-64.346mm) on Top Layer And Track (435.158mm,-65.362mm)(435.158mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D6-1(281.488mm,-64.346mm) on Top Layer And Track (282.123mm,-65.362mm)(282.123mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad D7-2(30.536mm,-64.346mm) on Top Layer And Track (29.901mm,-65.362mm)(29.901mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad L1-3(-56.713mm,-62.908mm) on Multi-Layer And Track (-56.713mm,-62.908mm)(-56.713mm,-57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad L1-3(-56.713mm,-62.908mm) on Multi-Layer And Track (-56.713mm,-62.908mm)(-56.713mm,-57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-1(-38.565mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-10(-49.995mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-11(-51.265mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-15(-56.565mm,-71.808mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-16(-56.565mm,-73.078mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-17(-56.565mm,-74.348mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-18(-56.565mm,-75.618mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-19(-56.565mm,-76.888mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-2(-39.835mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-20(-56.565mm,-78.158mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-21(-56.565mm,-79.428mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-22(-56.565mm,-80.698mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-23(-56.565mm,-81.968mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-24(-56.565mm,-83.238mm) on Top Layer And Track (-56.599mm,-86.542mm)(-56.599mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-25(-55.075mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-26(-53.805mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-27(-52.535mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-28(-51.265mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-3(-41.105mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-31(-47.455mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-32(-46.185mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-33(-44.915mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-34(-43.645mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-35(-42.375mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-36(-41.105mm,-86.542mm) on Top Layer And Track (-56.599mm,-86.542mm)(-31.072mm,-86.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-6(-44.915mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-7(-46.185mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-8(-47.455mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M3-9(-48.725mm,-68.508mm) on Top Layer And Track (-56.599mm,-68.508mm)(-31.072mm,-68.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-3(399.913mm,-66.181mm) on Top Layer And Track (400.263mm,-65.356mm)(400.263mm,-63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad Q2-1(-20.645mm,-41.945mm) on Top Layer And Track (-20.264mm,-42.326mm)(-20.264mm,-39.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Q2-1(-20.645mm,-41.945mm) on Top Layer And Track (-21.026mm,-42.326mm)(-20.264mm,-42.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Q2-1(-20.645mm,-41.945mm) on Top Layer And Track (-21.026mm,-42.326mm)(-21.026mm,-39.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-15.819mm,-34.071mm)(-15.819mm,-33.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-16.454mm,-32.801mm)(-15.819mm,-33.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-20.264mm,-32.801mm)(-16.454mm,-32.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-20.899mm,-33.436mm)(-20.264mm,-32.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-20.899mm,-34.071mm)(-20.899mm,-33.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-2(-18.359mm,-34.706mm) on Top Layer And Track (-21.661mm,-34.071mm)(-15.057mm,-34.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad Q2-3(-16.073mm,-41.945mm) on Top Layer And Track (-15.692mm,-42.326mm)(-15.692mm,-39.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Q2-3(-16.073mm,-41.945mm) on Top Layer And Track (-16.454mm,-42.326mm)(-15.692mm,-42.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Q2-3(-16.073mm,-41.945mm) on Top Layer And Track (-16.454mm,-42.326mm)(-16.454mm,-39.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q3-1(19.299mm,-66.181mm) on Top Layer And Track (18.949mm,-65.356mm)(18.949mm,-63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-1(392.74mm,-66.124mm) on Top Layer And Track (391.978mm,-66.683mm)(391.978mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-1(392.74mm,-66.124mm) on Top Layer And Track (391.978mm,-66.683mm)(393.502mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R10-1(392.74mm,-66.124mm) on Top Layer And Track (392.08mm,-65.565mm)(392.08mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R10-1(392.74mm,-66.124mm) on Top Layer And Track (393.4mm,-65.565mm)(393.4mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-1(392.74mm,-66.124mm) on Top Layer And Track (393.502mm,-66.683mm)(393.502mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(392.74mm,-63.838mm) on Top Layer And Track (391.978mm,-63.279mm)(393.502mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-2(392.74mm,-63.838mm) on Top Layer And Track (391.978mm,-66.683mm)(391.978mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R10-2(392.74mm,-63.838mm) on Top Layer And Track (392.08mm,-65.565mm)(392.08mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R10-2(392.74mm,-63.838mm) on Top Layer And Track (393.4mm,-65.565mm)(393.4mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-2(392.74mm,-63.838mm) on Top Layer And Track (393.502mm,-66.683mm)(393.502mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-1(600.639mm,-63.965mm) on Top Layer And Track (600.08mm,-63.203mm)(603.484mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-1(600.639mm,-63.965mm) on Top Layer And Track (600.08mm,-64.727mm)(600.08mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-1(600.639mm,-63.965mm) on Top Layer And Track (600.08mm,-64.727mm)(603.484mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R1-1(600.639mm,-63.965mm) on Top Layer And Track (601.198mm,-63.305mm)(602.341mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R1-1(600.639mm,-63.965mm) on Top Layer And Track (601.198mm,-64.625mm)(602.341mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-1(387.406mm,-63.965mm) on Top Layer And Track (386.847mm,-63.203mm)(390.251mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-1(387.406mm,-63.965mm) on Top Layer And Track (386.847mm,-64.727mm)(386.847mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-1(387.406mm,-63.965mm) on Top Layer And Track (386.847mm,-64.727mm)(390.251mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R11-1(387.406mm,-63.965mm) on Top Layer And Track (387.965mm,-63.305mm)(389.108mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R11-1(387.406mm,-63.965mm) on Top Layer And Track (387.965mm,-64.625mm)(389.108mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-2(602.925mm,-63.965mm) on Top Layer And Track (600.08mm,-63.203mm)(603.484mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-2(602.925mm,-63.965mm) on Top Layer And Track (600.08mm,-64.727mm)(603.484mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R1-2(602.925mm,-63.965mm) on Top Layer And Track (601.198mm,-63.305mm)(602.341mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R1-2(602.925mm,-63.965mm) on Top Layer And Track (601.198mm,-64.625mm)(602.341mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(602.925mm,-63.965mm) on Top Layer And Track (603.484mm,-64.727mm)(603.484mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R12-1(350.449mm,-66.124mm) on Top Layer And Track (349.687mm,-66.683mm)(349.687mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-1(350.449mm,-66.124mm) on Top Layer And Track (349.687mm,-66.683mm)(351.211mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R12-1(350.449mm,-66.124mm) on Top Layer And Track (349.789mm,-65.565mm)(349.789mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R12-1(350.449mm,-66.124mm) on Top Layer And Track (351.109mm,-65.565mm)(351.109mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R12-1(350.449mm,-66.124mm) on Top Layer And Track (351.211mm,-66.683mm)(351.211mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(350.449mm,-63.838mm) on Top Layer And Track (349.687mm,-63.279mm)(351.211mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R12-2(350.449mm,-63.838mm) on Top Layer And Track (349.687mm,-66.683mm)(349.687mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R12-2(350.449mm,-63.838mm) on Top Layer And Track (349.789mm,-65.565mm)(349.789mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R12-2(350.449mm,-63.838mm) on Top Layer And Track (351.109mm,-65.565mm)(351.109mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R12-2(350.449mm,-63.838mm) on Top Layer And Track (351.211mm,-66.683mm)(351.211mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-1(344.861mm,-66.124mm) on Top Layer And Track (344.099mm,-66.683mm)(344.099mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-1(344.861mm,-66.124mm) on Top Layer And Track (344.099mm,-66.683mm)(345.623mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R13-1(344.861mm,-66.124mm) on Top Layer And Track (344.201mm,-65.565mm)(344.201mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R13-1(344.861mm,-66.124mm) on Top Layer And Track (345.521mm,-65.565mm)(345.521mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-1(344.861mm,-66.124mm) on Top Layer And Track (345.623mm,-66.683mm)(345.623mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(344.861mm,-63.838mm) on Top Layer And Track (344.099mm,-63.279mm)(345.623mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-2(344.861mm,-63.838mm) on Top Layer And Track (344.099mm,-66.683mm)(344.099mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R13-2(344.861mm,-63.838mm) on Top Layer And Track (344.201mm,-65.565mm)(344.201mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R13-2(344.861mm,-63.838mm) on Top Layer And Track (345.521mm,-65.565mm)(345.521mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-2(344.861mm,-63.838mm) on Top Layer And Track (345.623mm,-66.683mm)(345.623mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R14-1(-6.802mm,-38.819mm) on Multi-Layer And Track (-11.882mm,-37.549mm)(-1.722mm,-37.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R14-2(-6.802mm,-13.419mm) on Multi-Layer And Track (-11.882mm,-14.689mm)(-1.722mm,-14.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-1(300.538mm,-66.124mm) on Top Layer And Track (299.776mm,-66.683mm)(301.3mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R15-1(300.538mm,-66.124mm) on Top Layer And Track (299.878mm,-65.565mm)(299.878mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R15-1(300.538mm,-66.124mm) on Top Layer And Track (301.198mm,-65.565mm)(301.198mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-1(300.538mm,-66.124mm) on Top Layer And Track (301.3mm,-66.683mm)(301.3mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(306.126mm,-63.838mm) on Top Layer And Track (305.364mm,-63.279mm)(306.888mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R16-2(306.126mm,-63.838mm) on Top Layer And Track (305.364mm,-66.683mm)(305.364mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R16-2(306.126mm,-63.838mm) on Top Layer And Track (305.466mm,-65.565mm)(305.466mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R16-2(306.126mm,-63.838mm) on Top Layer And Track (306.786mm,-65.565mm)(306.786mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R16-2(306.126mm,-63.838mm) on Top Layer And Track (306.888mm,-66.683mm)(306.888mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R18-1(256.977mm,-66.124mm) on Top Layer And Track (256.215mm,-66.683mm)(256.215mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-1(256.977mm,-66.124mm) on Top Layer And Track (256.215mm,-66.683mm)(257.739mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R18-1(256.977mm,-66.124mm) on Top Layer And Track (256.317mm,-65.565mm)(256.317mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R18-1(256.977mm,-66.124mm) on Top Layer And Track (257.637mm,-65.565mm)(257.637mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R18-1(256.977mm,-66.124mm) on Top Layer And Track (257.739mm,-66.683mm)(257.739mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(256.977mm,-63.838mm) on Top Layer And Track (256.215mm,-63.279mm)(257.739mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R18-2(256.977mm,-63.838mm) on Top Layer And Track (256.215mm,-66.683mm)(256.215mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R18-2(256.977mm,-63.838mm) on Top Layer And Track (256.317mm,-65.565mm)(256.317mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R18-2(256.977mm,-63.838mm) on Top Layer And Track (257.637mm,-65.565mm)(257.637mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R18-2(256.977mm,-63.838mm) on Top Layer And Track (257.739mm,-66.683mm)(257.739mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R19-1(215.194mm,-66.124mm) on Top Layer And Track (214.432mm,-66.683mm)(214.432mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-1(215.194mm,-66.124mm) on Top Layer And Track (214.432mm,-66.683mm)(215.956mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R19-1(215.194mm,-66.124mm) on Top Layer And Track (214.534mm,-65.565mm)(214.534mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R19-1(215.194mm,-66.124mm) on Top Layer And Track (215.854mm,-65.565mm)(215.854mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R19-1(215.194mm,-66.124mm) on Top Layer And Track (215.956mm,-66.683mm)(215.956mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(215.194mm,-63.838mm) on Top Layer And Track (214.432mm,-63.279mm)(215.956mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R19-2(215.194mm,-63.838mm) on Top Layer And Track (214.432mm,-66.683mm)(214.432mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R19-2(215.194mm,-63.838mm) on Top Layer And Track (214.534mm,-65.565mm)(214.534mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R19-2(215.194mm,-63.838mm) on Top Layer And Track (215.854mm,-65.565mm)(215.854mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R19-2(215.194mm,-63.838mm) on Top Layer And Track (215.956mm,-66.683mm)(215.956mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-1(483.545mm,-63.965mm) on Top Layer And Track (482.986mm,-63.203mm)(486.39mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-1(483.545mm,-63.965mm) on Top Layer And Track (482.986mm,-64.727mm)(482.986mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-1(483.545mm,-63.965mm) on Top Layer And Track (482.986mm,-64.727mm)(486.39mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R2-1(483.545mm,-63.965mm) on Top Layer And Track (484.104mm,-63.305mm)(485.247mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R2-1(483.545mm,-63.965mm) on Top Layer And Track (484.104mm,-64.625mm)(485.247mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R23-1(151.44mm,-66.124mm) on Top Layer And Track (150.678mm,-66.683mm)(150.678mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R23-1(151.44mm,-66.124mm) on Top Layer And Track (150.678mm,-66.683mm)(152.202mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R23-1(151.44mm,-66.124mm) on Top Layer And Track (150.78mm,-65.565mm)(150.78mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R23-1(151.44mm,-66.124mm) on Top Layer And Track (152.1mm,-65.565mm)(152.1mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R23-1(151.44mm,-66.124mm) on Top Layer And Track (152.202mm,-66.683mm)(152.202mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R23-2(151.44mm,-63.838mm) on Top Layer And Track (150.678mm,-63.279mm)(152.202mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R23-2(151.44mm,-63.838mm) on Top Layer And Track (150.678mm,-66.683mm)(150.678mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R23-2(151.44mm,-63.838mm) on Top Layer And Track (150.78mm,-65.565mm)(150.78mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R23-2(151.44mm,-63.838mm) on Top Layer And Track (152.1mm,-65.565mm)(152.1mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R23-2(151.44mm,-63.838mm) on Top Layer And Track (152.202mm,-66.683mm)(152.202mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R24-1(139.756mm,-66.124mm) on Top Layer And Track (138.994mm,-66.683mm)(138.994mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R24-1(139.756mm,-66.124mm) on Top Layer And Track (138.994mm,-66.683mm)(140.518mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R24-1(139.756mm,-66.124mm) on Top Layer And Track (139.096mm,-65.565mm)(139.096mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R24-1(139.756mm,-66.124mm) on Top Layer And Track (140.416mm,-65.565mm)(140.416mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R24-1(139.756mm,-66.124mm) on Top Layer And Track (140.518mm,-66.683mm)(140.518mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R24-2(139.756mm,-63.838mm) on Top Layer And Track (138.994mm,-63.279mm)(140.518mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R24-2(139.756mm,-63.838mm) on Top Layer And Track (138.994mm,-66.683mm)(138.994mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R24-2(139.756mm,-63.838mm) on Top Layer And Track (139.096mm,-65.565mm)(139.096mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R24-2(139.756mm,-63.838mm) on Top Layer And Track (140.416mm,-65.565mm)(140.416mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R24-2(139.756mm,-63.838mm) on Top Layer And Track (140.518mm,-66.683mm)(140.518mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R25-2(145.598mm,-63.838mm) on Top Layer And Track (144.836mm,-63.279mm)(146.36mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R25-2(145.598mm,-63.838mm) on Top Layer And Track (144.836mm,-66.683mm)(144.836mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R25-2(145.598mm,-63.838mm) on Top Layer And Track (144.938mm,-65.565mm)(144.938mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R25-2(145.598mm,-63.838mm) on Top Layer And Track (146.258mm,-65.565mm)(146.258mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R25-2(145.598mm,-63.838mm) on Top Layer And Track (146.36mm,-66.683mm)(146.36mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-1(42.22mm,-66.124mm) on Top Layer And Track (41.458mm,-66.683mm)(41.458mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R27-1(42.22mm,-66.124mm) on Top Layer And Track (41.458mm,-66.683mm)(42.982mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R27-1(42.22mm,-66.124mm) on Top Layer And Track (41.56mm,-65.565mm)(41.56mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R27-1(42.22mm,-66.124mm) on Top Layer And Track (42.88mm,-65.565mm)(42.88mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-1(42.22mm,-66.124mm) on Top Layer And Track (42.982mm,-66.683mm)(42.982mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R28-1(36.378mm,-66.124mm) on Top Layer And Track (35.616mm,-66.683mm)(35.616mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R28-1(36.378mm,-66.124mm) on Top Layer And Track (35.616mm,-66.683mm)(37.14mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R28-1(36.378mm,-66.124mm) on Top Layer And Track (35.718mm,-65.565mm)(35.718mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R28-1(36.378mm,-66.124mm) on Top Layer And Track (37.038mm,-65.565mm)(37.038mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R28-1(36.378mm,-66.124mm) on Top Layer And Track (37.14mm,-66.683mm)(37.14mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R28-2(36.378mm,-63.838mm) on Top Layer And Track (35.616mm,-63.279mm)(37.14mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R28-2(36.378mm,-63.838mm) on Top Layer And Track (35.616mm,-66.683mm)(35.616mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R28-2(36.378mm,-63.838mm) on Top Layer And Track (35.718mm,-65.565mm)(35.718mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R28-2(36.378mm,-63.838mm) on Top Layer And Track (37.038mm,-65.565mm)(37.038mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R28-2(36.378mm,-63.838mm) on Top Layer And Track (37.14mm,-66.683mm)(37.14mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R29-1(5.644mm,-66.124mm) on Top Layer And Track (4.882mm,-66.683mm)(4.882mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R29-1(5.644mm,-66.124mm) on Top Layer And Track (4.882mm,-66.683mm)(6.406mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R29-1(5.644mm,-66.124mm) on Top Layer And Track (4.984mm,-65.565mm)(4.984mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R29-1(5.644mm,-66.124mm) on Top Layer And Track (6.304mm,-65.565mm)(6.304mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R29-1(5.644mm,-66.124mm) on Top Layer And Track (6.406mm,-66.683mm)(6.406mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R29-2(5.644mm,-63.838mm) on Top Layer And Track (4.882mm,-63.279mm)(6.406mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R29-2(5.644mm,-63.838mm) on Top Layer And Track (4.882mm,-66.683mm)(4.882mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R29-2(5.644mm,-63.838mm) on Top Layer And Track (4.984mm,-65.565mm)(4.984mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R29-2(5.644mm,-63.838mm) on Top Layer And Track (6.304mm,-65.565mm)(6.304mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R29-2(5.644mm,-63.838mm) on Top Layer And Track (6.406mm,-66.683mm)(6.406mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R30-1(339.019mm,-66.124mm) on Top Layer And Track (338.257mm,-66.683mm)(338.257mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R30-1(339.019mm,-66.124mm) on Top Layer And Track (338.257mm,-66.683mm)(339.781mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R30-1(339.019mm,-66.124mm) on Top Layer And Track (338.359mm,-65.565mm)(338.359mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R30-1(339.019mm,-66.124mm) on Top Layer And Track (339.679mm,-65.565mm)(339.679mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R30-1(339.019mm,-66.124mm) on Top Layer And Track (339.781mm,-66.683mm)(339.781mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R30-2(339.019mm,-63.838mm) on Top Layer And Track (338.257mm,-63.279mm)(339.781mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R30-2(339.019mm,-63.838mm) on Top Layer And Track (338.257mm,-66.683mm)(338.257mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R30-2(339.019mm,-63.838mm) on Top Layer And Track (338.359mm,-65.565mm)(338.359mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R30-2(339.019mm,-63.838mm) on Top Layer And Track (339.679mm,-65.565mm)(339.679mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R30-2(339.019mm,-63.838mm) on Top Layer And Track (339.781mm,-66.683mm)(339.781mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-1(464.495mm,-63.965mm) on Top Layer And Track (463.936mm,-63.203mm)(467.34mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-1(464.495mm,-63.965mm) on Top Layer And Track (463.936mm,-64.727mm)(463.936mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-1(464.495mm,-63.965mm) on Top Layer And Track (463.936mm,-64.727mm)(467.34mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R3-1(464.495mm,-63.965mm) on Top Layer And Track (465.054mm,-63.305mm)(466.197mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R3-1(464.495mm,-63.965mm) on Top Layer And Track (465.054mm,-64.625mm)(466.197mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R31-1(101.148mm,-63.965mm) on Top Layer And Track (100.589mm,-63.203mm)(103.993mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R31-1(101.148mm,-63.965mm) on Top Layer And Track (100.589mm,-64.727mm)(100.589mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R31-1(101.148mm,-63.965mm) on Top Layer And Track (100.589mm,-64.727mm)(103.993mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R31-1(101.148mm,-63.965mm) on Top Layer And Track (101.707mm,-63.305mm)(102.85mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R31-1(101.148mm,-63.965mm) on Top Layer And Track (101.707mm,-64.625mm)(102.85mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R31-2(103.434mm,-63.965mm) on Top Layer And Track (100.589mm,-63.203mm)(103.993mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R31-2(103.434mm,-63.965mm) on Top Layer And Track (100.589mm,-64.727mm)(103.993mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R31-2(103.434mm,-63.965mm) on Top Layer And Track (101.707mm,-63.305mm)(102.85mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R31-2(103.434mm,-63.965mm) on Top Layer And Track (101.707mm,-64.625mm)(102.85mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R31-2(103.434mm,-63.965mm) on Top Layer And Track (103.993mm,-64.727mm)(103.993mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-2(466.781mm,-63.965mm) on Top Layer And Track (463.936mm,-63.203mm)(467.34mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-2(466.781mm,-63.965mm) on Top Layer And Track (463.936mm,-64.727mm)(467.34mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R3-2(466.781mm,-63.965mm) on Top Layer And Track (465.054mm,-63.305mm)(466.197mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R3-2(466.781mm,-63.965mm) on Top Layer And Track (465.054mm,-64.625mm)(466.197mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(466.781mm,-63.965mm) on Top Layer And Track (467.34mm,-64.727mm)(467.34mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R33-2(68.636mm,-63.838mm) on Top Layer And Track (67.874mm,-63.279mm)(69.398mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R33-2(68.636mm,-63.838mm) on Top Layer And Track (67.874mm,-66.683mm)(67.874mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R33-2(68.636mm,-63.838mm) on Top Layer And Track (67.976mm,-65.565mm)(67.976mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R33-2(68.636mm,-63.838mm) on Top Layer And Track (69.296mm,-65.565mm)(69.296mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R33-2(68.636mm,-63.838mm) on Top Layer And Track (69.398mm,-66.683mm)(69.398mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R34-1(106.736mm,-66.124mm) on Top Layer And Track (105.974mm,-66.683mm)(105.974mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R34-1(106.736mm,-66.124mm) on Top Layer And Track (105.974mm,-66.683mm)(107.498mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R34-1(106.736mm,-66.124mm) on Top Layer And Track (106.076mm,-65.565mm)(106.076mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R34-1(106.736mm,-66.124mm) on Top Layer And Track (107.396mm,-65.565mm)(107.396mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R34-1(106.736mm,-66.124mm) on Top Layer And Track (107.498mm,-66.683mm)(107.498mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R34-2(106.736mm,-63.838mm) on Top Layer And Track (105.974mm,-63.279mm)(107.498mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R34-2(106.736mm,-63.838mm) on Top Layer And Track (105.974mm,-66.683mm)(105.974mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R34-2(106.736mm,-63.838mm) on Top Layer And Track (106.076mm,-65.565mm)(106.076mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R34-2(106.736mm,-63.838mm) on Top Layer And Track (107.396mm,-65.565mm)(107.396mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R34-2(106.736mm,-63.838mm) on Top Layer And Track (107.498mm,-66.683mm)(107.498mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R35-1(112.578mm,-66.124mm) on Top Layer And Track (111.816mm,-66.683mm)(111.816mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R35-1(112.578mm,-66.124mm) on Top Layer And Track (111.816mm,-66.683mm)(113.34mm,-66.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R35-1(112.578mm,-66.124mm) on Top Layer And Track (111.918mm,-65.565mm)(111.918mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R35-1(112.578mm,-66.124mm) on Top Layer And Track (113.238mm,-65.565mm)(113.238mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R35-1(112.578mm,-66.124mm) on Top Layer And Track (113.34mm,-66.683mm)(113.34mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R35-2(112.578mm,-63.838mm) on Top Layer And Track (111.816mm,-63.279mm)(113.34mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R35-2(112.578mm,-63.838mm) on Top Layer And Track (111.816mm,-66.683mm)(111.816mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R35-2(112.578mm,-63.838mm) on Top Layer And Track (111.918mm,-65.565mm)(111.918mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R35-2(112.578mm,-63.838mm) on Top Layer And Track (113.238mm,-65.565mm)(113.238mm,-64.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R35-2(112.578mm,-63.838mm) on Top Layer And Track (113.34mm,-66.683mm)(113.34mm,-63.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-2(490.53mm,-63.965mm) on Top Layer And Track (487.685mm,-63.203mm)(491.089mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-2(490.53mm,-63.965mm) on Top Layer And Track (487.685mm,-64.727mm)(491.089mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R4-2(490.53mm,-63.965mm) on Top Layer And Track (488.803mm,-63.305mm)(489.946mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R4-2(490.53mm,-63.965mm) on Top Layer And Track (488.803mm,-64.625mm)(489.946mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(490.53mm,-63.965mm) on Top Layer And Track (491.089mm,-64.727mm)(491.089mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-1(492.943mm,-63.965mm) on Top Layer And Track (492.384mm,-63.203mm)(495.788mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-1(492.943mm,-63.965mm) on Top Layer And Track (492.384mm,-64.727mm)(492.384mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-1(492.943mm,-63.965mm) on Top Layer And Track (492.384mm,-64.727mm)(495.788mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R5-1(492.943mm,-63.965mm) on Top Layer And Track (493.502mm,-63.305mm)(494.645mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R5-1(492.943mm,-63.965mm) on Top Layer And Track (493.502mm,-64.625mm)(494.645mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-2(495.229mm,-63.965mm) on Top Layer And Track (492.384mm,-63.203mm)(495.788mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-2(495.229mm,-63.965mm) on Top Layer And Track (492.384mm,-64.727mm)(495.788mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R5-2(495.229mm,-63.965mm) on Top Layer And Track (493.502mm,-63.305mm)(494.645mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R5-2(495.229mm,-63.965mm) on Top Layer And Track (493.502mm,-64.625mm)(494.645mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(495.229mm,-63.965mm) on Top Layer And Track (495.788mm,-64.727mm)(495.788mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-1(430.967mm,-63.965mm) on Top Layer And Track (430.408mm,-63.203mm)(433.812mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-1(430.967mm,-63.965mm) on Top Layer And Track (430.408mm,-64.727mm)(430.408mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-1(430.967mm,-63.965mm) on Top Layer And Track (430.408mm,-64.727mm)(433.812mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R6-1(430.967mm,-63.965mm) on Top Layer And Track (431.526mm,-63.305mm)(432.669mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R6-1(430.967mm,-63.965mm) on Top Layer And Track (431.526mm,-64.625mm)(432.669mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-2(433.253mm,-63.965mm) on Top Layer And Track (430.408mm,-63.203mm)(433.812mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-2(433.253mm,-63.965mm) on Top Layer And Track (430.408mm,-64.727mm)(433.812mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R6-2(433.253mm,-63.965mm) on Top Layer And Track (431.526mm,-63.305mm)(432.669mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R6-2(433.253mm,-63.965mm) on Top Layer And Track (431.526mm,-64.625mm)(432.669mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(433.253mm,-63.965mm) on Top Layer And Track (433.812mm,-64.727mm)(433.812mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-1(426.141mm,-63.965mm) on Top Layer And Track (425.582mm,-63.203mm)(428.986mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-1(426.141mm,-63.965mm) on Top Layer And Track (425.582mm,-64.727mm)(425.582mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-1(426.141mm,-63.965mm) on Top Layer And Track (425.582mm,-64.727mm)(428.986mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R7-1(426.141mm,-63.965mm) on Top Layer And Track (426.7mm,-63.305mm)(427.843mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R7-1(426.141mm,-63.965mm) on Top Layer And Track (426.7mm,-64.625mm)(427.843mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-2(428.427mm,-63.965mm) on Top Layer And Track (425.582mm,-63.203mm)(428.986mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-2(428.427mm,-63.965mm) on Top Layer And Track (425.582mm,-64.727mm)(428.986mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R7-2(428.427mm,-63.965mm) on Top Layer And Track (426.7mm,-63.305mm)(427.843mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R7-2(428.427mm,-63.965mm) on Top Layer And Track (426.7mm,-64.625mm)(427.843mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(428.427mm,-63.965mm) on Top Layer And Track (428.986mm,-64.727mm)(428.986mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-1(412.552mm,-63.965mm) on Top Layer And Track (411.993mm,-63.203mm)(415.397mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-1(412.552mm,-63.965mm) on Top Layer And Track (411.993mm,-64.727mm)(411.993mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-1(412.552mm,-63.965mm) on Top Layer And Track (411.993mm,-64.727mm)(415.397mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R8-1(412.552mm,-63.965mm) on Top Layer And Track (413.111mm,-63.305mm)(414.254mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R8-1(412.552mm,-63.965mm) on Top Layer And Track (413.111mm,-64.625mm)(414.254mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Text "M1" (415.422mm,-64.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Track (411.993mm,-63.203mm)(415.397mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Track (411.993mm,-64.727mm)(415.397mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Track (413.111mm,-63.305mm)(414.254mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Track (413.111mm,-64.625mm)(414.254mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(414.838mm,-63.965mm) on Top Layer And Track (415.397mm,-64.727mm)(415.397mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-2(384.993mm,-63.965mm) on Top Layer And Track (382.148mm,-63.203mm)(385.552mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-2(384.993mm,-63.965mm) on Top Layer And Track (382.148mm,-64.727mm)(385.552mm,-64.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R9-2(384.993mm,-63.965mm) on Top Layer And Track (383.266mm,-63.305mm)(384.409mm,-63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R9-2(384.993mm,-63.965mm) on Top Layer And Track (383.266mm,-64.625mm)(384.409mm,-64.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(384.993mm,-63.965mm) on Top Layer And Track (385.552mm,-64.727mm)(385.552mm,-63.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-1(-36.012mm,-64.854mm) on Top Layer And Track (-35.631mm,-65.235mm)(-35.631mm,-64.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-1(-36.012mm,-64.854mm) on Top Layer And Track (-38.171mm,-64.473mm)(-35.631mm,-64.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-1(-36.012mm,-64.854mm) on Top Layer And Track (-38.171mm,-65.235mm)(-35.631mm,-65.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-43.886mm,-65.87mm)(-43.886mm,-59.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-44.521mm,-60.028mm)(-43.886mm,-60.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-44.521mm,-65.108mm)(-43.886mm,-65.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-45.156mm,-60.663mm)(-44.521mm,-60.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-45.156mm,-64.473mm)(-44.521mm,-65.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U10-2(-43.251mm,-62.568mm) on Top Layer And Track (-45.156mm,-64.473mm)(-45.156mm,-60.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-3(-36.012mm,-60.282mm) on Top Layer And Track (-35.631mm,-60.663mm)(-35.631mm,-59.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-3(-36.012mm,-60.282mm) on Top Layer And Track (-38.171mm,-59.901mm)(-35.631mm,-59.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U10-3(-36.012mm,-60.282mm) on Top Layer And Track (-38.171mm,-60.663mm)(-35.631mm,-60.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-1(441.731mm,-64.473mm) on Top Layer And Track (442.88mm,-68.918mm)(442.88mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U11-1(283.967mm,-66.181mm) on Top Layer And Track (283.617mm,-65.356mm)(283.617mm,-63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-2(441.731mm,-65.743mm) on Top Layer And Track (442.88mm,-68.918mm)(442.88mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U12-1(-22.55mm,-56.218mm) on Multi-Layer And Track (-23.82mm,-57.488mm)(-18.74mm,-57.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U12-2(-20.01mm,-56.218mm) on Multi-Layer And Track (-23.82mm,-57.488mm)(-18.74mm,-57.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U12-3(-20.01mm,-48.598mm) on Multi-Layer And Track (-23.82mm,-47.328mm)(-18.74mm,-47.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-5(447.381mm,-68.283mm) on Top Layer And Track (446.232mm,-68.918mm)(446.232mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-6(447.381mm,-67.013mm) on Top Layer And Track (446.232mm,-68.918mm)(446.232mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-7(447.381mm,-65.743mm) on Top Layer And Track (446.232mm,-68.918mm)(446.232mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U2-1(-50.325mm,-42.981mm) on Top Layer And Track (-48.306mm,-43.62mm)(-48.306mm,-42.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad U2-1(-50.325mm,-42.981mm) on Top Layer And Track (-52.445mm,-43.62mm)(-48.306mm,-43.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-1(-50.325mm,-42.981mm) on Top Layer And Track (-52.445mm,-43.62mm)(-52.445mm,-42.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-1(-50.325mm,-42.981mm) on Top Layer And Track (-55.045mm,-42.981mm)(-52.445mm,-42.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-2(-50.325mm,-41.281mm) on Top Layer And Track (-55.045mm,-41.281mm)(-52.445mm,-41.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-3(-50.325mm,-39.581mm) on Top Layer And Track (-55.045mm,-39.581mm)(-52.445mm,-39.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-36.181mm)(-52.445mm,-36.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-37.881mm)(-52.445mm,-37.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-39.581mm)(-52.445mm,-39.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-41.281mm)(-52.445mm,-41.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-42.981mm)(-52.445mm,-42.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-55.045mm,-44.051mm)(-55.045mm,-35.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-61.945mm,-35.111mm)(-55.045mm,-35.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-61.945mm,-35.111mm)(-61.945mm,-33.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-61.945mm,-44.051mm)(-55.045mm,-44.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U2-3(-58.745mm,-39.581mm) on Top Layer And Track (-61.945mm,-45.381mm)(-61.945mm,-44.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-4(-50.325mm,-37.881mm) on Top Layer And Track (-55.045mm,-37.881mm)(-52.445mm,-37.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad U2-5(-50.325mm,-36.181mm) on Top Layer And Track (-55.045mm,-36.181mm)(-52.445mm,-36.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-1(374.167mm,-64.473mm) on Top Layer And Track (375.316mm,-68.918mm)(375.316mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-2(374.167mm,-65.743mm) on Top Layer And Track (375.316mm,-68.918mm)(375.316mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-3(374.167mm,-67.013mm) on Top Layer And Track (375.316mm,-68.918mm)(375.316mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U3-4(374.167mm,-68.283mm) on Top Layer And Track (375.316mm,-68.918mm)(375.316mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-7(379.817mm,-65.743mm) on Top Layer And Track (378.668mm,-68.918mm)(378.668mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-8(379.817mm,-64.473mm) on Top Layer And Track (378.668mm,-68.918mm)(378.668mm,-63.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(-22.804mm,-64.727mm) on Top Layer And Track (-22.423mm,-65.108mm)(-22.423mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(-22.804mm,-64.727mm) on Top Layer And Track (-24.963mm,-64.346mm)(-22.423mm,-64.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(-22.804mm,-64.727mm) on Top Layer And Track (-24.963mm,-65.108mm)(-22.423mm,-65.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-30.678mm,-65.743mm)(-30.678mm,-59.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-31.313mm,-59.901mm)(-30.678mm,-59.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-31.313mm,-64.981mm)(-30.678mm,-64.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-31.948mm,-60.536mm)(-31.313mm,-59.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-31.948mm,-64.346mm)(-31.313mm,-64.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U4-2(-30.043mm,-62.441mm) on Top Layer And Track (-31.948mm,-64.346mm)(-31.948mm,-60.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(-22.804mm,-60.155mm) on Top Layer And Track (-22.423mm,-60.536mm)(-22.423mm,-59.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(-22.804mm,-60.155mm) on Top Layer And Track (-24.963mm,-59.774mm)(-22.423mm,-59.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(-22.804mm,-60.155mm) on Top Layer And Track (-24.963mm,-60.536mm)(-22.423mm,-60.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U5-1(-43.378mm,-56.126mm) on Multi-Layer And Track (-44.648mm,-57.396mm)(-39.568mm,-57.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U5-2(-40.838mm,-56.126mm) on Multi-Layer And Track (-44.648mm,-57.396mm)(-39.568mm,-57.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U5-3(-40.838mm,-48.506mm) on Multi-Layer And Track (-44.648mm,-47.236mm)(-39.568mm,-47.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U5-4(-43.378mm,-48.506mm) on Multi-Layer And Track (-44.648mm,-47.236mm)(-39.568mm,-47.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U6-1(199.258mm,-66.181mm) on Top Layer And Track (198.908mm,-65.356mm)(198.908mm,-63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U6-2(201.158mm,-66.181mm) on Top Layer And Track (201.508mm,-65.356mm)(201.508mm,-63.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U7-3(-33.853mm,-48.471mm) on Multi-Layer And Track (-37.663mm,-47.201mm)(-32.583mm,-47.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U7-4(-36.393mm,-48.471mm) on Multi-Layer And Track (-37.663mm,-47.201mm)(-32.583mm,-47.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U8-1(-29.535mm,-56.218mm) on Multi-Layer And Track (-30.805mm,-57.488mm)(-25.725mm,-57.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U8-2(-26.995mm,-56.218mm) on Multi-Layer And Track (-30.805mm,-57.488mm)(-25.725mm,-57.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U8-3(-26.995mm,-48.598mm) on Multi-Layer And Track (-30.805mm,-47.328mm)(-25.725mm,-47.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U8-4(-29.535mm,-48.598mm) on Multi-Layer And Track (-30.805mm,-47.328mm)(-25.725mm,-47.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad U9-1(-43.378mm,-41.994mm) on Top Layer And Track (-42.997mm,-42.375mm)(-42.997mm,-39.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U9-1(-43.378mm,-41.994mm) on Top Layer And Track (-43.759mm,-42.375mm)(-42.997mm,-42.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U9-1(-43.378mm,-41.994mm) on Top Layer And Track (-43.759mm,-42.375mm)(-43.759mm,-39.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-38.552mm,-34.12mm)(-38.552mm,-33.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-39.187mm,-32.85mm)(-38.552mm,-33.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-42.997mm,-32.85mm)(-39.187mm,-32.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-43.632mm,-33.485mm)(-42.997mm,-32.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-43.632mm,-34.12mm)(-43.632mm,-33.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-2(-41.092mm,-34.755mm) on Top Layer And Track (-44.394mm,-34.12mm)(-37.79mm,-34.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad U9-3(-38.806mm,-41.994mm) on Top Layer And Track (-38.425mm,-42.375mm)(-38.425mm,-39.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U9-3(-38.806mm,-41.994mm) on Top Layer And Track (-39.187mm,-42.375mm)(-38.425mm,-42.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U9-3(-38.806mm,-41.994mm) on Top Layer And Track (-39.187mm,-42.375mm)(-39.187mm,-39.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad Z1-1(405.567mm,-64.346mm) on Top Layer And Track (406.202mm,-65.362mm)(406.202mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad Z1-2(402.519mm,-64.346mm) on Top Layer And Track (401.884mm,-65.362mm)(401.884mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad Z2-1(326.319mm,-64.346mm) on Top Layer And Track (326.954mm,-65.362mm)(326.954mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad Z2-2(323.271mm,-64.346mm) on Top Layer And Track (322.636mm,-65.362mm)(322.636mm,-63.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
Rule Violations :489

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (-24.698mm,-22mm) on Top Overlay And Text "Q2" (-21.712mm,-30.998mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (-44.517mm,-21.971mm) on Top Overlay And Text "U9" (-44.445mm,-31.047mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "33uH" (-46.807mm,-55.616mm) on Top Overlay And Track (-44.648mm,-57.396mm)(-44.648mm,-53.586mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C1" (595.026mm,-64.143mm) on Top Overlay And Track (587.05mm,-63.33mm)(594.797mm,-63.33mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C1" (595.026mm,-64.143mm) on Top Overlay And Track (594.797mm,-73.49mm)(594.797mm,-63.33mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "M1" (415.422mm,-64.168mm) on Top Overlay And Track (411.993mm,-63.203mm)(415.397mm,-63.203mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "M1" (415.422mm,-64.168mm) on Top Overlay And Track (415.397mm,-64.727mm)(415.397mm,-63.203mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "U1" (439.501mm,-64.168mm) on Top Overlay And Track (435.158mm,-63.33mm)(439.476mm,-63.33mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.254mm) Between Text "U1" (439.501mm,-64.168mm) on Top Overlay And Track (439.476mm,-65.362mm)(439.476mm,-63.33mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "U4" (-33.243mm,-58.58mm) on Top Overlay And Track (-32.583mm,-57.361mm)(-32.583mm,-47.201mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "U4" (-33.243mm,-58.58mm) on Top Overlay And Track (-37.663mm,-57.361mm)(-32.583mm,-57.361mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00