{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670356809485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670356809486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 17:00:09 2022 " "Processing started: Tue Dec  6 17:00:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670356809486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356809486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356809486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670356809834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670356809835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821922 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula13-arquitetura " "Found design unit 1: Aula13-arquitetura" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula13 " "Found entity 1: Aula13" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821925 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderInstru.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821926 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821927 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821928 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821928 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821929 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821930 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821930 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821931 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_1bit-componente " "Found design unit 1: ULA_1bit-componente" {  } { { "ULA_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorULA-comportamento " "Found design unit 1: somadorULA-comportamento" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821932 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorULA " "Found entity 1: somadorULA" {  } { { "somadorULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-componente " "Found design unit 1: ULAMIPS-componente" {  } { { "ULAMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULAMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821933 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULAMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821933 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821934 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderOpcodeULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderOpcodeULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOpcodeULA-arch_name " "Found design unit 1: decoderOpcodeULA-arch_name" {  } { { "decoderOpcodeULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderOpcodeULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821935 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOpcodeULA " "Found entity 1: decoderOpcodeULA" {  } { { "decoderOpcodeULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderOpcodeULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderFunctULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderFunctULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunctULA-arch_name " "Found design unit 1: decoderFunctULA-arch_name" {  } { { "decoderFunctULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderFunctULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821935 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunctULA " "Found entity 1: decoderFunctULA" {  } { { "decoderFunctULA.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderFunctULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/LUI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821936 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821937 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-comportamento " "Found design unit 1: shiftLeft-comportamento" {  } { { "shiftLeft.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftLeft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821937 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRight-comportamento " "Found design unit 1: shiftRight-comportamento" {  } { { "shiftRight.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftRight.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821938 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftRight.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670356821938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356821938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula13 " "Elaborating entity \"Aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670356822006 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Aula13.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Aula13.vhd(13)" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356822010 "|Aula13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula13.vhd" "PC" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC1 " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC1\"" {  } { { "Aula13.vhd" "incrementaPC1" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somadorGenerico " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somadorGenerico\"" {  } { { "Aula13.vhd" "somadorGenerico" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "Aula13.vhd" "ROM" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822018 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670356822019 "|Aula13|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "Aula13.vhd" "RAM" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCOREG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCOREG\"" {  } { { "Aula13.vhd" "BANCOREG" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "Aula13.vhd" "ULA" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit ULAMIPS:ULA\|ULA_1bit:ULA_0 " "Elaborating entity \"ULA_1bit\" for hierarchy \"ULAMIPS:ULA\|ULA_1bit:ULA_0\"" {  } { { "ULAMIPS.vhd" "ULA_0" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULAMIPS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULAMIPS:ULA\|ULA_1bit:ULA_0\|muxGenerico2x1_1bit:MUX_B " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULAMIPS:ULA\|ULA_1bit:ULA_0\|muxGenerico2x1_1bit:MUX_B\"" {  } { { "ULA_1bit.vhd" "MUX_B" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorULA ULAMIPS:ULA\|ULA_1bit:ULA_0\|somadorULA:Somador " "Elaborating entity \"somadorULA\" for hierarchy \"ULAMIPS:ULA\|ULA_1bit:ULA_0\|somadorULA:Somador\"" {  } { { "ULA_1bit.vhd" "Somador" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ULAMIPS:ULA\|ULA_1bit:ULA_0\|muxGenerico4x1_1bit:Mux_resultado " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ULAMIPS:ULA\|ULA_1bit:ULA_0\|muxGenerico4x1_1bit:Mux_resultado\"" {  } { { "ULA_1bit.vhd" "Mux_resultado" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXNOR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXNOR\"" {  } { { "Aula13.vhd" "MUXNOR" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUXBancoReg " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUXBancoReg\"" {  } { { "Aula13.vhd" "MUXBancoReg" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUXRam " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUXRam\"" {  } { { "Aula13.vhd" "MUXRam" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "Aula13.vhd" "estendeSinal" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 estendeSinalGenerico:estendeSinal\|muxGenerico2x1:MUXpc " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"estendeSinalGenerico:estendeSinal\|muxGenerico2x1:MUXpc\"" {  } { { "estendeSinalGenerico.vhd" "MUXpc" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/estendeSinalGenerico.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:decoderInstru " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:decoderInstru\"" {  } { { "Aula13.vhd" "decoderInstru" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOpcodeULA decoderOpcodeULA:decoderOpcodeULA " "Elaborating entity \"decoderOpcodeULA\" for hierarchy \"decoderOpcodeULA:decoderOpcodeULA\"" {  } { { "Aula13.vhd" "decoderOpcodeULA" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFunctULA decoderFunctULA:decoderFunctULA " "Elaborating entity \"decoderFunctULA\" for hierarchy \"decoderFunctULA:decoderFunctULA\"" {  } { { "Aula13.vhd" "decoderFunctULA" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxDecoder " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxDecoder\"" {  } { { "Aula13.vhd" "muxDecoder" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:LUI\"" {  } { { "Aula13.vhd" "LUI" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:ShiftLeft " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:ShiftLeft\"" {  } { { "Aula13.vhd" "ShiftLeft" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight shiftRight:ShiftRight " "Elaborating entity \"shiftRight\" for hierarchy \"shiftRight:ShiftRight\"" {  } { { "Aula13.vhd" "ShiftRight" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DECHEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DECHEX0\"" {  } { { "Aula13.vhd" "DECHEX0" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356822103 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCOREG\|registrador " "RAM logic \"bancoReg:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/bancoReg.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670356822634 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670356822634 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670356822634 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670356822634 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "59 64 0 1 1 " "59 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 63 " "Addresses ranging from 5 to 63 are not initialized" {  } { { "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/InstruNovas.mif" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/InstruNovas.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1670356822636 ""}  } { { "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/InstruNovas.mif" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/InstruNovas.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1670356822636 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670356822644 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670356822644 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[0\] GND " "Pin \"PontosdeControle\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[1\] GND " "Pin \"PontosdeControle\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[2\] GND " "Pin \"PontosdeControle\[2\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[3\] GND " "Pin \"PontosdeControle\[3\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[4\] GND " "Pin \"PontosdeControle\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[5\] VCC " "Pin \"PontosdeControle\[5\]\" is stuck at VCC" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[6\] GND " "Pin \"PontosdeControle\[6\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[7\] VCC " "Pin \"PontosdeControle\[7\]\" is stuck at VCC" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[8\] VCC " "Pin \"PontosdeControle\[8\]\" is stuck at VCC" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[9\] GND " "Pin \"PontosdeControle\[9\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[10\] GND " "Pin \"PontosdeControle\[10\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[11\] GND " "Pin \"PontosdeControle\[11\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[12\] GND " "Pin \"PontosdeControle\[12\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PontosdeControle\[13\] GND " "Pin \"PontosdeControle\[13\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|PontosdeControle[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[0\] GND " "Pin \"teste_opcode\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[1\] GND " "Pin \"teste_opcode\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[2\] GND " "Pin \"teste_opcode\[2\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[3\] GND " "Pin \"teste_opcode\[3\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[4\] GND " "Pin \"teste_opcode\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste_opcode\[5\] GND " "Pin \"teste_opcode\[5\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670356823584 "|Aula13|teste_opcode[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670356823584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670356823696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "899 " "899 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670356824810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670356825030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670356825030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Aula13.vhd" "" { Text "/home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670356825132 "|Aula13|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670356825132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670356825135 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670356825135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670356825135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670356825135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670356825155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 17:00:25 2022 " "Processing ended: Tue Dec  6 17:00:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670356825155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670356825155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670356825155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670356825155 ""}
