# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:12 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:13:12 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:13:12 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlftw2kgwn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw2kgwn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:16:33 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:16:33 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:16:33 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:34 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:16:34 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:34 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:16:34 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:34 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:16:34 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:34 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:16:34 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:16:35 on Feb 26,2023, Elapsed time: 0:03:23
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:16:35 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlfts2fb0h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts2fb0h
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:17:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:17:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:17:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:17:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:17:28 on Feb 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:28 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:17:28 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:28 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:17:28 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:17:29 on Feb 26,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:17:29 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlftgkkwrd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgkkwrd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:20:07 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:20:08 on Feb 26,2023, Elapsed time: 0:02:39
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:20:08 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlft0v0z3f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0v0z3f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:56 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:21:56 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:56 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:21:56 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:56 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:21:56 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:56 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:21:56 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:57 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:21:57 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:57 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:21:57 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:57 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:21:57 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:21:58 on Feb 26,2023, Elapsed time: 0:01:50
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:21:58 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlft7ssjzk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ssjzk
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:23:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:23:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:23:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:23:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:23:27 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:27 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:23:28 on Feb 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:28 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:23:28 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:23:30 on Feb 26,2023, Elapsed time: 0:01:32
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:23:30 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlftf2bht7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2bht7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
do Mulitiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Five_Bit_Adder.sv 
# -- Compiling module ADD_SUB9
# -- Compiling module full_adder
# 
# Top level modules:
# 	ADD_SUB9
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:08 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:25:08 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4 {C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:09 on Feb 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/lab4" C:/Users/Soumi/Documents/GitHub/ECE385/lab4/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:25:09 on Feb 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:25:10 on Feb 26,2023, Elapsed time: 0:01:40
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:25:10 on Feb 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.control
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Soumi  Hostname: LAPTOP-BC1I6CAC  ProcessID: 33352
#           Attempting to use alternate WLF file "./wlftzbmrqi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzbmrqi
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/control_unit
# ** Warning: (vsim-8315) C:/Users/Soumi/Documents/GitHub/ECE385/lab4/Control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/top/control_unit
# End time: 23:07:06 on Feb 27,2023, Elapsed time: 28:41:56
# Errors: 0, Warnings: 4
