{
  "design": {
    "design_info": {
      "boundary_crc": "0xB9712E75D4A24849",
      "device": "xc7z010clg400-1",
      "name": "I2S_AXI_test",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_vip_0": "",
      "I2S_Core_AXI_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rstn:rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "I2S_AXI_test_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mclk": {
        "direction": "I"
      },
      "bclk_i": {
        "direction": "I"
      },
      "i2s_tx_lrc_i": {
        "direction": "I"
      },
      "i2s_rx_dat": {
        "direction": "I"
      },
      "i2s_rx_lrc_i": {
        "direction": "I"
      },
      "audio_mclk": {
        "direction": "O"
      },
      "bclk_o": {
        "direction": "O"
      },
      "i2s_tx_dat": {
        "direction": "O"
      },
      "i2s_tx_lrc_o": {
        "direction": "O"
      },
      "i2s_rx_lrc_o": {
        "direction": "O"
      },
      "rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "I2S_AXI_test_axi_vip_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "I2S_Core_AXI_0": {
        "vlnv": "xilinx.com:module_ref:I2S_Core_AXI:1.0",
        "xci_name": "I2S_AXI_test_I2S_Core_AXI_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2S_Core_AXI",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI4",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "12",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "I2S_AXI_test_clk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "S_AXI4_AWID",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "S_AXI4_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI4_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI4_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI4_AWREADY",
                "direction": "O"
              },
              "WID": {
                "physical_name": "S_AXI4_WID",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "S_AXI4_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI4_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI4_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI4_WREADY",
                "direction": "O"
              },
              "BID": {
                "physical_name": "S_AXI4_BID",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S_AXI4_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI4_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI4_BREADY",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "S_AXI4_ARID",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S_AXI4_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI4_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI4_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI4_ARREADY",
                "direction": "O"
              },
              "RID": {
                "physical_name": "S_AXI4_RID",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S_AXI4_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI4_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI4_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI4_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI4",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "I2S_AXI_test_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "mclk": {
            "direction": "I"
          },
          "audio_mclk": {
            "direction": "O"
          },
          "bclk_i": {
            "direction": "I"
          },
          "bclk_o": {
            "direction": "O"
          },
          "i2s_tx_dat": {
            "direction": "O"
          },
          "i2s_tx_lrc_i": {
            "direction": "I"
          },
          "i2s_tx_lrc_o": {
            "direction": "O"
          },
          "i2s_rx_dat": {
            "direction": "I"
          },
          "i2s_rx_lrc_i": {
            "direction": "I"
          },
          "i2s_rx_lrc_o": {
            "direction": "O"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "I2S_Core_AXI_0/S_AXI4"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "axi_vip_0/aclk",
          "I2S_Core_AXI_0/clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "I2S_Core_AXI_0/rst"
        ]
      },
      "mclk_1": {
        "ports": [
          "mclk",
          "I2S_Core_AXI_0/mclk"
        ]
      },
      "bclk_i_1": {
        "ports": [
          "bclk_i",
          "I2S_Core_AXI_0/bclk_i"
        ]
      },
      "i2s_tx_lrc_i_1": {
        "ports": [
          "i2s_tx_lrc_i",
          "I2S_Core_AXI_0/i2s_tx_lrc_i"
        ]
      },
      "i2s_rx_dat_1": {
        "ports": [
          "i2s_rx_dat",
          "I2S_Core_AXI_0/i2s_rx_dat"
        ]
      },
      "i2s_rx_lrc_i_1": {
        "ports": [
          "i2s_rx_lrc_i",
          "I2S_Core_AXI_0/i2s_rx_lrc_i"
        ]
      },
      "I2S_Core_AXI_0_audio_mclk": {
        "ports": [
          "I2S_Core_AXI_0/audio_mclk",
          "audio_mclk"
        ]
      },
      "I2S_Core_AXI_0_bclk_o": {
        "ports": [
          "I2S_Core_AXI_0/bclk_o",
          "bclk_o"
        ]
      },
      "I2S_Core_AXI_0_i2s_tx_dat": {
        "ports": [
          "I2S_Core_AXI_0/i2s_tx_dat",
          "i2s_tx_dat"
        ]
      },
      "I2S_Core_AXI_0_i2s_tx_lrc_o": {
        "ports": [
          "I2S_Core_AXI_0/i2s_tx_lrc_o",
          "i2s_tx_lrc_o"
        ]
      },
      "I2S_Core_AXI_0_i2s_rx_lrc_o": {
        "ports": [
          "I2S_Core_AXI_0/i2s_rx_lrc_o",
          "i2s_rx_lrc_o"
        ]
      },
      "rstn_1": {
        "ports": [
          "rstn",
          "axi_vip_0/aresetn"
        ]
      },
      "I2S_Core_AXI_0_interrupt": {
        "ports": [
          "I2S_Core_AXI_0/interrupt",
          "interrupt"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_I2S_Core_AXI_0_reg0": {
                "address_block": "/I2S_Core_AXI_0/S_AXI4/reg0",
                "offset": "0x00000000",
                "range": "128"
              }
            }
          }
        }
      }
    }
  }
}