#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x158c300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x158c490 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x15bc840 .functor NOT 1, L_0x15bcf10, C4<0>, C4<0>, C4<0>;
L_0x15bcca0 .functor XOR 1, L_0x15bcb10, L_0x15bcbd0, C4<0>, C4<0>;
L_0x15bcea0 .functor XOR 1, L_0x15bcca0, L_0x15bcd40, C4<0>, C4<0>;
v0x15bbc10_0 .net *"_ivl_10", 0 0, L_0x15bcd40;  1 drivers
v0x15bbd10_0 .net *"_ivl_12", 0 0, L_0x15bcea0;  1 drivers
v0x15bbdf0_0 .net *"_ivl_2", 0 0, L_0x15bca20;  1 drivers
v0x15bbeb0_0 .net *"_ivl_4", 0 0, L_0x15bcb10;  1 drivers
v0x15bbf90_0 .net *"_ivl_6", 0 0, L_0x15bcbd0;  1 drivers
v0x15bc0c0_0 .net *"_ivl_8", 0 0, L_0x15bcca0;  1 drivers
v0x15bc1a0_0 .var "clk", 0 0;
v0x15bc240_0 .net "in", 0 0, v0x15baa50_0;  1 drivers
v0x15bc370_0 .net "out_dut", 0 0, v0x15bb0c0_0;  1 drivers
v0x15bc4a0_0 .net "out_ref", 0 0, v0x1587400_0;  1 drivers
v0x15bc540_0 .var/2u "stats1", 159 0;
v0x15bc600_0 .var/2u "strobe", 0 0;
v0x15bc6c0_0 .net "tb_match", 0 0, L_0x15bcf10;  1 drivers
v0x15bc780_0 .net "tb_mismatch", 0 0, L_0x15bc840;  1 drivers
L_0x15bca20 .concat [ 1 0 0 0], v0x1587400_0;
L_0x15bcb10 .concat [ 1 0 0 0], v0x1587400_0;
L_0x15bcbd0 .concat [ 1 0 0 0], v0x15bb0c0_0;
L_0x15bcd40 .concat [ 1 0 0 0], v0x1587400_0;
L_0x15bcf10 .cmp/eeq 1, L_0x15bca20, L_0x15bcea0;
S_0x1595b50 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0x158c490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x158a6e0_0 .net "clk", 0 0, v0x15bc1a0_0;  1 drivers
v0x158a780_0 .net "in", 0 0, v0x15baa50_0;  alias, 1 drivers
v0x1587400_0 .var "out", 0 0;
E_0x1594040 .event posedge, v0x158a6e0_0;
S_0x15ba720 .scope module, "stim1" "stimulus_gen" 3 70, 3 20 0, S_0x158c490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0x15ba990_0 .net "clk", 0 0, v0x15bc1a0_0;  alias, 1 drivers
v0x15baa50_0 .var "in", 0 0;
E_0x15941e0/0 .event negedge, v0x158a6e0_0;
E_0x15941e0/1 .event posedge, v0x158a6e0_0;
E_0x15941e0 .event/or E_0x15941e0/0, E_0x15941e0/1;
S_0x15bab10 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x158c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x15bb660_0 .net "clk", 0 0, v0x15bc1a0_0;  alias, 1 drivers
v0x15bb700_0 .net "in", 0 0, v0x15baa50_0;  alias, 1 drivers
v0x15bb7c0_0 .net "out", 0 0, v0x15bb0c0_0;  alias, 1 drivers
v0x15bb8e0_0 .net "xor_out", 0 0, L_0x15bc900;  1 drivers
S_0x15bacf0 .scope module, "flip_flop" "DFF" 4 10, 4 23 0, S_0x15bab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x15baef0_0 .net "clk", 0 0, v0x15bc1a0_0;  alias, 1 drivers
v0x15bb000_0 .net "d", 0 0, L_0x15bc900;  alias, 1 drivers
v0x15bb0c0_0 .var "q", 0 0;
S_0x15bb1e0 .scope module, "xor_gate" "XOR2" 4 16, 4 34 0, S_0x15bab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x15bc900 .functor XOR 1, v0x15baa50_0, v0x15bb0c0_0, C4<0>, C4<0>;
v0x15bb3c0_0 .net "a", 0 0, v0x15baa50_0;  alias, 1 drivers
v0x15bb4d0_0 .net "b", 0 0, v0x15bb0c0_0;  alias, 1 drivers
v0x15bb590_0 .net "y", 0 0, L_0x15bc900;  alias, 1 drivers
S_0x15bba10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0x158c490;
 .timescale -12 -12;
E_0x1594470 .event anyedge, v0x15bc600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15bc600_0;
    %nor/r;
    %assign/vec4 v0x15bc600_0, 0;
    %wait E_0x1594470;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15ba720;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15941e0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x15baa50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1595b50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1587400_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1595b50;
T_3 ;
    %wait E_0x1594040;
    %load/vec4 v0x158a780_0;
    %load/vec4 v0x1587400_0;
    %xor;
    %assign/vec4 v0x1587400_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15bacf0;
T_4 ;
    %wait E_0x1594040;
    %load/vec4 v0x15bb000_0;
    %assign/vec4 v0x15bb0c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x158c490;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bc600_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x158c490;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x15bc1a0_0;
    %inv;
    %store/vec4 v0x15bc1a0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x158c490;
T_7 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15ba990_0, v0x15bc780_0, v0x15bc1a0_0, v0x15bc240_0, v0x15bc4a0_0, v0x15bc370_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x158c490;
T_8 ;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x158c490;
T_9 ;
    %wait E_0x15941e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15bc540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bc540_0, 4, 32;
    %load/vec4 v0x15bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bc540_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15bc540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bc540_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x15bc4a0_0;
    %load/vec4 v0x15bc4a0_0;
    %load/vec4 v0x15bc370_0;
    %xor;
    %load/vec4 v0x15bc4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bc540_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x15bc540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15bc540_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4d/m2014_q4d_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4d/iter0/response49/top_module.sv";
