$comment
	File created using the following command:
		vcd file my_ram32x4.msim.vcd -direction
$end
$date
	Wed May 15 14:09:56 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module my_ram32x4_vlg_vec_tst $end
$var reg 5 ! Address [4:0] $end
$var reg 4 " DataIn [3:0] $end
$var reg 1 # Write $end
$var reg 1 $ clk $end
$var wire 1 % DataOut [3] $end
$var wire 1 & DataOut [2] $end
$var wire 1 ' DataOut [1] $end
$var wire 1 ( DataOut [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 Write~input_o $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 clk~inputCLKENA0_outclk $end
$var wire 1 3 DataIn[0]~input_o $end
$var wire 1 4 Address[0]~input_o $end
$var wire 1 5 Address[1]~input_o $end
$var wire 1 6 Address[2]~input_o $end
$var wire 1 7 Address[3]~input_o $end
$var wire 1 8 Address[4]~input_o $end
$var wire 1 9 DataIn[1]~input_o $end
$var wire 1 : DataIn[2]~input_o $end
$var wire 1 ; DataIn[3]~input_o $end
$var wire 1 < ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 = ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 > ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 ? ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 @ ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 A ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 B ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 C ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 D ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 E ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 F ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 G ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 H ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 I ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 J ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 K ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 L ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 M ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 N ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 O ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 P ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Q ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 R ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 S ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0?
0>
0=
0<
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
$end
#5000
1$
11
12
#10000
0$
01
02
#15000
1$
11
12
#20000
b1000 "
b1010 "
1#
0$
19
1;
10
01
02
#25000
1$
11
12
#25001
1R
1P
1>
1<
1%
1'
#30000
b10 "
b0 "
0#
0$
09
0;
00
01
02
#35000
1$
11
12
#40000
b10000 !
b11000 !
b11100 !
b11110 !
b11111 !
b100 "
b101 "
1#
0$
13
1:
14
15
16
17
18
10
01
02
#45000
1$
11
12
#45001
1S
0R
1Q
0P
1?
0>
1=
0<
0%
1&
0'
1(
#50000
b1111 !
b111 !
b11 !
b1 !
b0 !
b1 "
b0 "
0#
0$
03
0:
04
05
06
07
08
00
01
02
#55000
1$
11
12
#55001
0S
1R
0Q
1P
0?
1>
0=
1<
1%
0&
1'
0(
#60000
b10000 !
b11000 !
b11100 !
b11110 !
b11111 !
0$
14
15
16
17
18
01
02
#65000
1$
11
12
#65001
1S
0R
1Q
0P
1?
0>
1=
0<
0%
1&
0'
1(
#70000
b1111 !
b111 !
b11 !
b1 !
b0 !
0$
04
05
06
07
08
01
02
#75000
1$
11
12
#75001
0S
1R
0Q
1P
0?
1>
0=
1<
1%
0&
1'
0(
#80000
0$
01
02
#85000
