(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (bvuge (bvsrem #x18e7db53  #x40aa71bc ) (bvxnor bv_1 #xfcb8ae1f )) (=> (bvule bv_3 bv_1) (bvugt bv_2 bv_3))))
(assert (not (bvsle (bvmul #x35d6de08  #xa204df0e ) (bvnor #x0b30fdc9  #xced5094e ))))
(assert (or (and (bvsge #x5b3f917e  bv_4) (bvsge bv_3 #x2d0c639a )) (bvule (bvsrem bv_2 #x4c624a59 ) (bvxnor bv_1 #xac9e2210 ))))
(assert (bvuge (bvudiv (bvurem #xb29d59d5  bv_3) (bvsdiv bv_3 #x13e82ce6 )) (bvsub (bvsdiv #xcc0ee277  bv_2) (bvsub #x0fc3f2e7  bv_2))))
(assert (bvuge (bvashr (bvadd #x144cf221  bv_0) (bvsub bv_4 bv_3)) (bvlshr (bvudiv bv_4 bv_1) (bvsdiv bv_0 bv_4))))
(check-sat)
(exit)
