{ "Warning" "WACF_MISSING_TCL_FILE" "ROMP.qip " "Tcl Script File ROMP.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROMP.qip " "set_global_assignment -name QIP_FILE ROMP.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708566225471 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1708566225471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708566225762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226306 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "U:/Project3/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "U:/Project3/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main4statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main4statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main4State_Machine-Behavioral " "Found design unit 1: Main4State_Machine-Behavioral" {  } { { "Main4StateMachine.vhd" "" { Text "U:/Project3/Main4StateMachine.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main4State_Machine " "Found entity 1: Main4State_Machine" {  } { { "Main4StateMachine.vhd" "" { Text "U:/Project3/Main4StateMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226345 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "U:/Project3/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226361 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "U:/Project3/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FSM-Behavioral " "Found design unit 1: LCD_FSM-Behavioral" {  } { { "LCD_FSM.vhd" "" { Text "U:/Project3/LCD_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226376 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FSM " "Found entity 1: LCD_FSM" {  } { { "LCD_FSM.vhd" "" { Text "U:/Project3/LCD_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_user_logic-Behavioral " "Found design unit 1: LCD_user_logic-Behavioral" {  } { { "LCD_user_logic.vhd" "" { Text "U:/Project3/LCD_user_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226386 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_user_logic " "Found entity 1: LCD_user_logic" {  } { { "LCD_user_logic.vhd" "" { Text "U:/Project3/LCD_user_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "univ_bin_counter.vhd " "Can't analyze file -- file univ_bin_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708566226395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbittolcdlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbittolcdlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitToLCDLUT-Behavioral " "Found design unit 1: EightBitToLCDLUT-Behavioral" {  } { { "EightBitToLCDLUT.vhd" "" { Text "U:/Project3/EightBitToLCDLUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226404 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitToLCDLUT " "Found entity 1: EightBitToLCDLUT" {  } { { "EightBitToLCDLUT.vhd" "" { Text "U:/Project3/EightBitToLCDLUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourto7seglut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourto7seglut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourTo7SegLUT-Behavioral " "Found design unit 1: FourTo7SegLUT-Behavioral" {  } { { "FourTo7SegLUT.vhd" "" { Text "U:/Project3/FourTo7SegLUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226413 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourTo7SegLUT " "Found entity 1: FourTo7SegLUT" {  } { { "FourTo7SegLUT.vhd" "" { Text "U:/Project3/FourTo7SegLUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_2.1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_2.1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226429 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDI2C_user_logic-Behavioral " "Found design unit 1: LCDI2C_user_logic-Behavioral" {  } { { "I2C_user_logic.vhd" "" { Text "U:/Project3/I2C_user_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226445 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDI2C_user_logic " "Found entity 1: LCDI2C_user_logic" {  } { { "I2C_user_logic.vhd" "" { Text "U:/Project3/I2C_user_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-Structural " "Found design unit 1: top_level_tb-Structural" {  } { { "simulation/modelsim/top_level_tb.vhd" "" { Text "U:/Project3/simulation/modelsim/top_level_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226463 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "simulation/modelsim/top_level_tb.vhd" "" { Text "U:/Project3/simulation/modelsim/top_level_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pwm-arch " "Found design unit 1: counter_pwm-arch" {  } { { "counter_pwm.vhd" "" { Text "U:/Project3/counter_pwm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226473 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pwm " "Found entity 1: counter_pwm" {  } { { "counter_pwm.vhd" "" { Text "U:/Project3/counter_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226482 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708566226482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708566226556 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 DE2_115.vhd(16) " "VHDL Signal Declaration warning at DE2_115.vhd(16): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226562 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DE2_115.vhd(17) " "VHDL Signal Declaration warning at DE2_115.vhd(17): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226563 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE2_115.vhd(18) " "VHDL Signal Declaration warning at DE2_115.vhd(18): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226563 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DE2_115.vhd(19) " "VHDL Signal Declaration warning at DE2_115.vhd(19): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226563 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115.vhd(25) " "VHDL Signal Declaration warning at DE2_115.vhd(25): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226563 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS DE2_115.vhd(28) " "VHDL Signal Declaration warning at DE2_115.vhd(28): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226563 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115.vhd(30) " "VHDL Signal Declaration warning at DE2_115.vhd(30): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD DE2_115.vhd(33) " "VHDL Signal Declaration warning at DE2_115.vhd(33): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE2_115.vhd(37) " "VHDL Signal Declaration warning at DE2_115.vhd(37): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE2_115.vhd(38) " "VHDL Signal Declaration warning at DE2_115.vhd(38): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_115.vhd(39) " "VHDL Signal Declaration warning at DE2_115.vhd(39): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_115.vhd(40) " "VHDL Signal Declaration warning at DE2_115.vhd(40): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226564 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_115.vhd(41) " "VHDL Signal Declaration warning at DE2_115.vhd(41): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_115.vhd(42) " "VHDL Signal Declaration warning at DE2_115.vhd(42): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE2_115.vhd(43) " "VHDL Signal Declaration warning at DE2_115.vhd(43): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_115.vhd(44) " "VHDL Signal Declaration warning at DE2_115.vhd(44): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_115.vhd(45) " "VHDL Signal Declaration warning at DE2_115.vhd(45): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR DE2_115.vhd(48) " "VHDL Signal Declaration warning at DE2_115.vhd(48): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N DE2_115.vhd(49) " "VHDL Signal Declaration warning at DE2_115.vhd(49): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226565 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N DE2_115.vhd(50) " "VHDL Signal Declaration warning at DE2_115.vhd(50): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N DE2_115.vhd(51) " "VHDL Signal Declaration warning at DE2_115.vhd(51): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N DE2_115.vhd(52) " "VHDL Signal Declaration warning at DE2_115.vhd(52): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N DE2_115.vhd(54) " "VHDL Signal Declaration warning at DE2_115.vhd(54): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR DE2_115.vhd(57) " "VHDL Signal Declaration warning at DE2_115.vhd(57): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N DE2_115.vhd(58) " "VHDL Signal Declaration warning at DE2_115.vhd(58): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE2_115.vhd(59) " "VHDL Signal Declaration warning at DE2_115.vhd(59): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N DE2_115.vhd(60) " "VHDL Signal Declaration warning at DE2_115.vhd(60): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226566 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N DE2_115.vhd(61) " "VHDL Signal Declaration warning at DE2_115.vhd(61): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE2_115.vhd(62) " "VHDL Signal Declaration warning at DE2_115.vhd(62): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR DE2_115.vhd(65) " "VHDL Signal Declaration warning at DE2_115.vhd(65): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N DE2_115.vhd(66) " "VHDL Signal Declaration warning at DE2_115.vhd(66): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N DE2_115.vhd(67) " "VHDL Signal Declaration warning at DE2_115.vhd(67): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WR_N DE2_115.vhd(68) " "VHDL Signal Declaration warning at DE2_115.vhd(68): used implicit default value for signal \"OTG_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N DE2_115.vhd(69) " "VHDL Signal Declaration warning at DE2_115.vhd(69): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_DACK_N DE2_115.vhd(74) " "VHDL Signal Declaration warning at DE2_115.vhd(74): used implicit default value for signal \"OTG_DACK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226567 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhd(76) " "VHDL Signal Declaration warning at DE2_115.vhd(76): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhd(77) " "VHDL Signal Declaration warning at DE2_115.vhd(77): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhd(78) " "VHDL Signal Declaration warning at DE2_115.vhd(78): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115.vhd(79) " "VHDL Signal Declaration warning at DE2_115.vhd(79): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115.vhd(80) " "VHDL Signal Declaration warning at DE2_115.vhd(80): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_115.vhd(89) " "VHDL Signal Declaration warning at DE2_115.vhd(89): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226568 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE2_115.vhd(96) " "VHDL Signal Declaration warning at DE2_115.vhd(96): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226569 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE2_115.vhd(97) " "VHDL Signal Declaration warning at DE2_115.vhd(97): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226569 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE2_115.vhd(98) " "VHDL Signal Declaration warning at DE2_115.vhd(98): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226569 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE2_115.vhd(99) " "VHDL Signal Declaration warning at DE2_115.vhd(99): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226569 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115.vhd(100) " "VHDL Signal Declaration warning at DE2_115.vhd(100): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226569 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE2_115.vhd(101) " "VHDL Signal Declaration warning at DE2_115.vhd(101): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE2_115.vhd(102) " "VHDL Signal Declaration warning at DE2_115.vhd(102): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE2_115.vhd(103) " "VHDL Signal Declaration warning at DE2_115.vhd(103): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CMD DE2_115.vhd(106) " "VHDL Signal Declaration warning at DE2_115.vhd(106): used implicit default value for signal \"ENET_CMD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CS_N DE2_115.vhd(107) " "VHDL Signal Declaration warning at DE2_115.vhd(107): used implicit default value for signal \"ENET_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_WR_N DE2_115.vhd(108) " "VHDL Signal Declaration warning at DE2_115.vhd(108): used implicit default value for signal \"ENET_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226570 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RD_N DE2_115.vhd(109) " "VHDL Signal Declaration warning at DE2_115.vhd(109): used implicit default value for signal \"ENET_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RST_N DE2_115.vhd(110) " "VHDL Signal Declaration warning at DE2_115.vhd(110): used implicit default value for signal \"ENET_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CLK DE2_115.vhd(112) " "VHDL Signal Declaration warning at DE2_115.vhd(112): used implicit default value for signal \"ENET_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115.vhd(117) " "VHDL Signal Declaration warning at DE2_115.vhd(117): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115.vhd(119) " "VHDL Signal Declaration warning at DE2_115.vhd(119): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE2_115.vhd(125) " "VHDL Signal Declaration warning at DE2_115.vhd(125): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226571 "|DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..1\] DE2_115.vhd(26) " "Using initial value X (don't care) for net \"LEDR\[17..1\]\" at DE2_115.vhd(26)" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708566226573 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "U:/Project3/DE2_115.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566226638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kpPulse20ns top_level.vhd(125) " "Verilog HDL or VHDL warning at top_level.vhd(125): object \"kpPulse20ns\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708566226640 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2CandLCDData top_level.vhd(130) " "VHDL Signal Declaration warning at top_level.vhd(130): used implicit default value for signal \"I2CandLCDData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226640 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWMmode top_level.vhd(138) " "VHDL Signal Declaration warning at top_level.vhd(138): used implicit default value for signal \"PWMmode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708566226640 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WSGN_SEARCH_FILE" "adc_i2c_user_logic.vhd 2 1 " "Using design file adc_i2c_user_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_I2C_user_logic-Behavioral " "Found design unit 1: ADC_I2C_user_logic-Behavioral" {  } { { "adc_i2c_user_logic.vhd" "" { Text "U:/Project3/adc_i2c_user_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226801 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_I2C_user_logic " "Found entity 1: ADC_I2C_user_logic" {  } { { "adc_i2c_user_logic.vhd" "" { Text "U:/Project3/adc_i2c_user_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566226801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708566226801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_I2C_user_logic top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC " "Elaborating entity \"ADC_I2C_user_logic\" for hierarchy \"top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\"" {  } { { "top_level.vhd" "INST_ADC_I2C_USRLOGIC" { Text "U:/Project3/top_level.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566226803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\|i2c_master:INST_I2C_master " "Elaborating entity \"i2c_master\" for hierarchy \"top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\|i2c_master:INST_I2C_master\"" {  } { { "adc_i2c_user_logic.vhd" "INST_I2C_master" { Text "U:/Project3/adc_i2c_user_logic.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566226857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDI2C_user_logic top_level:Inst_top_level\|LCDI2C_user_logic:INST_LCD_I2C_UsrLogic " "Elaborating entity \"LCDI2C_user_logic\" for hierarchy \"top_level:Inst_top_level\|LCDI2C_user_logic:INST_LCD_I2C_UsrLogic\"" {  } { { "top_level.vhd" "INST_LCD_I2C_UsrLogic" { Text "U:/Project3/top_level.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566226916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay\"" {  } { { "top_level.vhd" "Inst_clk_Reset_Delay" { Text "U:/Project3/top_level.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566226995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key0 " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key0\"" {  } { { "top_level.vhd" "Inst_Key0" { Text "U:/Project3/top_level.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566227046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:INST_DebouncedKey0 " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:INST_DebouncedKey0\"" {  } { { "top_level.vhd" "INST_DebouncedKey0" { Text "U:/Project3/top_level.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566227096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM top_level:Inst_top_level\|PWM:INST_PWM0 " "Elaborating entity \"PWM\" for hierarchy \"top_level:Inst_top_level\|PWM:INST_PWM0\"" {  } { { "top_level.vhd" "INST_PWM0" { Text "U:/Project3/top_level.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566227147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWMState_Sig PWM.vhd(35) " "VHDL Process Statement warning at PWM.vhd(35): signal \"PWMState_Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708566227148 "|DE2_115|top_level:Inst_top_level|PWM:INST_PWM0"}
{ "Warning" "WSGN_SEARCH_FILE" "clockgeneration.vhd 2 1 " "Using design file clockgeneration.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGeneration-Behavioral " "Found design unit 1: ClockGeneration-Behavioral" {  } { { "clockgeneration.vhd" "" { Text "U:/Project3/clockgeneration.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566227240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGeneration " "Found entity 1: ClockGeneration" {  } { { "clockgeneration.vhd" "" { Text "U:/Project3/clockgeneration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708566227240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708566227240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGeneration top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN " "Elaborating entity \"ClockGeneration\" for hierarchy \"top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\"" {  } { { "top_level.vhd" "INST_CLK_GEN" { Text "U:/Project3/top_level.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566227242 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_enable clockgeneration.vhd(13) " "VHDL Signal Declaration warning at clockgeneration.vhd(13): used explicit default value for signal \"clock_enable\" because signal was never assigned a value" {  } { { "clockgeneration.vhd" "" { Text "U:/Project3/clockgeneration.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1708566227242 "|DE2_115|top_level:Inst_top_level|ClockGeneration:INST_CLK_GEN"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "INST_StateMachine Main2State_Machine " "Node instance \"INST_StateMachine\" instantiates undefined entity \"Main2State_Machine\"" {  } { { "top_level.vhd" "INST_StateMachine" { Text "U:/Project3/top_level.vhd" 339 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708566227292 ""}
