
Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 19:06:03 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.507ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.507ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.416ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.939     R10C23B.Q1 to     R14C25A.A1 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C25A.A1 to   R14C25A.OFX0 NCO1/Sine/SLICE_619
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25B.FXB NCO1/Sine/triglut_1_2_12_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R14C25B.FXB to   R14C25B.OFX1 NCO1/Sine/SLICE_618
ROUTE         1     0.000   R14C25B.OFX1 to    R14C25C.FXB NCO1/Sine/triglut_1_2_12_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C25C.FXB to   R14C25C.OFX1 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX1 to    R14C24A.FXA NCO1/Sine/triglut_1_2_12_0_f5a
FXTOOFX_DE  ---     0.145    R14C24A.FXA to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.507   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.507ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.507ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.416ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.939     R10C23B.Q1 to     R14C25A.A0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C25A.A0 to   R14C25A.OFX0 NCO1/Sine/SLICE_619
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25B.FXB NCO1/Sine/triglut_1_2_12_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R14C25B.FXB to   R14C25B.OFX1 NCO1/Sine/SLICE_618
ROUTE         1     0.000   R14C25B.OFX1 to    R14C25C.FXB NCO1/Sine/triglut_1_2_12_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C25C.FXB to   R14C25C.OFX1 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX1 to    R14C24A.FXA NCO1/Sine/triglut_1_2_12_0_f5a
FXTOOFX_DE  ---     0.145    R14C24A.FXA to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.507   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.498ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.498ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.425ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.930     R10C23B.Q1 to     R14C24A.A0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C24A.A0 to   R14C24A.OFX0 NCO1/Sine/SLICE_623
ROUTE         1     0.000   R14C24A.OFX0 to    R14C24B.FXB NCO1/Sine/triglut_1_2_12_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R14C24B.FXB to   R14C24B.OFX1 NCO1/Sine/SLICE_622
ROUTE         1     0.000   R14C24B.OFX1 to    R14C24C.FXB NCO1/Sine/triglut_1_2_12_1_1_f5b
FXTOOFX_DE  ---     0.145    R14C24C.FXB to   R14C24C.OFX1 NCO1/Sine/SLICE_621
ROUTE         1     0.000   R14C24C.OFX1 to    R14C24A.FXB NCO1/Sine/triglut_1_2_12_1_f5b
FXTOOFX_DE  ---     0.145    R14C24A.FXB to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.498   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.467ns  (21.4% logic, 78.6% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.456ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R14C25C.A0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C25C.A0 to   R14C25C.OFX0 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX0 to    R14C25D.FXB NCO1/Sine/triglut_1_2_12_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C25D.FXB to   R14C25D.OFX1 NCO1/Sine/SLICE_616
ROUTE         1     0.000   R14C25D.OFX1 to    R14C25C.FXA NCO1/Sine/triglut_1_2_12_0_0_f5a
FXTOOFX_DE  ---     0.145    R14C25C.FXA to   R14C25C.OFX1 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX1 to    R14C24A.FXA NCO1/Sine/triglut_1_2_12_0_f5a
FXTOOFX_DE  ---     0.145    R14C24A.FXA to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.467   (21.4% logic, 78.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.467ns  (21.4% logic, 78.6% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.456ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R14C24C.A0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C24C.A0 to   R14C24C.OFX0 NCO1/Sine/SLICE_621
ROUTE         1     0.000   R14C24C.OFX0 to    R14C24D.FXB NCO1/Sine/triglut_1_2_12_1_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C24D.FXB to   R14C24D.OFX1 NCO1/Sine/SLICE_620
ROUTE         1     0.000   R14C24D.OFX1 to    R14C24C.FXA NCO1/Sine/triglut_1_2_12_1_0_f5a
FXTOOFX_DE  ---     0.145    R14C24C.FXA to   R14C24C.OFX1 NCO1/Sine/SLICE_621
ROUTE         1     0.000   R14C24C.OFX1 to    R14C24A.FXB NCO1/Sine/triglut_1_2_12_1_f5b
FXTOOFX_DE  ---     0.145    R14C24A.FXB to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.467   (21.4% logic, 78.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.467ns  (21.4% logic, 78.6% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.456ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R14C24C.A1 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C24C.A1 to   R14C24C.OFX0 NCO1/Sine/SLICE_621
ROUTE         1     0.000   R14C24C.OFX0 to    R14C24D.FXB NCO1/Sine/triglut_1_2_12_1_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C24D.FXB to   R14C24D.OFX1 NCO1/Sine/SLICE_620
ROUTE         1     0.000   R14C24D.OFX1 to    R14C24C.FXA NCO1/Sine/triglut_1_2_12_1_0_f5a
FXTOOFX_DE  ---     0.145    R14C24C.FXA to   R14C24C.OFX1 NCO1/Sine/SLICE_621
ROUTE         1     0.000   R14C24C.OFX1 to    R14C24A.FXB NCO1/Sine/triglut_1_2_12_1_f5b
FXTOOFX_DE  ---     0.145    R14C24A.FXB to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.467   (21.4% logic, 78.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.467ns  (21.4% logic, 78.6% route), 6 logic levels.

 Constraint Details:

      7.467ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.456ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R14C25C.A1 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R14C25C.A1 to   R14C25C.OFX0 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX0 to    R14C25D.FXB NCO1/Sine/triglut_1_2_12_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R14C25D.FXB to   R14C25D.OFX1 NCO1/Sine/SLICE_616
ROUTE         1     0.000   R14C25D.OFX1 to    R14C25C.FXA NCO1/Sine/triglut_1_2_12_0_0_f5a
FXTOOFX_DE  ---     0.145    R14C25C.FXA to   R14C25C.OFX1 NCO1/Sine/SLICE_617
ROUTE         1     0.000   R14C25C.OFX1 to    R14C24A.FXA NCO1/Sine/triglut_1_2_12_0_f5a
FXTOOFX_DE  ---     0.145    R14C24A.FXA to   R14C24A.OFX1 NCO1/Sine/SLICE_623
ROUTE         1     0.972   R14C24A.OFX1 to     R16C24A.D1 NCO1/Sine/mdL0_23_2
CTOOFX_DEL  ---     0.399     R16C24A.D1 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.467   (21.4% logic, 78.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:               7.262ns  (22.0% logic, 78.0% route), 6 logic levels.

 Constraint Details:

      7.262ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_152 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.661ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R15C26A.A0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R15C26A.A0 to   R15C26A.OFX0 NCO1/Sine/SLICE_663
ROUTE         1     0.000   R15C26A.OFX0 to    R15C26B.FXB NCO1/Sine/triglut_1_3_31_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C26B.FXB to   R15C26B.OFX1 NCO1/Sine/SLICE_662
ROUTE         1     0.000   R15C26B.OFX1 to    R15C26C.FXB NCO1/Sine/triglut_1_3_31_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C26C.FXB to   R15C26C.OFX1 NCO1/Sine/SLICE_661
ROUTE         1     0.000   R15C26C.OFX1 to    R15C26A.FXB NCO1/Sine/triglut_1_3_31_1_f5b
FXTOOFX_DE  ---     0.145    R15C26A.FXB to   R15C26A.OFX1 NCO1/Sine/SLICE_663
ROUTE         1     0.767   R15C26A.OFX1 to     R14C26C.C1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399     R14C26C.C1 to   R14C26C.OFX0 NCO1/Sine/SLICE_152
ROUTE         1     0.000   R14C26C.OFX0 to    R14C26C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                    7.262   (22.0% logic, 78.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R14C26C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:               7.262ns  (22.0% logic, 78.0% route), 6 logic levels.

 Constraint Details:

      7.262ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_152 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.661ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.899     R10C23B.Q1 to     R15C26A.A1 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R15C26A.A1 to   R15C26A.OFX0 NCO1/Sine/SLICE_663
ROUTE         1     0.000   R15C26A.OFX0 to    R15C26B.FXB NCO1/Sine/triglut_1_3_31_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C26B.FXB to   R15C26B.OFX1 NCO1/Sine/SLICE_662
ROUTE         1     0.000   R15C26B.OFX1 to    R15C26C.FXB NCO1/Sine/triglut_1_3_31_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C26C.FXB to   R15C26C.OFX1 NCO1/Sine/SLICE_661
ROUTE         1     0.000   R15C26C.OFX1 to    R15C26A.FXB NCO1/Sine/triglut_1_3_31_1_f5b
FXTOOFX_DE  ---     0.145    R15C26A.FXB to   R15C26A.OFX1 NCO1/Sine/SLICE_663
ROUTE         1     0.767   R15C26A.OFX1 to     R14C26C.C1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399     R14C26C.C1 to   R14C26C.OFX0 NCO1/Sine/SLICE_152
ROUTE         1     0.000   R14C26C.OFX0 to    R14C26C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                    7.262   (22.0% logic, 78.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R14C26C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.683ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_39  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_12  (to ipClk_c +)

   Delay:               7.240ns  (22.0% logic, 78.0% route), 6 logic levels.

 Constraint Details:

      7.240ns physical path delay NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 12.683ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_160 to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R10C23B.CLK to     R10C23B.Q1 NCO1/Sine/SLICE_160 (from ipClk_c)
ROUTE       570     4.642     R10C23B.Q1 to     R15C24A.D0 NCO1/Sine/rom_addr_r_6
CTOOFX_DEL  ---     0.399     R15C24A.D0 to   R15C24A.OFX0 NCO1/Sine/SLICE_511
ROUTE         1     0.000   R15C24A.OFX0 to    R15C24B.FXB NCO1/Sine/triglut_1_1_12_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C24B.FXB to   R15C24B.OFX1 NCO1/Sine/SLICE_510
ROUTE         1     0.000   R15C24B.OFX1 to    R15C24C.FXB NCO1/Sine/triglut_1_1_12_1_1_f5b
FXTOOFX_DE  ---     0.145    R15C24C.FXB to   R15C24C.OFX1 NCO1/Sine/SLICE_509
ROUTE         1     0.000   R15C24C.OFX1 to    R15C24A.FXB NCO1/Sine/triglut_1_1_12_1_f5b
FXTOOFX_DE  ---     0.145    R15C24A.FXB to   R15C24A.OFX1 NCO1/Sine/SLICE_511
ROUTE         1     1.002   R15C24A.OFX1 to     R16C24A.A0 NCO1/Sine/mdL0_23_1
CTOOFX_DEL  ---     0.399     R16C24A.A0 to   R16C24A.OFX0 NCO1/Sine/SLICE_225
ROUTE         1     0.000   R16C24A.OFX0 to    R16C24A.DI0 NCO1/Sine/Cosine_12_ffin (to ipClk_c)
                  --------
                    7.240   (22.0% logic, 78.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R10C23B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     1.059       21.PADDI to    R16C24A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  131.857MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  131.857 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 258
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6647 paths, 1 nets, and 5710 connections (96.44% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 19:06:03 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_25  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.275ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay Streamer1/FIFOBLOCK/SLICE_43 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.144ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_43 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16B.CLK to     R14C16B.Q0 Streamer1/FIFOBLOCK/SLICE_43 (from ipClk_c)
ROUTE         3     0.155     R14C16B.Q0 to *R_R13C14.ADA2 Streamer1/FIFOBLOCK/wcount_0 (to ipClk_c)
                  --------
                    0.275   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_24  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_43 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_43 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16B.CLK to     R14C16B.Q1 Streamer1/FIFOBLOCK/SLICE_43 (from ipClk_c)
ROUTE         3     0.156     R14C16B.Q1 to *R_R13C14.ADA3 Streamer1/FIFOBLOCK/wcount_1 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/opRxData[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/opRxStream.Length[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_206 to Packetiser/SLICE_174 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_206 to Packetiser/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R15C7C.CLK to      R15C7C.Q0 Packetiser/UART_Inst/SLICE_206 (from ipClk_c)
ROUTE         5     0.041      R15C7C.Q0 to      R15C7B.M0 Packetiser/UART_RxData[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R15C7C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R15C7B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[9]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_136 to Control/SLICE_267 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_136 to Control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C9B.CLK to      R17C9B.Q1 Control/SLICE_136 (from ipClk_c)
ROUTE         1     0.041      R17C9B.Q1 to      R17C9C.M1 Control/opWrData[9] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R17C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R17C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_208 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C8C.CLK to      R16C8C.Q0 Packetiser/UART_Inst/SLICE_193 (from ipClk_c)
ROUTE         2     0.041      R16C8C.Q0 to      R16C8B.M0 Packetiser/UART_Inst/rxData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R16C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R16C8B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[8]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_136 to Control/SLICE_267 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_136 to Control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R17C9B.CLK to      R17C9B.Q0 Control/SLICE_136 (from ipClk_c)
ROUTE         1     0.041      R17C9B.Q0 to      R17C9C.M0 Control/opWrData[8] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R17C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to     R17C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_15  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.345ns  (34.8% logic, 65.2% route), 1 logic levels.

 Constraint Details:

      0.345ns physical path delay Streamer1/FIFOBLOCK/SLICE_48 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.214ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_48 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C18A.CLK to     R14C18A.Q0 Streamer1/FIFOBLOCK/SLICE_48 (from ipClk_c)
ROUTE         3     0.225     R14C18A.Q0 to *_R13C17.ADA12 Streamer1/FIFOBLOCK/wcount_10 (to ipClk_c)
                  --------
                    0.345   (34.8% logic, 65.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R14C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_19  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.345ns  (34.8% logic, 65.2% route), 1 logic levels.

 Constraint Details:

      0.345ns physical path delay Streamer1/FIFOBLOCK/SLICE_46 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.214ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_46 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17B.CLK to     R14C17B.Q0 Streamer1/FIFOBLOCK/SLICE_46 (from ipClk_c)
ROUTE         3     0.225     R14C17B.Q0 to *R_R13C17.ADA8 Streamer1/FIFOBLOCK/wcount_6 (to ipClk_c)
                  --------
                    0.345   (34.8% logic, 65.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R14C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_15  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.345ns  (34.8% logic, 65.2% route), 1 logic levels.

 Constraint Details:

      0.345ns physical path delay Streamer1/FIFOBLOCK/SLICE_48 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.214ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_48 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C18A.CLK to     R14C18A.Q0 Streamer1/FIFOBLOCK/SLICE_48 (from ipClk_c)
ROUTE         3     0.225     R14C18A.Q0 to *_R13C14.ADA12 Streamer1/FIFOBLOCK/wcount_10 (to ipClk_c)
                  --------
                    0.345   (34.8% logic, 65.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R14C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_12  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.353ns  (34.0% logic, 66.0% route), 1 logic levels.

 Constraint Details:

      0.353ns physical path delay Streamer1/FIFOBLOCK/SLICE_49 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.222ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_49 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C16B.CLK to     R12C16B.Q0 Streamer1/FIFOBLOCK/SLICE_49 (from ipClk_c)
ROUTE         3     0.233     R12C16B.Q0 to *R_R13C14.ADB2 Streamer1/FIFOBLOCK/rcount_0 (to ipClk_c)
                  --------
                    0.353   (34.0% logic, 66.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.300       21.PADDI to    R12C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       258     0.350       21.PADDI to *R_R13C14.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 258
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6647 paths, 1 nets, and 5710 connections (96.44% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

