Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 17 16:00:37 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             100 |           19 |
| Yes          | No                    | Yes                    |             251 |           81 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                             |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG |                                                             | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/E[0]                             | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0] | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]_3[0] | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/q_reg[2]_1[0]                    |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/q_reg[8]_0[0]                    |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/q_reg[2]_2[0]                    |                  |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]_2[0] | reset_IBUF       |               19 |             62 |         3.26 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]_0[0] | reset_IBUF       |               23 |             93 |         4.04 |
|  clk_IBUF_BUFG | U_RV32I_CORE/U_ControlUnit/regFileWe                        |                  |               12 |             96 |         8.00 |
+----------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+


