[1] S. Nussbaum, “AMD “Trinity” APU.” Presented at Hot Chips, August
2012.
[2] P. Dongara, L. Bircher, and J. Darilek, “AMD Richland Client APU.”
Presented at Hot Chips, August 2013.
[3] E. Rotem, A. Naveh, D. Rajwan, A. Ananthakrishnan, and E. Weissmann, “Power-Management Architecture of the Intel Microarchitecture
Code-Named Sandy Bridge,” IEEE Micro, vol. 32, pp. 20–27, March
2012.
[4] E. Rotem, R. Ginosar, C. Weiser, and A. Mendelson, “Energy Aware
Race to Halt: A Down to EARtH Approach for Platform Energy
Management,” Computer Architecture Letters, vol. 13, pp. 25–28, Jan–
June 2012.
[5] E. Rotem, “Intel Architecture, Code Name Skylake Deep Dive: A New
Architecture to Manage Power Performance and Energy Efficiency.”
Presented at Intel Developer Forum, August 2015.
[6] H. Wang, V. Sathish, R. Singh, M. J. Schulte, and N. S. Kim, “Workload and Power Budget Partitioning for Single-chip Heterogeneous
Processors,” in Proc. of the Int’l Conf. on Parallel Architectures and
Compilation Techniques (PACT), 2012.
[7] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M.
Aamodt, and V. J. Reddi, “GPUWattch: Enabling Energy Optimizations
in GPGPUs,” in Proc. of the Int’l Symp. on Computer Architecture
(ISCA), 2013.
[8] I. Paul, W. Huang, M. Arora, and S. Yalamanchili, “Harmonia: Balancing
Compute and Memory Power in High Performance GPU,” in Proc. of
the Int’l Symp. on Computer Architecture (ISCA), 2015.
[9] A. Sethia and S. Mahlke, “Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution,” in Proc. of the Int’l Symp. on Microarchitecture (MICRO), 2014.
[10] J. Guerreiro, A. Ilic, N. Roma, and P. Tomas, “Multi-Kernel Auto-Tuning
on GPUs: Performance and Energy-Aware Optimization,” in Proc. of
the Int’l. Conf. on Parallel, Distributed and Network-Based Processing
(PDP), 2015.
[11] A. McLaughlin, I. Paul, J. L. Greathouse, S. Manne, and S. Yalamanchili, “A Power Characterization and Management of GPU Graph
Traversal,” in Workshop on Architectures and Systems for Big Data
(ASBD), 2014.
[12] T. Chen, A. Rucker, and G. E. Suh, “Execution Time Prediction for
Energy-efficient Hardware Accelerators,” in Proc. of the Int’l Symp. on
Microarchitecture (MICRO), 2015.
[13] Y. Sun, X. Gong, A. K. Ziabari, L. Yu, X. Li, S. Mukherjee, C. McCardwell, A. Villegas, and D. Kaeli, “Hetero-Mark, A Benchmark Suite for
CPU-GPU Collaborative Computing,” in Proc. of the IEEE Int’l Symp.
on Workload Characterization (IISWC), 2016.
[14] O. Kayiran, A. Jog, M. Kandemir, and C. Das, “Neither More Nor Less:
Optimizing Thread-level Parallelism for GPGPUs,” in Proc. of the Int’l
Conf. on Parallel Architectures and Compilation Techniques (PACT),
2013.
[15] M. Lee, S. Song, J. Moon, J. Kim, W. Seo, Y. Cho, and S. Ryu,
“Improving GPGPU Resource Utilization Through Alternative Thread
Block Scheduling,” in Proc. of the Int’l Symp. on High Performance
Computer Architecture (HPCA), 2014.
[16] J. Lee, P. P. Ajgaonkar, and N. S. Kim, “Analyzing Throughput of
GPGPUs Exploiting Within-Die Core-to-Core Frequency Variation,”
in Proc. of the Int’l Symp. on Performance Analysis of Systems and
Software (ISPASS), 2011.
[17] J. L. Greathouse and M. Daga, “Efficient Sparse Matrix-Vector Multiplication on GPUs Using the CSR Storage Format,” in Proc. of the
Conference on High Performance Computing, Networking, Storage and
Analysis (SC), 2014.
[18] S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and
K. Skadron, “Rodinia: A Benchmark Suite for Heterogeneous Computing,” in Proc. of the IEEE Int’l Symp. on Workload Characterization
(IISWC), 2009.
[19] I. Paul, V. Ravi, S. Manne, M. Arora, and S. Yalamanchili, “Coordinated
Energy Management in Heterogeneous Processors,” in Proc. of the Conf.
on High Performance Computing, Networking, Storage and Analysis
(SC), 2013.
[20] M. R. Garey and D. S. Johnson, ““ Strong ” NP-Completeness Results:
Motivation, Examples, and Implications,” Journal of ACM, vol. 25,
pp. 499–508, July 1978.
[21] A. Majumdar, J. L. Setter, J. R. Dobbs, B. M. Hencey, and D. H.
Albonesi, “Energy-Comfort Optimization using Discomfort History and
Probabilistic Occupancy Prediction,” in Proc. of the Int’l. Green Computing Conference (IGCC), 2014.
[22] R. Van Der Linden and A. P. Leemhuis, “The Use of Model Predictive
Control for Asset Production Optimization: Application to a Thin-Rim
Oil Field Case,” in SPE Annual Technical Conference and Exhibition,
Society of Petroleum Engineers, 2010.
[23] T. Le, H. L. Vu, Y. Nazarathy, B. Vo, and S. Hoogendoorn, “LinearQuadratic Model Predictive Control for Urban Traffic Networks,” in
Proc. of the Int’l Symp. on Transportation and Traffic Theory, 2013.
[24] A. Marquez, C. Gomez, P. Deossa, and J. Espinosa, “Infinite Horizon
MPC and Model Reduction Applied to Large Scale Chemical Plant,”
in Proc. of the Robotics Symposium, Latin American and Colombian
Conference on Automatic Control and Industry Applications (LARC),
2011.
[25] J. Löfberg, Minimax Approaches to Robust Model Predictive Control,
vol. 812. Linköping University Electronic Press, 2003.
[26] M. H. Chauhdry and P. B. Luh, “Nested Partitions for Global Optimization in Nonlinear Model Predictive Control,” Control Engineering
Practice, vol. 20, no. 9, pp. 869 – 881, 2012.
[27] Y. Wang and S. Boyd, “Fast Model Predictive Control Using Online
Optimization,” IEEE Trans. on Control Systems Technology, vol. 18,
pp. 267–278, March 2010.
[28] E. Totoni, J. Torrellas, and L. V. Kale, “Using an Adaptive HPC Runtime
System to Reconfigure the Cache Hierarchy,” in Proc. of the Conference
on High Performance Computing, Networking, Storage and Analysis
(SC), 2014.

[29] Y. Zhu and V. J. Reddi, “High-performance and Energy-Efficient Mobile
Web Browsing on Big/Little Systems,” in Proc. of the Int’l Symp. on
High Performance Computer Architecture (HPCA), 2013.
[30] L. Breiman, “Random Forests,” Machine Learning, vol. 45, no. 1, pp. 5–
32, 2001.
[31] “PHORONIX TEST SUITE.” http://www.phoronix-test-suite.com/.
[32] “APP SDK - A Complete Development Platform.” http:
//developer.amd.com/tools-and-sdks/opencl-zone/amd-acceleratedparallel-processing-app-sdk/.
[33] J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang,
N. Anssari, G. D. Liu, and W. W. Hwu, “Parboil: A Revised Benchmark
Suite for Scientific and Commercial Throughput Computing,” Tech. Rep.
IMPACT-12-01, University of Illinois at Urbana-Champaign, March
2012.
[34] A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth,
K. Spafford, V. Tipparaju, and J. S. Vetter, “The Scalable Heterogeneous
Computing (SHOC) Benchmark Suite,” in Proc. of the Workshop on
General-Purpose Computation on Graphics Processing Units (GPGPU),
2010.
[35] W. Feng, H. Lin, T. Scogland, and J. Zhang, “OpenCL and the 13
Dwarfs: A Work in Progress,” in Proc. of the Int’l Conf. on Performance
Engineering (ICPE), 2012.
[36] S. Che, B. M. Beckmann, S. K. Reinhardt, and K. Skadron, “Pannotia:
Understanding Irregular GPGPU Graph Applications,” in Proc. of the
IEEE Int’l Symp. on Workload Characterization (IISWC), 2013.
[37] Advanced Micro Devices, Inc, BIOS and Kernel Developer’s Guide
(BKDG) for AMD Family 15h Models 30h-3Fh Processors, February
2015.
[38] G. Wu, J. L. Greathouse, A. Lyashevsky, N. Jayasena, and D. Chiou,
“GPGPU Performance and Power Estimation Using Machine Learning,”
in Proc. of the Int’l Symp. on High Performance Computer Architecture
(HPCA), 2015.
[39] R. H. Byers, Half-Normal Distribution. John Wiley & Sons, Ltd, 2005.
[40] D. Lo, L. Cheng, R. Govindaraju, L. A. Barroso, and C. Kozyrakis,
“Towards Energy Proportionality for Large-scale Latency-critical Workloads,” in Proc. of the 41st Annual Int’l Symp. on Computer Architecture,
ISCA ’14, pp. 301–312, 2014.
[41] B. Su, J. L. Greathouse, J. Gu, M. Boyer, L. Shen, and Z. Wang,
“Implementing a Leading Loads Performance Predictor on Commodity
Processors,” in Proc. of the USENIX Annual Technical Conf. (USENIX
ATC), 2014.
[42] S. Hong and H. Kim, “An Integrated GPU Power and Performance
Model,” in Proc. of the Int’l Symp. on Computer Architecture (ISCA),
2010.
[43] C. Isci and M. Martonosi, “Runtime Power Monitoring in High-End
Processors: Methodology and Empirical Data,” in Proc. of the Int’l Symp.
on Microarchitecture (MICRO), 2003.
[44] B. C. Lee and D. M. Brooks, “Accurate and Efficient Regression
Modeling for Microarchitectural Performance and Power Prediction,”
in Proc. of the Int’l Symp. on Architectural Support for Programming
Languages and Operating Systems (ASPLOS), 2006.
[45] C. Zhang, A. Ravindran, K. Datta, A. Mukherjee, and B. Joshi, “A
Machine Learning Approach to Modeling Power and Performance of
Chip Multiprocessors,” in Proc. of the Int’l Conf. on Computer Design
(ICCD), 2011.
[46] G. Dhiman and T. S. Rosing, “Dynamic Power Management Using
Machine Learning,” in Proc. of the Int’l Conf. on Computer-Aided
Design (ICCAD), 2006.
[47] M. Curtis-Maury, A. Shah, F. Blagojevic, D. S. Nikolopoulos, B. R.
de Supinski, and M. Schulz, “Prediction Models for Multi-dimensional
Power-Performance Optimization on Many Cores,” in Proc. of the Int’l
Conf. on Parallel Architectures and Compilation Techniques (PACT),
2008.
[48] M. Curtis-Maury, J. Dzierwa, C. D. Antonopoulos, and D. S. Nikolopoulos, “Online Power-performance Adaptation of Multithreaded Programs
Using Hardware Event-based Prediction,” in Proc. of the Int’l Conf. on
Supercomputing (ICS), 2006.
[49] B. Su, J. Gu, L. Shen, W. Huang, J. L. Greathouse, and Z. Wang,
“PPEP: Online Performance, Power, and Energy Prediction Framework
and DVFS Space Exploration,” in Proc. of the Int’l Symp. on Microarchitecture (MICRO), 2014.