<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ciu2-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ciu2-defs.h</h1><a href="cvmx-ciu2-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ciu2-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ciu2.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_CIU2_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_CIU2_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a193c25b2b96525683b064f33a1047dd4" title="cvmx-ciu2-defs.h">CVMX_CIU2_ACK_IOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_ACK_IOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080C0800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a193c25b2b96525683b064f33a1047dd4">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_ACK_IOX_INT(offset) (CVMX_ADD_IO_SEG(0x00010701080C0800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad4e86159f980d6d1f1e63041d8f57751">CVMX_CIU2_ACK_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_ACK_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C0000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad4e86159f980d6d1f1e63041d8f57751">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_ACK_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x00010701000C0000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af0c3ab1a320a27b84db59db9bf71a155">CVMX_CIU2_ACK_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_ACK_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C0200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af0c3ab1a320a27b84db59db9bf71a155">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_ACK_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x00010701000C0200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac920dd6dc830bdb0c0c362cdc1d8b00c">CVMX_CIU2_ACK_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_ACK_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C0400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac920dd6dc830bdb0c0c362cdc1d8b00c">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_ACK_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x00010701000C0400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5f3af1c3a0d412539bd4c3eb285dace2">CVMX_CIU2_EN_IOX_INT_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108097800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5f3af1c3a0d412539bd4c3eb285dace2">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070108097800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a876c001796350ca3adda188d41965af6">CVMX_CIU2_EN_IOX_INT_GPIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_GPIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B7800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a876c001796350ca3adda188d41965af6">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_GPIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B7800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a39667801ad3ebcf70d13760472afae12">CVMX_CIU2_EN_IOX_INT_GPIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_GPIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A7800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a39667801ad3ebcf70d13760472afae12">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_GPIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A7800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2f219b37608b40e8e76ea8ba142a7052">CVMX_CIU2_EN_IOX_INT_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108094800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2f219b37608b40e8e76ea8ba142a7052">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_IO(offset) (CVMX_ADD_IO_SEG(0x0001070108094800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#afb4ccf43c927fc61217b0128a19b77cb">CVMX_CIU2_EN_IOX_INT_IO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_IO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B4800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afb4ccf43c927fc61217b0128a19b77cb">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_IO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B4800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8a7b9ce68b5f876c7b8cd9f76d5dbbd1">CVMX_CIU2_EN_IOX_INT_IO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_IO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A4800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8a7b9ce68b5f876c7b8cd9f76d5dbbd1">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_IO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A4800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af23d033cf80b339e41334c454752ef16">CVMX_CIU2_EN_IOX_INT_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108098800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af23d033cf80b339e41334c454752ef16">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070108098800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1c0cf800b8f270a840d57bc1b33d6fdf">CVMX_CIU2_EN_IOX_INT_MBOX_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MBOX_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B8800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1c0cf800b8f270a840d57bc1b33d6fdf">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MBOX_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B8800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a251f2f058b03da75c013487895d83b48">CVMX_CIU2_EN_IOX_INT_MBOX_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MBOX_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A8800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a251f2f058b03da75c013487895d83b48">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MBOX_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A8800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a07e0294e753d3cf61f58dbd89c170f0c">CVMX_CIU2_EN_IOX_INT_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108095800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a07e0294e753d3cf61f58dbd89c170f0c">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070108095800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7924cddbb0877aff8e621a293907414e">CVMX_CIU2_EN_IOX_INT_MEM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MEM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B5800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7924cddbb0877aff8e621a293907414e">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MEM_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B5800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad0323d94066283ab8aa460615c6cb889">CVMX_CIU2_EN_IOX_INT_MEM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MEM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A5800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad0323d94066283ab8aa460615c6cb889">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MEM_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A5800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad8a7fb0bebd83c8b331696748dcbbc2f">CVMX_CIU2_EN_IOX_INT_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108093800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad8a7fb0bebd83c8b331696748dcbbc2f">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070108093800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#adf8191e0666204e472ccf661eed154d4">CVMX_CIU2_EN_IOX_INT_MIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B3800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adf8191e0666204e472ccf661eed154d4">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B3800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a98784c0a1bf9aeca2dd0fe4c86a21b0a">CVMX_CIU2_EN_IOX_INT_MIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_MIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A3800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a98784c0a1bf9aeca2dd0fe4c86a21b0a">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_MIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A3800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa42467513a34ddee334a24a23329f86a">CVMX_CIU2_EN_IOX_INT_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108096800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa42467513a34ddee334a24a23329f86a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070108096800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a790dcce459962951adcd4f12918189a5">CVMX_CIU2_EN_IOX_INT_PKT_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_PKT_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B6800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a790dcce459962951adcd4f12918189a5">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_PKT_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B6800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#afee187431c799be659aca35db53aaf4f">CVMX_CIU2_EN_IOX_INT_PKT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_PKT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A6800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afee187431c799be659aca35db53aaf4f">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_PKT_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A6800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8740ffb5a349846b7f9982f1150a537c">CVMX_CIU2_EN_IOX_INT_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108092800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8740ffb5a349846b7f9982f1150a537c">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_RML(offset) (CVMX_ADD_IO_SEG(0x0001070108092800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a68a4ba862b71b7e38d724be598540e21">CVMX_CIU2_EN_IOX_INT_RML_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_RML_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B2800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a68a4ba862b71b7e38d724be598540e21">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_RML_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B2800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2b5518d64b594563eab714f3b44a6fec">CVMX_CIU2_EN_IOX_INT_RML_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_RML_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A2800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2b5518d64b594563eab714f3b44a6fec">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_RML_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A2800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8e4d928a2e564f30b4ea402c8857abec">CVMX_CIU2_EN_IOX_INT_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108091800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8e4d928a2e564f30b4ea402c8857abec">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070108091800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0f2c120d3d0ce1fad4d8b38adea7d130">CVMX_CIU2_EN_IOX_INT_WDOG_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WDOG_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B1800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0f2c120d3d0ce1fad4d8b38adea7d130">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WDOG_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B1800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2df526fd44c0f1a0438ddddf2edd6edc">CVMX_CIU2_EN_IOX_INT_WDOG_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WDOG_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A1800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2df526fd44c0f1a0438ddddf2edd6edc">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WDOG_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A1800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7d5a3cf6b8f89cafa096e0606173ac60">CVMX_CIU2_EN_IOX_INT_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108090800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7d5a3cf6b8f89cafa096e0606173ac60">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070108090800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#abbaa0513010a6e9a5e2756ea88001a93">CVMX_CIU2_EN_IOX_INT_WRKQ_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WRKQ_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080B0800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abbaa0513010a6e9a5e2756ea88001a93">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WRKQ_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701080B0800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a133320daf176d1d89369d9da2bd20626">CVMX_CIU2_EN_IOX_INT_WRKQ_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_IOX_INT_WRKQ_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701080A0800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a133320daf176d1d89369d9da2bd20626">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_IOX_INT_WRKQ_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701080A0800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a77defd6225e962b89956a05ce29c3b41">CVMX_CIU2_EN_PPX_IP2_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100097000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a77defd6225e962b89956a05ce29c3b41">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100097000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aec97c96cbe5155b7fb8080659a7ccbd8">CVMX_CIU2_EN_PPX_IP2_GPIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_GPIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B7000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aec97c96cbe5155b7fb8080659a7ccbd8">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_GPIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B7000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a70ef5ff047102691859c37a4e1536427">CVMX_CIU2_EN_PPX_IP2_GPIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_GPIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A7000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a70ef5ff047102691859c37a4e1536427">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_GPIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A7000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7abc96327aa2800302848fe5c71403e1">CVMX_CIU2_EN_PPX_IP2_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100094000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7abc96327aa2800302848fe5c71403e1">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100094000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6610498072b7c6a70f101f9ea91b8f26">CVMX_CIU2_EN_PPX_IP2_IO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_IO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B4000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6610498072b7c6a70f101f9ea91b8f26">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_IO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B4000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6765771c75bd657fae718e53b7c01f61">CVMX_CIU2_EN_PPX_IP2_IO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_IO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A4000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6765771c75bd657fae718e53b7c01f61">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_IO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A4000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac1373f074c9fd50fd6298b34212b3b14">CVMX_CIU2_EN_PPX_IP2_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100098000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac1373f074c9fd50fd6298b34212b3b14">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100098000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a63fa39355fb01daaa916aec98178574b">CVMX_CIU2_EN_PPX_IP2_MBOX_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MBOX_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B8000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a63fa39355fb01daaa916aec98178574b">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MBOX_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B8000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a13edc2c649d642b801279a80016e1a8a">CVMX_CIU2_EN_PPX_IP2_MBOX_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MBOX_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A8000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a13edc2c649d642b801279a80016e1a8a">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MBOX_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A8000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a39acd0278705972bece9784d42d0d22e">CVMX_CIU2_EN_PPX_IP2_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100095000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a39acd0278705972bece9784d42d0d22e">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100095000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a518efdf6cbad2379b7e732b5f9e3f9c0">CVMX_CIU2_EN_PPX_IP2_MEM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MEM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B5000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a518efdf6cbad2379b7e732b5f9e3f9c0">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MEM_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B5000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad6582c77ce0ee7a6cd66a5ce3926943a">CVMX_CIU2_EN_PPX_IP2_MEM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MEM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A5000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad6582c77ce0ee7a6cd66a5ce3926943a">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MEM_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A5000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a834276037232af79b4cc4721fa926570">CVMX_CIU2_EN_PPX_IP2_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100093000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a834276037232af79b4cc4721fa926570">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100093000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#adaf8cfbe593f6305ac82b3244548b80c">CVMX_CIU2_EN_PPX_IP2_MIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B3000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adaf8cfbe593f6305ac82b3244548b80c">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B3000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aaffded5047c86e944123a8c2691e5488">CVMX_CIU2_EN_PPX_IP2_MIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_MIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A3000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aaffded5047c86e944123a8c2691e5488">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_MIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A3000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5d323b0a3c199f490bd5e88b8310a54a">CVMX_CIU2_EN_PPX_IP2_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100096000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5d323b0a3c199f490bd5e88b8310a54a">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100096000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2d6911a3e85cb131b64f1579dfca6ffc">CVMX_CIU2_EN_PPX_IP2_PKT_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_PKT_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B6000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2d6911a3e85cb131b64f1579dfca6ffc">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_PKT_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B6000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8ea39d97959972145ec160616e9457a1">CVMX_CIU2_EN_PPX_IP2_PKT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_PKT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A6000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8ea39d97959972145ec160616e9457a1">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_PKT_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A6000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a4d929006023358a9a93c34dd31817776">CVMX_CIU2_EN_PPX_IP2_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100092000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4d929006023358a9a93c34dd31817776">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100092000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a3cc75581c52b6aeec582f1d106b58ca6">CVMX_CIU2_EN_PPX_IP2_RML_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_RML_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B2000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3cc75581c52b6aeec582f1d106b58ca6">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_RML_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B2000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2bb7553a01e1dfd55fc0e1c90cc3c896">CVMX_CIU2_EN_PPX_IP2_RML_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_RML_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A2000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2bb7553a01e1dfd55fc0e1c90cc3c896">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_RML_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A2000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0bd8ec202963fec4691447caf553e6be">CVMX_CIU2_EN_PPX_IP2_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100091000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0bd8ec202963fec4691447caf553e6be">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100091000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a358cbe42b707e0eddec026f8fc19848c">CVMX_CIU2_EN_PPX_IP2_WDOG_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WDOG_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B1000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a358cbe42b707e0eddec026f8fc19848c">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WDOG_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B1000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a9f732b02fb041b3ab7ff85e52b1d9e77">CVMX_CIU2_EN_PPX_IP2_WDOG_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WDOG_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A1000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9f732b02fb041b3ab7ff85e52b1d9e77">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WDOG_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A1000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#abef467b0c8ddb063a1793d5d944dcadc">CVMX_CIU2_EN_PPX_IP2_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100090000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abef467b0c8ddb063a1793d5d944dcadc">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100090000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af72a9699710a283808a58d5dbde88ffd">CVMX_CIU2_EN_PPX_IP2_WRKQ_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WRKQ_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B0000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af72a9699710a283808a58d5dbde88ffd">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WRKQ_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B0000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#accb3cc1172326632697c748de7bb6ade">CVMX_CIU2_EN_PPX_IP2_WRKQ_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP2_WRKQ_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A0000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-ciu2-defs_8h.html#accb3cc1172326632697c748de7bb6ade">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP2_WRKQ_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A0000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a20d91ab70efa5eb2640346b91c9f2b51">CVMX_CIU2_EN_PPX_IP3_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100097200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a20d91ab70efa5eb2640346b91c9f2b51">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100097200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a40e7dc53fb45892c640b29d3e367dd16">CVMX_CIU2_EN_PPX_IP3_GPIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_GPIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B7200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a40e7dc53fb45892c640b29d3e367dd16">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_GPIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B7200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ae68135f472beb3567cb77be55c5dc9dc">CVMX_CIU2_EN_PPX_IP3_GPIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_GPIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A7200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae68135f472beb3567cb77be55c5dc9dc">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_GPIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A7200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a32b5b2e1abb5b40c469f7d52ff62d754">CVMX_CIU2_EN_PPX_IP3_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100094200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a32b5b2e1abb5b40c469f7d52ff62d754">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100094200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a362fdc3c0ba3d76dc26d684acdee7f52">CVMX_CIU2_EN_PPX_IP3_IO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_IO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B4200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a362fdc3c0ba3d76dc26d684acdee7f52">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_IO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B4200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a28463e5929328aa0888b83db260b94b2">CVMX_CIU2_EN_PPX_IP3_IO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_IO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A4200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a28463e5929328aa0888b83db260b94b2">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_IO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A4200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1e84224c107ea4a72cc4b5e5ce5d3016">CVMX_CIU2_EN_PPX_IP3_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100098200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1e84224c107ea4a72cc4b5e5ce5d3016">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100098200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a570696cff54dbd3ad3ca439320f1e166">CVMX_CIU2_EN_PPX_IP3_MBOX_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MBOX_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B8200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a570696cff54dbd3ad3ca439320f1e166">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MBOX_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B8200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7cfee0ca8082419dcfbacebedef0327f">CVMX_CIU2_EN_PPX_IP3_MBOX_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MBOX_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A8200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7cfee0ca8082419dcfbacebedef0327f">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MBOX_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A8200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a9727a885a89d5149be8cbb69b290c246">CVMX_CIU2_EN_PPX_IP3_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00794"></a>00794 {
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (!(
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100095200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9727a885a89d5149be8cbb69b290c246">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100095200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6bb973e367a63f840ae6d02ced271483">CVMX_CIU2_EN_PPX_IP3_MEM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     <span class="keywordflow">if</span> (!(
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MEM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B5200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6bb973e367a63f840ae6d02ced271483">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MEM_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B5200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af727edf94f693e314b5367167c4453ed">CVMX_CIU2_EN_PPX_IP3_MEM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="keywordflow">if</span> (!(
<a name="l00818"></a>00818           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MEM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A5200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af727edf94f693e314b5367167c4453ed">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MEM_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A5200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#abf90b674bb260d765f633eee53143bc1">CVMX_CIU2_EN_PPX_IP3_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00827"></a>00827 {
<a name="l00828"></a>00828     <span class="keywordflow">if</span> (!(
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00830"></a>00830         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00831"></a>00831     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100093200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abf90b674bb260d765f633eee53143bc1">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100093200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af31b276e7349b73b69f8a544b026d646">CVMX_CIU2_EN_PPX_IP3_MIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="keywordflow">if</span> (!(
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B3200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af31b276e7349b73b69f8a544b026d646">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B3200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a83afc808eaa44bf565c33d73809af96e">CVMX_CIU2_EN_PPX_IP3_MIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00849"></a>00849 {
<a name="l00850"></a>00850     <span class="keywordflow">if</span> (!(
<a name="l00851"></a>00851           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_MIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A3200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a83afc808eaa44bf565c33d73809af96e">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_MIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A3200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1ee65598141b817ec52a2ea90d939fa0">CVMX_CIU2_EN_PPX_IP3_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00860"></a>00860 {
<a name="l00861"></a>00861     <span class="keywordflow">if</span> (!(
<a name="l00862"></a>00862           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100096200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1ee65598141b817ec52a2ea90d939fa0">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100096200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#adec7d9cd24e79a4ede5fe7eecf3443ce">CVMX_CIU2_EN_PPX_IP3_PKT_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00871"></a>00871 {
<a name="l00872"></a>00872     <span class="keywordflow">if</span> (!(
<a name="l00873"></a>00873           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_PKT_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B6200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adec7d9cd24e79a4ede5fe7eecf3443ce">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_PKT_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B6200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5ab9d9c50ecf70210a00f9c0a03017b8">CVMX_CIU2_EN_PPX_IP3_PKT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00882"></a>00882 {
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (!(
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00885"></a>00885         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_PKT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00886"></a>00886     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A6200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5ab9d9c50ecf70210a00f9c0a03017b8">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_PKT_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A6200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad8f0e38d27c1996c06860c7ed0451132">CVMX_CIU2_EN_PPX_IP3_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00893"></a>00893 {
<a name="l00894"></a>00894     <span class="keywordflow">if</span> (!(
<a name="l00895"></a>00895           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00896"></a>00896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00897"></a>00897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100092200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 <span class="preprocessor">#else</span>
<a name="l00900"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad8f0e38d27c1996c06860c7ed0451132">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100092200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af3f0a5cc3092bd52d845ac6ef3ebd02b">CVMX_CIU2_EN_PPX_IP3_RML_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00904"></a>00904 {
<a name="l00905"></a>00905     <span class="keywordflow">if</span> (!(
<a name="l00906"></a>00906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_RML_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B2200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af3f0a5cc3092bd52d845ac6ef3ebd02b">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_RML_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B2200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5993ac8dbd2dae1e0f15fdf32914aa18">CVMX_CIU2_EN_PPX_IP3_RML_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916     <span class="keywordflow">if</span> (!(
<a name="l00917"></a>00917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00918"></a>00918         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_RML_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00919"></a>00919     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A2200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 <span class="preprocessor">#else</span>
<a name="l00922"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5993ac8dbd2dae1e0f15fdf32914aa18">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_RML_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A2200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a3e77608e63b20b41c4ea341994c1a7d9">CVMX_CIU2_EN_PPX_IP3_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00926"></a>00926 {
<a name="l00927"></a>00927     <span class="keywordflow">if</span> (!(
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100091200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3e77608e63b20b41c4ea341994c1a7d9">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100091200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6cddc1265238c2d0511025a07ee025e8">CVMX_CIU2_EN_PPX_IP3_WDOG_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00937"></a>00937 {
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (!(
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WDOG_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B1200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6cddc1265238c2d0511025a07ee025e8">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WDOG_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B1200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0632615d121fd53fff0ed9735904bb42">CVMX_CIU2_EN_PPX_IP3_WDOG_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00948"></a>00948 {
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!(
<a name="l00950"></a>00950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00951"></a>00951         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WDOG_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A1200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0632615d121fd53fff0ed9735904bb42">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WDOG_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A1200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ae0f140dc00bfe1b51ca328b00c84f9cf">CVMX_CIU2_EN_PPX_IP3_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00959"></a>00959 {
<a name="l00960"></a>00960     <span class="keywordflow">if</span> (!(
<a name="l00961"></a>00961           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100090200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae0f140dc00bfe1b51ca328b00c84f9cf">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100090200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a66938cd588b1f9bf5cbc43fdd0c68935">CVMX_CIU2_EN_PPX_IP3_WRKQ_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971     <span class="keywordflow">if</span> (!(
<a name="l00972"></a>00972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00973"></a>00973         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WRKQ_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00974"></a>00974     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B0200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a66938cd588b1f9bf5cbc43fdd0c68935">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WRKQ_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B0200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a10544c40839aa3827b861d709128eec1">CVMX_CIU2_EN_PPX_IP3_WRKQ_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (!(
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP3_WRKQ_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A0200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a10544c40839aa3827b861d709128eec1">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP3_WRKQ_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A0200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a54f9cec13f9102c19245b6054f7fc521">CVMX_CIU2_EN_PPX_IP4_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00992"></a>00992 {
<a name="l00993"></a>00993     <span class="keywordflow">if</span> (!(
<a name="l00994"></a>00994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00995"></a>00995         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00996"></a>00996     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100097400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 <span class="preprocessor">#else</span>
<a name="l00999"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a54f9cec13f9102c19245b6054f7fc521">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100097400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a814712712d3f28c96b3d4ed53faf1bc0">CVMX_CIU2_EN_PPX_IP4_GPIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01003"></a>01003 {
<a name="l01004"></a>01004     <span class="keywordflow">if</span> (!(
<a name="l01005"></a>01005           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01006"></a>01006         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_GPIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01007"></a>01007     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B7400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01008"></a>01008 }
<a name="l01009"></a>01009 <span class="preprocessor">#else</span>
<a name="l01010"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a814712712d3f28c96b3d4ed53faf1bc0">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_GPIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B7400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a10fd698bb5d060de9f7070c5c637ee9b">CVMX_CIU2_EN_PPX_IP4_GPIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01014"></a>01014 {
<a name="l01015"></a>01015     <span class="keywordflow">if</span> (!(
<a name="l01016"></a>01016           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01017"></a>01017         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_GPIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01018"></a>01018     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A7400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01019"></a>01019 }
<a name="l01020"></a>01020 <span class="preprocessor">#else</span>
<a name="l01021"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a10fd698bb5d060de9f7070c5c637ee9b">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_GPIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A7400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8b1745f2d99efbd45f8fab1f75cae6b3">CVMX_CIU2_EN_PPX_IP4_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01025"></a>01025 {
<a name="l01026"></a>01026     <span class="keywordflow">if</span> (!(
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100094400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8b1745f2d99efbd45f8fab1f75cae6b3">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100094400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa8b1dfe02c8a33fe565f970cb3adbd4c">CVMX_CIU2_EN_PPX_IP4_IO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01039"></a>01039         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_IO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01040"></a>01040     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B4400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 <span class="preprocessor">#else</span>
<a name="l01043"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa8b1dfe02c8a33fe565f970cb3adbd4c">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_IO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B4400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a618a5a98bf76ec78481f814ef801ed25">CVMX_CIU2_EN_PPX_IP4_IO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01047"></a>01047 {
<a name="l01048"></a>01048     <span class="keywordflow">if</span> (!(
<a name="l01049"></a>01049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01050"></a>01050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_IO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01051"></a>01051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A4400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="preprocessor">#else</span>
<a name="l01054"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a618a5a98bf76ec78481f814ef801ed25">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_IO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A4400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa907b00027bdc42c19baa6e2585c4f2f">CVMX_CIU2_EN_PPX_IP4_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059     <span class="keywordflow">if</span> (!(
<a name="l01060"></a>01060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01061"></a>01061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01062"></a>01062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100098400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01063"></a>01063 }
<a name="l01064"></a>01064 <span class="preprocessor">#else</span>
<a name="l01065"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa907b00027bdc42c19baa6e2585c4f2f">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100098400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a4b7fc51b25d3251abae670080b8f9901">CVMX_CIU2_EN_PPX_IP4_MBOX_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01069"></a>01069 {
<a name="l01070"></a>01070     <span class="keywordflow">if</span> (!(
<a name="l01071"></a>01071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01072"></a>01072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MBOX_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01073"></a>01073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B8400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01074"></a>01074 }
<a name="l01075"></a>01075 <span class="preprocessor">#else</span>
<a name="l01076"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4b7fc51b25d3251abae670080b8f9901">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MBOX_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B8400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ae35b270d6d74aa7b7c752ef1fb71032c">CVMX_CIU2_EN_PPX_IP4_MBOX_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01080"></a>01080 {
<a name="l01081"></a>01081     <span class="keywordflow">if</span> (!(
<a name="l01082"></a>01082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01083"></a>01083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MBOX_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01084"></a>01084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A8400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01085"></a>01085 }
<a name="l01086"></a>01086 <span class="preprocessor">#else</span>
<a name="l01087"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae35b270d6d74aa7b7c752ef1fb71032c">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MBOX_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A8400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a029fa7c32cc5c25475f20c9eafcd8818">CVMX_CIU2_EN_PPX_IP4_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092     <span class="keywordflow">if</span> (!(
<a name="l01093"></a>01093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01094"></a>01094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01095"></a>01095     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100095400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01096"></a>01096 }
<a name="l01097"></a>01097 <span class="preprocessor">#else</span>
<a name="l01098"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a029fa7c32cc5c25475f20c9eafcd8818">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100095400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a3bff0e6d0b1c7bb42f6066a0afb62748">CVMX_CIU2_EN_PPX_IP4_MEM_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01102"></a>01102 {
<a name="l01103"></a>01103     <span class="keywordflow">if</span> (!(
<a name="l01104"></a>01104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MEM_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B5400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3bff0e6d0b1c7bb42f6066a0afb62748">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MEM_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B5400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a34e18b5226659edf985e2c61ec33ed8a">CVMX_CIU2_EN_PPX_IP4_MEM_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01113"></a>01113 {
<a name="l01114"></a>01114     <span class="keywordflow">if</span> (!(
<a name="l01115"></a>01115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01116"></a>01116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MEM_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01117"></a>01117     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A5400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 <span class="preprocessor">#else</span>
<a name="l01120"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a34e18b5226659edf985e2c61ec33ed8a">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MEM_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A5400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a093ed6a2fe284851efb9690d043894f6">CVMX_CIU2_EN_PPX_IP4_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125     <span class="keywordflow">if</span> (!(
<a name="l01126"></a>01126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01127"></a>01127         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01128"></a>01128     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100093400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01129"></a>01129 }
<a name="l01130"></a>01130 <span class="preprocessor">#else</span>
<a name="l01131"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a093ed6a2fe284851efb9690d043894f6">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100093400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#acf35f0ab5a186d995d882f733dfafcc3">CVMX_CIU2_EN_PPX_IP4_MIO_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01135"></a>01135 {
<a name="l01136"></a>01136     <span class="keywordflow">if</span> (!(
<a name="l01137"></a>01137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01138"></a>01138         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MIO_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01139"></a>01139     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B3400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01140"></a>01140 }
<a name="l01141"></a>01141 <span class="preprocessor">#else</span>
<a name="l01142"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acf35f0ab5a186d995d882f733dfafcc3">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MIO_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B3400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab7b1dfb07914b2d6c3503d0a9354c46c">CVMX_CIU2_EN_PPX_IP4_MIO_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01146"></a>01146 {
<a name="l01147"></a>01147     <span class="keywordflow">if</span> (!(
<a name="l01148"></a>01148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01149"></a>01149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_MIO_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01150"></a>01150     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A3400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01151"></a>01151 }
<a name="l01152"></a>01152 <span class="preprocessor">#else</span>
<a name="l01153"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab7b1dfb07914b2d6c3503d0a9354c46c">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_MIO_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A3400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab5503c258248148825de80ad421918b0">CVMX_CIU2_EN_PPX_IP4_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01157"></a>01157 {
<a name="l01158"></a>01158     <span class="keywordflow">if</span> (!(
<a name="l01159"></a>01159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01160"></a>01160         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01161"></a>01161     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100096400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01162"></a>01162 }
<a name="l01163"></a>01163 <span class="preprocessor">#else</span>
<a name="l01164"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab5503c258248148825de80ad421918b0">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100096400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5187da6566469fb33cb809cb7d732ec2">CVMX_CIU2_EN_PPX_IP4_PKT_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01168"></a>01168 {
<a name="l01169"></a>01169     <span class="keywordflow">if</span> (!(
<a name="l01170"></a>01170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01171"></a>01171         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_PKT_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01172"></a>01172     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B6400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01173"></a>01173 }
<a name="l01174"></a>01174 <span class="preprocessor">#else</span>
<a name="l01175"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5187da6566469fb33cb809cb7d732ec2">01175</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_PKT_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B6400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aeaa7df738173dacc1d248e4233e6f221">CVMX_CIU2_EN_PPX_IP4_PKT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01179"></a>01179 {
<a name="l01180"></a>01180     <span class="keywordflow">if</span> (!(
<a name="l01181"></a>01181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01182"></a>01182         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_PKT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01183"></a>01183     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A6400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01184"></a>01184 }
<a name="l01185"></a>01185 <span class="preprocessor">#else</span>
<a name="l01186"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aeaa7df738173dacc1d248e4233e6f221">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_PKT_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A6400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7ac5a0a416cf6a64f8319d6faebcbe86">CVMX_CIU2_EN_PPX_IP4_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01190"></a>01190 {
<a name="l01191"></a>01191     <span class="keywordflow">if</span> (!(
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01193"></a>01193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01194"></a>01194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100092400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01195"></a>01195 }
<a name="l01196"></a>01196 <span class="preprocessor">#else</span>
<a name="l01197"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7ac5a0a416cf6a64f8319d6faebcbe86">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100092400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6203b201c3a2968e0bd763cc96a9b07f">CVMX_CIU2_EN_PPX_IP4_RML_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01201"></a>01201 {
<a name="l01202"></a>01202     <span class="keywordflow">if</span> (!(
<a name="l01203"></a>01203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01204"></a>01204         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_RML_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01205"></a>01205     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B2400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01206"></a>01206 }
<a name="l01207"></a>01207 <span class="preprocessor">#else</span>
<a name="l01208"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6203b201c3a2968e0bd763cc96a9b07f">01208</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_RML_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B2400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5b0ba7bf168f996a89bf9b880aa959d0">CVMX_CIU2_EN_PPX_IP4_RML_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01212"></a>01212 {
<a name="l01213"></a>01213     <span class="keywordflow">if</span> (!(
<a name="l01214"></a>01214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01215"></a>01215         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_RML_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01216"></a>01216     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A2400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01217"></a>01217 }
<a name="l01218"></a>01218 <span class="preprocessor">#else</span>
<a name="l01219"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5b0ba7bf168f996a89bf9b880aa959d0">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_RML_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A2400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5aef32f390f69718981c76c0a33548b2">CVMX_CIU2_EN_PPX_IP4_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01223"></a>01223 {
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (!(
<a name="l01225"></a>01225           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01226"></a>01226         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01227"></a>01227     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100091400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01228"></a>01228 }
<a name="l01229"></a>01229 <span class="preprocessor">#else</span>
<a name="l01230"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5aef32f390f69718981c76c0a33548b2">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100091400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa41feab85a84e6b0db86e6f3e4238588">CVMX_CIU2_EN_PPX_IP4_WDOG_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01234"></a>01234 {
<a name="l01235"></a>01235     <span class="keywordflow">if</span> (!(
<a name="l01236"></a>01236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01237"></a>01237         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WDOG_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01238"></a>01238     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B1400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01239"></a>01239 }
<a name="l01240"></a>01240 <span class="preprocessor">#else</span>
<a name="l01241"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa41feab85a84e6b0db86e6f3e4238588">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WDOG_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B1400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a833262dae74469d04d6bca0aeb152c9d">CVMX_CIU2_EN_PPX_IP4_WDOG_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01245"></a>01245 {
<a name="l01246"></a>01246     <span class="keywordflow">if</span> (!(
<a name="l01247"></a>01247           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01248"></a>01248         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WDOG_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01249"></a>01249     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A1400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01250"></a>01250 }
<a name="l01251"></a>01251 <span class="preprocessor">#else</span>
<a name="l01252"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a833262dae74469d04d6bca0aeb152c9d">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WDOG_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A1400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ade4b165eb5752319438d55a74b8d7463">CVMX_CIU2_EN_PPX_IP4_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01256"></a>01256 {
<a name="l01257"></a>01257     <span class="keywordflow">if</span> (!(
<a name="l01258"></a>01258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01259"></a>01259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01260"></a>01260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100090400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01261"></a>01261 }
<a name="l01262"></a>01262 <span class="preprocessor">#else</span>
<a name="l01263"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ade4b165eb5752319438d55a74b8d7463">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100090400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac4cb2d6eb8d5a53dc72f42990eae5123">CVMX_CIU2_EN_PPX_IP4_WRKQ_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01267"></a>01267 {
<a name="l01268"></a>01268     <span class="keywordflow">if</span> (!(
<a name="l01269"></a>01269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01270"></a>01270         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WRKQ_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01271"></a>01271     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000B0400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01272"></a>01272 }
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac4cb2d6eb8d5a53dc72f42990eae5123">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WRKQ_W1C(offset) (CVMX_ADD_IO_SEG(0x00010701000B0400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2b87c3c6ba3b5b7f47830f31dd526cf0">CVMX_CIU2_EN_PPX_IP4_WRKQ_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01278"></a>01278 {
<a name="l01279"></a>01279     <span class="keywordflow">if</span> (!(
<a name="l01280"></a>01280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01281"></a>01281         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_EN_PPX_IP4_WRKQ_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01282"></a>01282     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000A0400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01283"></a>01283 }
<a name="l01284"></a>01284 <span class="preprocessor">#else</span>
<a name="l01285"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2b87c3c6ba3b5b7f47830f31dd526cf0">01285</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_EN_PPX_IP4_WRKQ_W1S(offset) (CVMX_ADD_IO_SEG(0x00010701000A0400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_CIU_READY CVMX_CIU2_INTR_CIU_READY_FUNC()</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU2_INTR_CIU_READY_FUNC(<span class="keywordtype">void</span>)
<a name="l01290"></a>01290 {
<a name="l01291"></a>01291     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01292"></a>01292         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_INTR_CIU_READY not supported on this chip\n&quot;</span>);
<a name="l01293"></a>01293     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100102008ull);
<a name="l01294"></a>01294 }
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab3f850e2f736da4237fcf9f50ab0082f">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_CIU_READY (CVMX_ADD_IO_SEG(0x0001070100102008ull))</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_RAM_ECC_CTL CVMX_CIU2_INTR_RAM_ECC_CTL_FUNC()</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU2_INTR_RAM_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l01301"></a>01301 {
<a name="l01302"></a>01302     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01303"></a>01303         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_INTR_RAM_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l01304"></a>01304     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100102010ull);
<a name="l01305"></a>01305 }
<a name="l01306"></a>01306 <span class="preprocessor">#else</span>
<a name="l01307"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa4f99648454b7435cb411bd2cd934c48">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_RAM_ECC_CTL (CVMX_ADD_IO_SEG(0x0001070100102010ull))</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_RAM_ECC_ST CVMX_CIU2_INTR_RAM_ECC_ST_FUNC()</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU2_INTR_RAM_ECC_ST_FUNC(<span class="keywordtype">void</span>)
<a name="l01312"></a>01312 {
<a name="l01313"></a>01313     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01314"></a>01314         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_INTR_RAM_ECC_ST not supported on this chip\n&quot;</span>);
<a name="l01315"></a>01315     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100102018ull);
<a name="l01316"></a>01316 }
<a name="l01317"></a>01317 <span class="preprocessor">#else</span>
<a name="l01318"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa487b90d1fbdf69568874cd9aabc86f2">01318</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_RAM_ECC_ST (CVMX_ADD_IO_SEG(0x0001070100102018ull))</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_SLOWDOWN CVMX_CIU2_INTR_SLOWDOWN_FUNC()</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_CIU2_INTR_SLOWDOWN_FUNC(<span class="keywordtype">void</span>)
<a name="l01323"></a>01323 {
<a name="l01324"></a>01324     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l01325"></a>01325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_INTR_SLOWDOWN not supported on this chip\n&quot;</span>);
<a name="l01326"></a>01326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100102000ull);
<a name="l01327"></a>01327 }
<a name="l01328"></a>01328 <span class="preprocessor">#else</span>
<a name="l01329"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afb11393bbedcfb73efeffe9910fbaf97">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_INTR_SLOWDOWN (CVMX_ADD_IO_SEG(0x0001070100102000ull))</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab44e1249670ab90d537a4942047e15b3">CVMX_CIU2_MSIRED_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01333"></a>01333 {
<a name="l01334"></a>01334     <span class="keywordflow">if</span> (!(
<a name="l01335"></a>01335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01336"></a>01336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_MSIRED_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01337"></a>01337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C1000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 <span class="preprocessor">#else</span>
<a name="l01340"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab44e1249670ab90d537a4942047e15b3">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_MSIRED_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x00010701000C1000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0c3c4f5f737c8122ec264836b04a4ad3">CVMX_CIU2_MSIRED_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01344"></a>01344 {
<a name="l01345"></a>01345     <span class="keywordflow">if</span> (!(
<a name="l01346"></a>01346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01347"></a>01347         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_MSIRED_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01348"></a>01348     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C1200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01349"></a>01349 }
<a name="l01350"></a>01350 <span class="preprocessor">#else</span>
<a name="l01351"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0c3c4f5f737c8122ec264836b04a4ad3">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_MSIRED_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x00010701000C1200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2fa7313835e87cd8867f6b5ee673bb72">CVMX_CIU2_MSIRED_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01355"></a>01355 {
<a name="l01356"></a>01356     <span class="keywordflow">if</span> (!(
<a name="l01357"></a>01357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01358"></a>01358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_MSIRED_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01359"></a>01359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C1400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01360"></a>01360 }
<a name="l01361"></a>01361 <span class="preprocessor">#else</span>
<a name="l01362"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2fa7313835e87cd8867f6b5ee673bb72">01362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_MSIRED_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x00010701000C1400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad55c1e8c62fe30e6307c16f9d2b88c71">CVMX_CIU2_MSI_RCVX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01366"></a>01366 {
<a name="l01367"></a>01367     <span class="keywordflow">if</span> (!(
<a name="l01368"></a>01368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 255)))))
<a name="l01369"></a>01369         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_MSI_RCVX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01370"></a>01370     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C2000ull) + ((offset) &amp; 255) * 8;
<a name="l01371"></a>01371 }
<a name="l01372"></a>01372 <span class="preprocessor">#else</span>
<a name="l01373"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad55c1e8c62fe30e6307c16f9d2b88c71">01373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_MSI_RCVX(offset) (CVMX_ADD_IO_SEG(0x00010701000C2000ull) + ((offset) &amp; 255) * 8)</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01375"></a>01375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5d8d0f3d6b5faaeafcbb6c9f806d1cfe">CVMX_CIU2_MSI_SELX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01377"></a>01377 {
<a name="l01378"></a>01378     <span class="keywordflow">if</span> (!(
<a name="l01379"></a>01379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 255)))))
<a name="l01380"></a>01380         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_MSI_SELX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01381"></a>01381     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00010701000C3000ull) + ((offset) &amp; 255) * 8;
<a name="l01382"></a>01382 }
<a name="l01383"></a>01383 <span class="preprocessor">#else</span>
<a name="l01384"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5d8d0f3d6b5faaeafcbb6c9f806d1cfe">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_MSI_SELX(offset) (CVMX_ADD_IO_SEG(0x00010701000C3000ull) + ((offset) &amp; 255) * 8)</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af742f3fc0357ab043220e98b066646e8">CVMX_CIU2_RAW_IOX_INT_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01388"></a>01388 {
<a name="l01389"></a>01389     <span class="keywordflow">if</span> (!(
<a name="l01390"></a>01390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01391"></a>01391         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01392"></a>01392     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108047800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01393"></a>01393 }
<a name="l01394"></a>01394 <span class="preprocessor">#else</span>
<a name="l01395"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af742f3fc0357ab043220e98b066646e8">01395</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070108047800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a10422926c52fe68f997dce73fdc5bdba">CVMX_CIU2_RAW_IOX_INT_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01399"></a>01399 {
<a name="l01400"></a>01400     <span class="keywordflow">if</span> (!(
<a name="l01401"></a>01401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01402"></a>01402         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01403"></a>01403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108044800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01404"></a>01404 }
<a name="l01405"></a>01405 <span class="preprocessor">#else</span>
<a name="l01406"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a10422926c52fe68f997dce73fdc5bdba">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_IO(offset) (CVMX_ADD_IO_SEG(0x0001070108044800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a387f150268e84220d435e7366d83de80">CVMX_CIU2_RAW_IOX_INT_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01410"></a>01410 {
<a name="l01411"></a>01411     <span class="keywordflow">if</span> (!(
<a name="l01412"></a>01412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01413"></a>01413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01414"></a>01414     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108045800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01415"></a>01415 }
<a name="l01416"></a>01416 <span class="preprocessor">#else</span>
<a name="l01417"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a387f150268e84220d435e7366d83de80">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070108045800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6c702f1d4aff2f061cc0c87676f5cd49">CVMX_CIU2_RAW_IOX_INT_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01421"></a>01421 {
<a name="l01422"></a>01422     <span class="keywordflow">if</span> (!(
<a name="l01423"></a>01423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01424"></a>01424         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01425"></a>01425     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108043800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01426"></a>01426 }
<a name="l01427"></a>01427 <span class="preprocessor">#else</span>
<a name="l01428"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6c702f1d4aff2f061cc0c87676f5cd49">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070108043800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a20ca85cdcba27b5180bed289b460348c">CVMX_CIU2_RAW_IOX_INT_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01432"></a>01432 {
<a name="l01433"></a>01433     <span class="keywordflow">if</span> (!(
<a name="l01434"></a>01434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01435"></a>01435         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01436"></a>01436     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108046800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01437"></a>01437 }
<a name="l01438"></a>01438 <span class="preprocessor">#else</span>
<a name="l01439"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a20ca85cdcba27b5180bed289b460348c">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070108046800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac495a4fcba41912ee20571a203e46410">CVMX_CIU2_RAW_IOX_INT_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01443"></a>01443 {
<a name="l01444"></a>01444     <span class="keywordflow">if</span> (!(
<a name="l01445"></a>01445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01446"></a>01446         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01447"></a>01447     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108042800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01448"></a>01448 }
<a name="l01449"></a>01449 <span class="preprocessor">#else</span>
<a name="l01450"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac495a4fcba41912ee20571a203e46410">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_RML(offset) (CVMX_ADD_IO_SEG(0x0001070108042800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac813960842e7b365cd5b5381dea780c4">CVMX_CIU2_RAW_IOX_INT_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01454"></a>01454 {
<a name="l01455"></a>01455     <span class="keywordflow">if</span> (!(
<a name="l01456"></a>01456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01457"></a>01457         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01458"></a>01458     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108041800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01459"></a>01459 }
<a name="l01460"></a>01460 <span class="preprocessor">#else</span>
<a name="l01461"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac813960842e7b365cd5b5381dea780c4">01461</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070108041800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab97f19cf95af5d19298ca2351383c4d5">CVMX_CIU2_RAW_IOX_INT_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01465"></a>01465 {
<a name="l01466"></a>01466     <span class="keywordflow">if</span> (!(
<a name="l01467"></a>01467           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01468"></a>01468         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_IOX_INT_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01469"></a>01469     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108040800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01470"></a>01470 }
<a name="l01471"></a>01471 <span class="preprocessor">#else</span>
<a name="l01472"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab97f19cf95af5d19298ca2351383c4d5">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_IOX_INT_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070108040800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a32708c5ea9ff4dae12546a4b00e42261">CVMX_CIU2_RAW_PPX_IP2_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01476"></a>01476 {
<a name="l01477"></a>01477     <span class="keywordflow">if</span> (!(
<a name="l01478"></a>01478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01479"></a>01479         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01480"></a>01480     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100047000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01481"></a>01481 }
<a name="l01482"></a>01482 <span class="preprocessor">#else</span>
<a name="l01483"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a32708c5ea9ff4dae12546a4b00e42261">01483</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100047000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#af3ce66d9ffc51cbb9920315d3a6f2119">CVMX_CIU2_RAW_PPX_IP2_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01487"></a>01487 {
<a name="l01488"></a>01488     <span class="keywordflow">if</span> (!(
<a name="l01489"></a>01489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01490"></a>01490         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01491"></a>01491     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100044000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01492"></a>01492 }
<a name="l01493"></a>01493 <span class="preprocessor">#else</span>
<a name="l01494"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af3ce66d9ffc51cbb9920315d3a6f2119">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100044000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2b3a419213f329e3567ff4fee1d49cfb">CVMX_CIU2_RAW_PPX_IP2_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01498"></a>01498 {
<a name="l01499"></a>01499     <span class="keywordflow">if</span> (!(
<a name="l01500"></a>01500           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01501"></a>01501         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01502"></a>01502     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100045000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01503"></a>01503 }
<a name="l01504"></a>01504 <span class="preprocessor">#else</span>
<a name="l01505"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2b3a419213f329e3567ff4fee1d49cfb">01505</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100045000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a13dbb7ef4b4f73bc9205885b63be0806">CVMX_CIU2_RAW_PPX_IP2_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01509"></a>01509 {
<a name="l01510"></a>01510     <span class="keywordflow">if</span> (!(
<a name="l01511"></a>01511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01512"></a>01512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01513"></a>01513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100043000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01514"></a>01514 }
<a name="l01515"></a>01515 <span class="preprocessor">#else</span>
<a name="l01516"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a13dbb7ef4b4f73bc9205885b63be0806">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100043000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a52f779e89fe79407df4b94d5c26e74e4">CVMX_CIU2_RAW_PPX_IP2_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01520"></a>01520 {
<a name="l01521"></a>01521     <span class="keywordflow">if</span> (!(
<a name="l01522"></a>01522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01523"></a>01523         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01524"></a>01524     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100046000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01525"></a>01525 }
<a name="l01526"></a>01526 <span class="preprocessor">#else</span>
<a name="l01527"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a52f779e89fe79407df4b94d5c26e74e4">01527</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100046000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a98387330f8e37a7368234ef902dd7ddb">CVMX_CIU2_RAW_PPX_IP2_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01531"></a>01531 {
<a name="l01532"></a>01532     <span class="keywordflow">if</span> (!(
<a name="l01533"></a>01533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01534"></a>01534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01535"></a>01535     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100042000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 <span class="preprocessor">#else</span>
<a name="l01538"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a98387330f8e37a7368234ef902dd7ddb">01538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100042000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa485a79462a79917e8d8e47eec1d013a">CVMX_CIU2_RAW_PPX_IP2_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01542"></a>01542 {
<a name="l01543"></a>01543     <span class="keywordflow">if</span> (!(
<a name="l01544"></a>01544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01545"></a>01545         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01546"></a>01546     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100041000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01547"></a>01547 }
<a name="l01548"></a>01548 <span class="preprocessor">#else</span>
<a name="l01549"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa485a79462a79917e8d8e47eec1d013a">01549</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100041000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a35aaf41bd1bcecc11379faff06b077e6">CVMX_CIU2_RAW_PPX_IP2_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01553"></a>01553 {
<a name="l01554"></a>01554     <span class="keywordflow">if</span> (!(
<a name="l01555"></a>01555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01556"></a>01556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP2_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01557"></a>01557     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100040000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01558"></a>01558 }
<a name="l01559"></a>01559 <span class="preprocessor">#else</span>
<a name="l01560"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a35aaf41bd1bcecc11379faff06b077e6">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP2_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100040000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a22dc2c27a526f7b42b7cc5c16cc41c56">CVMX_CIU2_RAW_PPX_IP3_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01564"></a>01564 {
<a name="l01565"></a>01565     <span class="keywordflow">if</span> (!(
<a name="l01566"></a>01566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01567"></a>01567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01568"></a>01568     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100047200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01569"></a>01569 }
<a name="l01570"></a>01570 <span class="preprocessor">#else</span>
<a name="l01571"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a22dc2c27a526f7b42b7cc5c16cc41c56">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100047200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a12ba5eaee414e6a44869e35cb3afebba">CVMX_CIU2_RAW_PPX_IP3_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01575"></a>01575 {
<a name="l01576"></a>01576     <span class="keywordflow">if</span> (!(
<a name="l01577"></a>01577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01578"></a>01578         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01579"></a>01579     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100044200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01580"></a>01580 }
<a name="l01581"></a>01581 <span class="preprocessor">#else</span>
<a name="l01582"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a12ba5eaee414e6a44869e35cb3afebba">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100044200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a690f3a9331090b21e3aa50631339a72d">CVMX_CIU2_RAW_PPX_IP3_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01586"></a>01586 {
<a name="l01587"></a>01587     <span class="keywordflow">if</span> (!(
<a name="l01588"></a>01588           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01589"></a>01589         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01590"></a>01590     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100045200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01591"></a>01591 }
<a name="l01592"></a>01592 <span class="preprocessor">#else</span>
<a name="l01593"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a690f3a9331090b21e3aa50631339a72d">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100045200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab5043d554fcace39be9cd33b0e03b6c6">CVMX_CIU2_RAW_PPX_IP3_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01597"></a>01597 {
<a name="l01598"></a>01598     <span class="keywordflow">if</span> (!(
<a name="l01599"></a>01599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01600"></a>01600         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01601"></a>01601     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100043200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 <span class="preprocessor">#else</span>
<a name="l01604"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab5043d554fcace39be9cd33b0e03b6c6">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100043200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab34972b3024349efe3f2c481cab38c15">CVMX_CIU2_RAW_PPX_IP3_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01608"></a>01608 {
<a name="l01609"></a>01609     <span class="keywordflow">if</span> (!(
<a name="l01610"></a>01610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01611"></a>01611         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01612"></a>01612     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100046200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01613"></a>01613 }
<a name="l01614"></a>01614 <span class="preprocessor">#else</span>
<a name="l01615"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab34972b3024349efe3f2c481cab38c15">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100046200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa6bc0400adcf50c588ae0a5b6beb5bbc">CVMX_CIU2_RAW_PPX_IP3_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01619"></a>01619 {
<a name="l01620"></a>01620     <span class="keywordflow">if</span> (!(
<a name="l01621"></a>01621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01622"></a>01622         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01623"></a>01623     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100042200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01624"></a>01624 }
<a name="l01625"></a>01625 <span class="preprocessor">#else</span>
<a name="l01626"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa6bc0400adcf50c588ae0a5b6beb5bbc">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100042200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a59fffb7b8ec5d3846d30f43fec0e1f4c">CVMX_CIU2_RAW_PPX_IP3_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01630"></a>01630 {
<a name="l01631"></a>01631     <span class="keywordflow">if</span> (!(
<a name="l01632"></a>01632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01633"></a>01633         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01634"></a>01634     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100041200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01635"></a>01635 }
<a name="l01636"></a>01636 <span class="preprocessor">#else</span>
<a name="l01637"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a59fffb7b8ec5d3846d30f43fec0e1f4c">01637</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100041200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1cea7e6ef19656e86122423d56633d4e">CVMX_CIU2_RAW_PPX_IP3_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01641"></a>01641 {
<a name="l01642"></a>01642     <span class="keywordflow">if</span> (!(
<a name="l01643"></a>01643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01644"></a>01644         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP3_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01645"></a>01645     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100040200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01646"></a>01646 }
<a name="l01647"></a>01647 <span class="preprocessor">#else</span>
<a name="l01648"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1cea7e6ef19656e86122423d56633d4e">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP3_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100040200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#afca2a70515bf91565d2de1da9c1e1cf1">CVMX_CIU2_RAW_PPX_IP4_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01652"></a>01652 {
<a name="l01653"></a>01653     <span class="keywordflow">if</span> (!(
<a name="l01654"></a>01654           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01655"></a>01655         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01656"></a>01656     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100047400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01657"></a>01657 }
<a name="l01658"></a>01658 <span class="preprocessor">#else</span>
<a name="l01659"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afca2a70515bf91565d2de1da9c1e1cf1">01659</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100047400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0bc3ccb000689d1cebacfc8c7e99984a">CVMX_CIU2_RAW_PPX_IP4_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01663"></a>01663 {
<a name="l01664"></a>01664     <span class="keywordflow">if</span> (!(
<a name="l01665"></a>01665           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01666"></a>01666         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01667"></a>01667     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100044400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01668"></a>01668 }
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0bc3ccb000689d1cebacfc8c7e99984a">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100044400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aff9f622fcda154f0d3027fafc5ee4908">CVMX_CIU2_RAW_PPX_IP4_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01674"></a>01674 {
<a name="l01675"></a>01675     <span class="keywordflow">if</span> (!(
<a name="l01676"></a>01676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01677"></a>01677         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01678"></a>01678     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100045400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01679"></a>01679 }
<a name="l01680"></a>01680 <span class="preprocessor">#else</span>
<a name="l01681"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aff9f622fcda154f0d3027fafc5ee4908">01681</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100045400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a9589dcb7b11cef2c9386c9302a0b48dd">CVMX_CIU2_RAW_PPX_IP4_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01685"></a>01685 {
<a name="l01686"></a>01686     <span class="keywordflow">if</span> (!(
<a name="l01687"></a>01687           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01688"></a>01688         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01689"></a>01689     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100043400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01690"></a>01690 }
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9589dcb7b11cef2c9386c9302a0b48dd">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100043400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a4618cbbe3d4439cf534c93473dc33578">CVMX_CIU2_RAW_PPX_IP4_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01696"></a>01696 {
<a name="l01697"></a>01697     <span class="keywordflow">if</span> (!(
<a name="l01698"></a>01698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01699"></a>01699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01700"></a>01700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100046400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01701"></a>01701 }
<a name="l01702"></a>01702 <span class="preprocessor">#else</span>
<a name="l01703"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4618cbbe3d4439cf534c93473dc33578">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100046400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a05cae0c796d6592e15cde1fdfc83914f">CVMX_CIU2_RAW_PPX_IP4_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01707"></a>01707 {
<a name="l01708"></a>01708     <span class="keywordflow">if</span> (!(
<a name="l01709"></a>01709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01710"></a>01710         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01711"></a>01711     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100042400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01712"></a>01712 }
<a name="l01713"></a>01713 <span class="preprocessor">#else</span>
<a name="l01714"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a05cae0c796d6592e15cde1fdfc83914f">01714</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100042400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aaf9d7eff94341d47291638cb46a4741e">CVMX_CIU2_RAW_PPX_IP4_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01718"></a>01718 {
<a name="l01719"></a>01719     <span class="keywordflow">if</span> (!(
<a name="l01720"></a>01720           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01721"></a>01721         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01722"></a>01722     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100041400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01723"></a>01723 }
<a name="l01724"></a>01724 <span class="preprocessor">#else</span>
<a name="l01725"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aaf9d7eff94341d47291638cb46a4741e">01725</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100041400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a906d20af1023bf3b80d678b95d9782a7">CVMX_CIU2_RAW_PPX_IP4_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01729"></a>01729 {
<a name="l01730"></a>01730     <span class="keywordflow">if</span> (!(
<a name="l01731"></a>01731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01732"></a>01732         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_RAW_PPX_IP4_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01733"></a>01733     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100040400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01734"></a>01734 }
<a name="l01735"></a>01735 <span class="preprocessor">#else</span>
<a name="l01736"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a906d20af1023bf3b80d678b95d9782a7">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_RAW_PPX_IP4_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100040400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ace5ec48f49e7cfb3151c41f5e50acb22">CVMX_CIU2_SRC_IOX_INT_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01740"></a>01740 {
<a name="l01741"></a>01741     <span class="keywordflow">if</span> (!(
<a name="l01742"></a>01742           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01743"></a>01743         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01744"></a>01744     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108087800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01745"></a>01745 }
<a name="l01746"></a>01746 <span class="preprocessor">#else</span>
<a name="l01747"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ace5ec48f49e7cfb3151c41f5e50acb22">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070108087800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a172173db2a8dada2d2152cd6091ed0ef">CVMX_CIU2_SRC_IOX_INT_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01751"></a>01751 {
<a name="l01752"></a>01752     <span class="keywordflow">if</span> (!(
<a name="l01753"></a>01753           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01754"></a>01754         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01755"></a>01755     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108084800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01756"></a>01756 }
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a172173db2a8dada2d2152cd6091ed0ef">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_IO(offset) (CVMX_ADD_IO_SEG(0x0001070108084800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a657463b6eb6f29111759aecc12a9700b">CVMX_CIU2_SRC_IOX_INT_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01762"></a>01762 {
<a name="l01763"></a>01763     <span class="keywordflow">if</span> (!(
<a name="l01764"></a>01764           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01765"></a>01765         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01766"></a>01766     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108088800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01767"></a>01767 }
<a name="l01768"></a>01768 <span class="preprocessor">#else</span>
<a name="l01769"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a657463b6eb6f29111759aecc12a9700b">01769</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070108088800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5720f985f3135ea9bf2d670170f20b23">CVMX_CIU2_SRC_IOX_INT_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01773"></a>01773 {
<a name="l01774"></a>01774     <span class="keywordflow">if</span> (!(
<a name="l01775"></a>01775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01776"></a>01776         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01777"></a>01777     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108085800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01778"></a>01778 }
<a name="l01779"></a>01779 <span class="preprocessor">#else</span>
<a name="l01780"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5720f985f3135ea9bf2d670170f20b23">01780</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070108085800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7dd6d17d3e631892d8167e7782d701bb">CVMX_CIU2_SRC_IOX_INT_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01784"></a>01784 {
<a name="l01785"></a>01785     <span class="keywordflow">if</span> (!(
<a name="l01786"></a>01786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01787"></a>01787         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01788"></a>01788     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108083800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01789"></a>01789 }
<a name="l01790"></a>01790 <span class="preprocessor">#else</span>
<a name="l01791"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7dd6d17d3e631892d8167e7782d701bb">01791</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070108083800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a4dcf5602d47cb9edcd2392bc7a864f8d">CVMX_CIU2_SRC_IOX_INT_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01795"></a>01795 {
<a name="l01796"></a>01796     <span class="keywordflow">if</span> (!(
<a name="l01797"></a>01797           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01798"></a>01798         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01799"></a>01799     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108086800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01800"></a>01800 }
<a name="l01801"></a>01801 <span class="preprocessor">#else</span>
<a name="l01802"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4dcf5602d47cb9edcd2392bc7a864f8d">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070108086800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a6f68b1e524144e36daa40ec790b9021c">CVMX_CIU2_SRC_IOX_INT_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01806"></a>01806 {
<a name="l01807"></a>01807     <span class="keywordflow">if</span> (!(
<a name="l01808"></a>01808           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01809"></a>01809         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01810"></a>01810     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108082800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01811"></a>01811 }
<a name="l01812"></a>01812 <span class="preprocessor">#else</span>
<a name="l01813"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6f68b1e524144e36daa40ec790b9021c">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_RML(offset) (CVMX_ADD_IO_SEG(0x0001070108082800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#afe792147acae8a4f7ef6dc20d0bb7fcc">CVMX_CIU2_SRC_IOX_INT_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01817"></a>01817 {
<a name="l01818"></a>01818     <span class="keywordflow">if</span> (!(
<a name="l01819"></a>01819           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01820"></a>01820         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01821"></a>01821     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108081800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01822"></a>01822 }
<a name="l01823"></a>01823 <span class="preprocessor">#else</span>
<a name="l01824"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afe792147acae8a4f7ef6dc20d0bb7fcc">01824</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070108081800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1478f11ebf5498ab039db4eaf4aa8170">CVMX_CIU2_SRC_IOX_INT_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01828"></a>01828 {
<a name="l01829"></a>01829     <span class="keywordflow">if</span> (!(
<a name="l01830"></a>01830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01831"></a>01831         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_IOX_INT_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01832"></a>01832     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070108080800ull) + ((offset) &amp; 1) * 0x200000ull;
<a name="l01833"></a>01833 }
<a name="l01834"></a>01834 <span class="preprocessor">#else</span>
<a name="l01835"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1478f11ebf5498ab039db4eaf4aa8170">01835</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_IOX_INT_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070108080800ull) + ((offset) &amp; 1) * 0x200000ull)</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ace00f71f7a2ff93f1742c29d44adc82f">CVMX_CIU2_SRC_PPX_IP2_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01839"></a>01839 {
<a name="l01840"></a>01840     <span class="keywordflow">if</span> (!(
<a name="l01841"></a>01841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01842"></a>01842         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01843"></a>01843     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100087000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01844"></a>01844 }
<a name="l01845"></a>01845 <span class="preprocessor">#else</span>
<a name="l01846"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ace00f71f7a2ff93f1742c29d44adc82f">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100087000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a3372ae0a593bec8f5a0608a19227d13f">CVMX_CIU2_SRC_PPX_IP2_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01850"></a>01850 {
<a name="l01851"></a>01851     <span class="keywordflow">if</span> (!(
<a name="l01852"></a>01852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01853"></a>01853         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01854"></a>01854     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100084000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01855"></a>01855 }
<a name="l01856"></a>01856 <span class="preprocessor">#else</span>
<a name="l01857"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3372ae0a593bec8f5a0608a19227d13f">01857</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100084000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a5ce442ac8bbf37a79a313bab85346964">CVMX_CIU2_SRC_PPX_IP2_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01861"></a>01861 {
<a name="l01862"></a>01862     <span class="keywordflow">if</span> (!(
<a name="l01863"></a>01863           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01864"></a>01864         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01865"></a>01865     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100088000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01866"></a>01866 }
<a name="l01867"></a>01867 <span class="preprocessor">#else</span>
<a name="l01868"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5ce442ac8bbf37a79a313bab85346964">01868</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100088000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac988a2852be604953b40a1a4c2a007f9">CVMX_CIU2_SRC_PPX_IP2_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01872"></a>01872 {
<a name="l01873"></a>01873     <span class="keywordflow">if</span> (!(
<a name="l01874"></a>01874           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01875"></a>01875         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01876"></a>01876     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100085000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01877"></a>01877 }
<a name="l01878"></a>01878 <span class="preprocessor">#else</span>
<a name="l01879"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac988a2852be604953b40a1a4c2a007f9">01879</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100085000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ae94eda5cd3d01362132ddcdb51b77c70">CVMX_CIU2_SRC_PPX_IP2_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01883"></a>01883 {
<a name="l01884"></a>01884     <span class="keywordflow">if</span> (!(
<a name="l01885"></a>01885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01886"></a>01886         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01887"></a>01887     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100083000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01888"></a>01888 }
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae94eda5cd3d01362132ddcdb51b77c70">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100083000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0fa31e671dcd1effe7effe34ea39c462">CVMX_CIU2_SRC_PPX_IP2_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01894"></a>01894 {
<a name="l01895"></a>01895     <span class="keywordflow">if</span> (!(
<a name="l01896"></a>01896           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01897"></a>01897         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01898"></a>01898     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100086000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01899"></a>01899 }
<a name="l01900"></a>01900 <span class="preprocessor">#else</span>
<a name="l01901"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0fa31e671dcd1effe7effe34ea39c462">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100086000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ac7fbf981d5df878866390225bfd16af7">CVMX_CIU2_SRC_PPX_IP2_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01905"></a>01905 {
<a name="l01906"></a>01906     <span class="keywordflow">if</span> (!(
<a name="l01907"></a>01907           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01908"></a>01908         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01909"></a>01909     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100082000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01910"></a>01910 }
<a name="l01911"></a>01911 <span class="preprocessor">#else</span>
<a name="l01912"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac7fbf981d5df878866390225bfd16af7">01912</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100082000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aa73ca64375d1f14c00da260762403c3c">CVMX_CIU2_SRC_PPX_IP2_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01916"></a>01916 {
<a name="l01917"></a>01917     <span class="keywordflow">if</span> (!(
<a name="l01918"></a>01918           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01919"></a>01919         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01920"></a>01920     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100081000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01921"></a>01921 }
<a name="l01922"></a>01922 <span class="preprocessor">#else</span>
<a name="l01923"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa73ca64375d1f14c00da260762403c3c">01923</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100081000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a554ba6e800306360fff15cec3ef4e137">CVMX_CIU2_SRC_PPX_IP2_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01927"></a>01927 {
<a name="l01928"></a>01928     <span class="keywordflow">if</span> (!(
<a name="l01929"></a>01929           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01930"></a>01930         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP2_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01931"></a>01931     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100080000ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01932"></a>01932 }
<a name="l01933"></a>01933 <span class="preprocessor">#else</span>
<a name="l01934"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a554ba6e800306360fff15cec3ef4e137">01934</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP2_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100080000ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#acbc73755deb4af3596954fc7858976fd">CVMX_CIU2_SRC_PPX_IP3_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01938"></a>01938 {
<a name="l01939"></a>01939     <span class="keywordflow">if</span> (!(
<a name="l01940"></a>01940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01941"></a>01941         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01942"></a>01942     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100087200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01943"></a>01943 }
<a name="l01944"></a>01944 <span class="preprocessor">#else</span>
<a name="l01945"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acbc73755deb4af3596954fc7858976fd">01945</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100087200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a9e131539321512b196727a57a0f2bcfd">CVMX_CIU2_SRC_PPX_IP3_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01949"></a>01949 {
<a name="l01950"></a>01950     <span class="keywordflow">if</span> (!(
<a name="l01951"></a>01951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01952"></a>01952         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01953"></a>01953     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100084200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01954"></a>01954 }
<a name="l01955"></a>01955 <span class="preprocessor">#else</span>
<a name="l01956"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9e131539321512b196727a57a0f2bcfd">01956</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100084200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a81f275d15eee3690d599bc2dee8c3818">CVMX_CIU2_SRC_PPX_IP3_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01960"></a>01960 {
<a name="l01961"></a>01961     <span class="keywordflow">if</span> (!(
<a name="l01962"></a>01962           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01963"></a>01963         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01964"></a>01964     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100088200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01965"></a>01965 }
<a name="l01966"></a>01966 <span class="preprocessor">#else</span>
<a name="l01967"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a81f275d15eee3690d599bc2dee8c3818">01967</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100088200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad6e3e2a468b3ca00fc3d418fb678051a">CVMX_CIU2_SRC_PPX_IP3_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01971"></a>01971 {
<a name="l01972"></a>01972     <span class="keywordflow">if</span> (!(
<a name="l01973"></a>01973           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01974"></a>01974         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01975"></a>01975     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100085200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01976"></a>01976 }
<a name="l01977"></a>01977 <span class="preprocessor">#else</span>
<a name="l01978"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad6e3e2a468b3ca00fc3d418fb678051a">01978</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100085200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#aed6faa5e390599455930c868303eee53">CVMX_CIU2_SRC_PPX_IP3_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01982"></a>01982 {
<a name="l01983"></a>01983     <span class="keywordflow">if</span> (!(
<a name="l01984"></a>01984           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01985"></a>01985         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01986"></a>01986     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100083200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01987"></a>01987 }
<a name="l01988"></a>01988 <span class="preprocessor">#else</span>
<a name="l01989"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aed6faa5e390599455930c868303eee53">01989</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100083200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8a38d254fa94e8326bb31b22ad1b4492">CVMX_CIU2_SRC_PPX_IP3_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01993"></a>01993 {
<a name="l01994"></a>01994     <span class="keywordflow">if</span> (!(
<a name="l01995"></a>01995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l01996"></a>01996         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01997"></a>01997     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100086200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l01998"></a>01998 }
<a name="l01999"></a>01999 <span class="preprocessor">#else</span>
<a name="l02000"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8a38d254fa94e8326bb31b22ad1b4492">02000</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100086200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a2396483656bd994c324a5f99fc27636e">CVMX_CIU2_SRC_PPX_IP3_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02004"></a>02004 {
<a name="l02005"></a>02005     <span class="keywordflow">if</span> (!(
<a name="l02006"></a>02006           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02007"></a>02007         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02008"></a>02008     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100082200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02009"></a>02009 }
<a name="l02010"></a>02010 <span class="preprocessor">#else</span>
<a name="l02011"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2396483656bd994c324a5f99fc27636e">02011</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100082200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02012"></a>02012 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#afe004f10aca136e9cfb340186f0b8360">CVMX_CIU2_SRC_PPX_IP3_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02015"></a>02015 {
<a name="l02016"></a>02016     <span class="keywordflow">if</span> (!(
<a name="l02017"></a>02017           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02018"></a>02018         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02019"></a>02019     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100081200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02020"></a>02020 }
<a name="l02021"></a>02021 <span class="preprocessor">#else</span>
<a name="l02022"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afe004f10aca136e9cfb340186f0b8360">02022</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100081200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab57a5bb63766769a80fb27ac9b9d921d">CVMX_CIU2_SRC_PPX_IP3_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02026"></a>02026 {
<a name="l02027"></a>02027     <span class="keywordflow">if</span> (!(
<a name="l02028"></a>02028           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02029"></a>02029         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP3_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02030"></a>02030     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100080200ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02031"></a>02031 }
<a name="l02032"></a>02032 <span class="preprocessor">#else</span>
<a name="l02033"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab57a5bb63766769a80fb27ac9b9d921d">02033</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP3_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100080200ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a7985e155d1f9ca8200085c60ed35c572">CVMX_CIU2_SRC_PPX_IP4_GPIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02037"></a>02037 {
<a name="l02038"></a>02038     <span class="keywordflow">if</span> (!(
<a name="l02039"></a>02039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02040"></a>02040         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_GPIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02041"></a>02041     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100087400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02042"></a>02042 }
<a name="l02043"></a>02043 <span class="preprocessor">#else</span>
<a name="l02044"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7985e155d1f9ca8200085c60ed35c572">02044</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_GPIO(offset) (CVMX_ADD_IO_SEG(0x0001070100087400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ab49a91db9df5913cffac4b4434bf3a98">CVMX_CIU2_SRC_PPX_IP4_IO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02048"></a>02048 {
<a name="l02049"></a>02049     <span class="keywordflow">if</span> (!(
<a name="l02050"></a>02050           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02051"></a>02051         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_IO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02052"></a>02052     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100084400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02053"></a>02053 }
<a name="l02054"></a>02054 <span class="preprocessor">#else</span>
<a name="l02055"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab49a91db9df5913cffac4b4434bf3a98">02055</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_IO(offset) (CVMX_ADD_IO_SEG(0x0001070100084400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02056"></a>02056 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a558a907a3a968489b5d767059890ec9f">CVMX_CIU2_SRC_PPX_IP4_MBOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02059"></a>02059 {
<a name="l02060"></a>02060     <span class="keywordflow">if</span> (!(
<a name="l02061"></a>02061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02062"></a>02062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_MBOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02063"></a>02063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100088400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02064"></a>02064 }
<a name="l02065"></a>02065 <span class="preprocessor">#else</span>
<a name="l02066"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a558a907a3a968489b5d767059890ec9f">02066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_MBOX(offset) (CVMX_ADD_IO_SEG(0x0001070100088400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#adb2c2c2d108d38df66c1e169cf207cc5">CVMX_CIU2_SRC_PPX_IP4_MEM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02070"></a>02070 {
<a name="l02071"></a>02071     <span class="keywordflow">if</span> (!(
<a name="l02072"></a>02072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02073"></a>02073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_MEM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02074"></a>02074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100085400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02075"></a>02075 }
<a name="l02076"></a>02076 <span class="preprocessor">#else</span>
<a name="l02077"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adb2c2c2d108d38df66c1e169cf207cc5">02077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_MEM(offset) (CVMX_ADD_IO_SEG(0x0001070100085400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02080"></a>02080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#abfa0a7db0850cecceefdc8e4dc5a2c65">CVMX_CIU2_SRC_PPX_IP4_MIO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02081"></a>02081 {
<a name="l02082"></a>02082     <span class="keywordflow">if</span> (!(
<a name="l02083"></a>02083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02084"></a>02084         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_MIO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02085"></a>02085     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100083400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02086"></a>02086 }
<a name="l02087"></a>02087 <span class="preprocessor">#else</span>
<a name="l02088"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abfa0a7db0850cecceefdc8e4dc5a2c65">02088</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_MIO(offset) (CVMX_ADD_IO_SEG(0x0001070100083400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02091"></a>02091 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a1448099a8f64c4aa4e7b96138ef9528b">CVMX_CIU2_SRC_PPX_IP4_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02092"></a>02092 {
<a name="l02093"></a>02093     <span class="keywordflow">if</span> (!(
<a name="l02094"></a>02094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02095"></a>02095         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_PKT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02096"></a>02096     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100086400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02097"></a>02097 }
<a name="l02098"></a>02098 <span class="preprocessor">#else</span>
<a name="l02099"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1448099a8f64c4aa4e7b96138ef9528b">02099</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_PKT(offset) (CVMX_ADD_IO_SEG(0x0001070100086400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02100"></a>02100 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a10280a8191772c049340eff5bbf43a6b">CVMX_CIU2_SRC_PPX_IP4_RML</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02103"></a>02103 {
<a name="l02104"></a>02104     <span class="keywordflow">if</span> (!(
<a name="l02105"></a>02105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02106"></a>02106         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_RML(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02107"></a>02107     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100082400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02108"></a>02108 }
<a name="l02109"></a>02109 <span class="preprocessor">#else</span>
<a name="l02110"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a10280a8191772c049340eff5bbf43a6b">02110</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_RML(offset) (CVMX_ADD_IO_SEG(0x0001070100082400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8d19b6271386aa934fd88ce2c0cab4cc">CVMX_CIU2_SRC_PPX_IP4_WDOG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02114"></a>02114 {
<a name="l02115"></a>02115     <span class="keywordflow">if</span> (!(
<a name="l02116"></a>02116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02117"></a>02117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_WDOG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02118"></a>02118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100081400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02119"></a>02119 }
<a name="l02120"></a>02120 <span class="preprocessor">#else</span>
<a name="l02121"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8d19b6271386aa934fd88ce2c0cab4cc">02121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_WDOG(offset) (CVMX_ADD_IO_SEG(0x0001070100081400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a8d673ee5516ad88954b3948272ccb5e5">CVMX_CIU2_SRC_PPX_IP4_WRKQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02125"></a>02125 {
<a name="l02126"></a>02126     <span class="keywordflow">if</span> (!(
<a name="l02127"></a>02127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02128"></a>02128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SRC_PPX_IP4_WRKQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02129"></a>02129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100080400ull) + ((offset) &amp; 31) * 0x200000ull;
<a name="l02130"></a>02130 }
<a name="l02131"></a>02131 <span class="preprocessor">#else</span>
<a name="l02132"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8d673ee5516ad88954b3948272ccb5e5">02132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SRC_PPX_IP4_WRKQ(offset) (CVMX_ADD_IO_SEG(0x0001070100080400ull) + ((offset) &amp; 31) * 0x200000ull)</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02135"></a>02135 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#ad58d04a75b5199be6168c08546627a8b">CVMX_CIU2_SUM_IOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02136"></a>02136 {
<a name="l02137"></a>02137     <span class="keywordflow">if</span> (!(
<a name="l02138"></a>02138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02139"></a>02139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SUM_IOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02140"></a>02140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100000800ull) + ((offset) &amp; 1) * 8;
<a name="l02141"></a>02141 }
<a name="l02142"></a>02142 <span class="preprocessor">#else</span>
<a name="l02143"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad58d04a75b5199be6168c08546627a8b">02143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SUM_IOX_INT(offset) (CVMX_ADD_IO_SEG(0x0001070100000800ull) + ((offset) &amp; 1) * 8)</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0d254b87dc8a07d3e9f5dc664b19348e">CVMX_CIU2_SUM_PPX_IP2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02147"></a>02147 {
<a name="l02148"></a>02148     <span class="keywordflow">if</span> (!(
<a name="l02149"></a>02149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02150"></a>02150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SUM_PPX_IP2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02151"></a>02151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100000000ull) + ((offset) &amp; 31) * 8;
<a name="l02152"></a>02152 }
<a name="l02153"></a>02153 <span class="preprocessor">#else</span>
<a name="l02154"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0d254b87dc8a07d3e9f5dc664b19348e">02154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SUM_PPX_IP2(offset) (CVMX_ADD_IO_SEG(0x0001070100000000ull) + ((offset) &amp; 31) * 8)</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a00ee6b7e51834f3766314537c0260dd0">CVMX_CIU2_SUM_PPX_IP3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02158"></a>02158 {
<a name="l02159"></a>02159     <span class="keywordflow">if</span> (!(
<a name="l02160"></a>02160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02161"></a>02161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SUM_PPX_IP3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02162"></a>02162     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100000200ull) + ((offset) &amp; 31) * 8;
<a name="l02163"></a>02163 }
<a name="l02164"></a>02164 <span class="preprocessor">#else</span>
<a name="l02165"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a00ee6b7e51834f3766314537c0260dd0">02165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SUM_PPX_IP3(offset) (CVMX_ADD_IO_SEG(0x0001070100000200ull) + ((offset) &amp; 31) * 8)</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ciu2-defs_8h.html#a0ef939790925898e91d9c01859e1ea41">CVMX_CIU2_SUM_PPX_IP4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02169"></a>02169 {
<a name="l02170"></a>02170     <span class="keywordflow">if</span> (!(
<a name="l02171"></a>02171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02172"></a>02172         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CIU2_SUM_PPX_IP4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02173"></a>02173     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070100000400ull) + ((offset) &amp; 31) * 8;
<a name="l02174"></a>02174 }
<a name="l02175"></a>02175 <span class="preprocessor">#else</span>
<a name="l02176"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0ef939790925898e91d9c01859e1ea41">02176</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CIU2_SUM_PPX_IP4(offset) (CVMX_ADD_IO_SEG(0x0001070100000400ull) + ((offset) &amp; 31) * 8)</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02178"></a>02178 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02179"></a>02179 <span class="comment">/**</span>
<a name="l02180"></a>02180 <span class="comment"> * cvmx_ciu2_ack_io#_int</span>
<a name="l02181"></a>02181 <span class="comment"> */</span>
<a name="l02182"></a><a class="code" href="unioncvmx__ciu2__ack__iox__int.html">02182</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__iox__int.html" title="cvmx_ciu2_ack_io::_int">cvmx_ciu2_ack_iox_int</a> {
<a name="l02183"></a><a class="code" href="unioncvmx__ciu2__ack__iox__int.html#ae78141345cfc186dd898d628c67ca080">02183</a>     uint64_t <a class="code" href="unioncvmx__ciu2__ack__iox__int.html#ae78141345cfc186dd898d628c67ca080">u64</a>;
<a name="l02184"></a><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html">02184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html">cvmx_ciu2_ack_iox_int_s</a> {
<a name="l02185"></a>02185 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02186"></a>02186 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ac878f9cbb8c6e6e7a0f543ea7809a9f0">reserved_1_63</a>                : 63;
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ade8a5c5c8c1c399bee7b16a42fc4ef57">ack</a>                          : 1;  <span class="comment">/**&lt; Read to clear the corresponding interrupt for</span>
<a name="l02188"></a>02188 <span class="comment">                                                         certain PP/IRQ. Without this read the interrupt</span>
<a name="l02189"></a>02189 <span class="comment">                                                         will not deassert until the next CIU interrupt scan</span>
<a name="l02190"></a>02190 <span class="comment">                                                         up to 200 cycles away. */</span>
<a name="l02191"></a>02191 <span class="preprocessor">#else</span>
<a name="l02192"></a><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ade8a5c5c8c1c399bee7b16a42fc4ef57">02192</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ade8a5c5c8c1c399bee7b16a42fc4ef57">ack</a>                          : 1;
<a name="l02193"></a><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ac878f9cbb8c6e6e7a0f543ea7809a9f0">02193</a>     uint64_t <a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html#ac878f9cbb8c6e6e7a0f543ea7809a9f0">reserved_1_63</a>                : 63;
<a name="l02194"></a>02194 <span class="preprocessor">#endif</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__ack__iox__int.html#a9473e5b63e0ec57e7f461e0fecd25369">s</a>;
<a name="l02196"></a><a class="code" href="unioncvmx__ciu2__ack__iox__int.html#a82a1e05ef5d13cc88fab05ddad2401f4">02196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html">cvmx_ciu2_ack_iox_int_s</a>        <a class="code" href="unioncvmx__ciu2__ack__iox__int.html#a82a1e05ef5d13cc88fab05ddad2401f4">cn68xx</a>;
<a name="l02197"></a><a class="code" href="unioncvmx__ciu2__ack__iox__int.html#affbdc4cdbf30a4ec2ecb59cea89d86c7">02197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__iox__int_1_1cvmx__ciu2__ack__iox__int__s.html">cvmx_ciu2_ack_iox_int_s</a>        <a class="code" href="unioncvmx__ciu2__ack__iox__int.html#affbdc4cdbf30a4ec2ecb59cea89d86c7">cn68xxp1</a>;
<a name="l02198"></a>02198 };
<a name="l02199"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a34b4ad698c7420dd2c25d638b6a18783">02199</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__iox__int.html" title="cvmx_ciu2_ack_io::_int">cvmx_ciu2_ack_iox_int</a> <a class="code" href="unioncvmx__ciu2__ack__iox__int.html" title="cvmx_ciu2_ack_io::_int">cvmx_ciu2_ack_iox_int_t</a>;
<a name="l02200"></a>02200 <span class="comment"></span>
<a name="l02201"></a>02201 <span class="comment">/**</span>
<a name="l02202"></a>02202 <span class="comment"> * cvmx_ciu2_ack_pp#_ip2</span>
<a name="l02203"></a>02203 <span class="comment"> *</span>
<a name="l02204"></a>02204 <span class="comment"> * CIU2_ACK_PPX_IPx      (Pass 2)</span>
<a name="l02205"></a>02205 <span class="comment"> *</span>
<a name="l02206"></a>02206 <span class="comment"> */</span>
<a name="l02207"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html">02207</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html" title="cvmx_ciu2_ack_pp::_ip2">cvmx_ciu2_ack_ppx_ip2</a> {
<a name="l02208"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#a5dc51cb7b1db26ccf123d6abb85a90c5">02208</a>     uint64_t <a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#a5dc51cb7b1db26ccf123d6abb85a90c5">u64</a>;
<a name="l02209"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html">02209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html">cvmx_ciu2_ack_ppx_ip2_s</a> {
<a name="l02210"></a>02210 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#ab69265fc5b44d98116eb168f9f196865">reserved_1_63</a>                : 63;
<a name="l02212"></a>02212     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#a4c58e380a5ae642ce91aba5a97adb470">ack</a>                          : 1;  <span class="comment">/**&lt; Read to clear the corresponding interrupt for</span>
<a name="l02213"></a>02213 <span class="comment">                                                         certain PP/IRQ. Without this read the interrupt</span>
<a name="l02214"></a>02214 <span class="comment">                                                         will not deassert until the next CIU interrupt scan</span>
<a name="l02215"></a>02215 <span class="comment">                                                         up to 200 cycles away. */</span>
<a name="l02216"></a>02216 <span class="preprocessor">#else</span>
<a name="l02217"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#a4c58e380a5ae642ce91aba5a97adb470">02217</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#a4c58e380a5ae642ce91aba5a97adb470">ack</a>                          : 1;
<a name="l02218"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#ab69265fc5b44d98116eb168f9f196865">02218</a>     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html#ab69265fc5b44d98116eb168f9f196865">reserved_1_63</a>                : 63;
<a name="l02219"></a>02219 <span class="preprocessor">#endif</span>
<a name="l02220"></a>02220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#ad40347e2b8c753c0b19f82586d21b2fe">s</a>;
<a name="l02221"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#a2902b191f87383807e515751f7f41a23">02221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html">cvmx_ciu2_ack_ppx_ip2_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#a2902b191f87383807e515751f7f41a23">cn68xx</a>;
<a name="l02222"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#aee1fc7b91b2589e10598423826668e2f">02222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip2_1_1cvmx__ciu2__ack__ppx__ip2__s.html">cvmx_ciu2_ack_ppx_ip2_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html#aee1fc7b91b2589e10598423826668e2f">cn68xxp1</a>;
<a name="l02223"></a>02223 };
<a name="l02224"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2d5ae90ca4c47848620ea9d54f9eca22">02224</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html" title="cvmx_ciu2_ack_pp::_ip2">cvmx_ciu2_ack_ppx_ip2</a> <a class="code" href="unioncvmx__ciu2__ack__ppx__ip2.html" title="cvmx_ciu2_ack_pp::_ip2">cvmx_ciu2_ack_ppx_ip2_t</a>;
<a name="l02225"></a>02225 <span class="comment"></span>
<a name="l02226"></a>02226 <span class="comment">/**</span>
<a name="l02227"></a>02227 <span class="comment"> * cvmx_ciu2_ack_pp#_ip3</span>
<a name="l02228"></a>02228 <span class="comment"> */</span>
<a name="l02229"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html">02229</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html" title="cvmx_ciu2_ack_pp::_ip3">cvmx_ciu2_ack_ppx_ip3</a> {
<a name="l02230"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#aff4e653f3074921a55a5d39a99f4ca7d">02230</a>     uint64_t <a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#aff4e653f3074921a55a5d39a99f4ca7d">u64</a>;
<a name="l02231"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html">02231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html">cvmx_ciu2_ack_ppx_ip3_s</a> {
<a name="l02232"></a>02232 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a41321c564e463c28a301a45e54795fb9">reserved_1_63</a>                : 63;
<a name="l02234"></a>02234     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a39fccf764006a9080794d41818debeee">ack</a>                          : 1;  <span class="comment">/**&lt; Read to clear the corresponding interrupt for</span>
<a name="l02235"></a>02235 <span class="comment">                                                         certain PP/IRQ. Without this read the interrupt</span>
<a name="l02236"></a>02236 <span class="comment">                                                         will not deassert until the next CIU interrupt scan</span>
<a name="l02237"></a>02237 <span class="comment">                                                         up to 200 cycles away. */</span>
<a name="l02238"></a>02238 <span class="preprocessor">#else</span>
<a name="l02239"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a39fccf764006a9080794d41818debeee">02239</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a39fccf764006a9080794d41818debeee">ack</a>                          : 1;
<a name="l02240"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a41321c564e463c28a301a45e54795fb9">02240</a>     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html#a41321c564e463c28a301a45e54795fb9">reserved_1_63</a>                : 63;
<a name="l02241"></a>02241 <span class="preprocessor">#endif</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#a247e5a4fd15f2cb3da04b946f5fcc90a">s</a>;
<a name="l02243"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#a3198ce282824f0433f18afad121820af">02243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html">cvmx_ciu2_ack_ppx_ip3_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#a3198ce282824f0433f18afad121820af">cn68xx</a>;
<a name="l02244"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#a5e43ffa2f8ea91e228979849bda5a760">02244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip3_1_1cvmx__ciu2__ack__ppx__ip3__s.html">cvmx_ciu2_ack_ppx_ip3_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html#a5e43ffa2f8ea91e228979849bda5a760">cn68xxp1</a>;
<a name="l02245"></a>02245 };
<a name="l02246"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab1d20d2203807f3b3355bcd2346b4e7e">02246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html" title="cvmx_ciu2_ack_pp::_ip3">cvmx_ciu2_ack_ppx_ip3</a> <a class="code" href="unioncvmx__ciu2__ack__ppx__ip3.html" title="cvmx_ciu2_ack_pp::_ip3">cvmx_ciu2_ack_ppx_ip3_t</a>;
<a name="l02247"></a>02247 <span class="comment"></span>
<a name="l02248"></a>02248 <span class="comment">/**</span>
<a name="l02249"></a>02249 <span class="comment"> * cvmx_ciu2_ack_pp#_ip4</span>
<a name="l02250"></a>02250 <span class="comment"> */</span>
<a name="l02251"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html">02251</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html" title="cvmx_ciu2_ack_pp::_ip4">cvmx_ciu2_ack_ppx_ip4</a> {
<a name="l02252"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#ac8d4a2c759149973ca4be31747fef3b6">02252</a>     uint64_t <a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#ac8d4a2c759149973ca4be31747fef3b6">u64</a>;
<a name="l02253"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html">02253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html">cvmx_ciu2_ack_ppx_ip4_s</a> {
<a name="l02254"></a>02254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#af23d0db31813d4c226cd532e52785838">reserved_1_63</a>                : 63;
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#ac8c87354bbb41fffee31066f62a1c4bd">ack</a>                          : 1;  <span class="comment">/**&lt; Read to clear the corresponding interrupt for</span>
<a name="l02257"></a>02257 <span class="comment">                                                         certain PP/IRQ. Without this read the interrupt</span>
<a name="l02258"></a>02258 <span class="comment">                                                         will not deassert until the next CIU interrupt scan</span>
<a name="l02259"></a>02259 <span class="comment">                                                         up to 200 cycles away. */</span>
<a name="l02260"></a>02260 <span class="preprocessor">#else</span>
<a name="l02261"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#ac8c87354bbb41fffee31066f62a1c4bd">02261</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#ac8c87354bbb41fffee31066f62a1c4bd">ack</a>                          : 1;
<a name="l02262"></a><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#af23d0db31813d4c226cd532e52785838">02262</a>     uint64_t <a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html#af23d0db31813d4c226cd532e52785838">reserved_1_63</a>                : 63;
<a name="l02263"></a>02263 <span class="preprocessor">#endif</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#a8f4464c582a6525aea49e99971d6366f">s</a>;
<a name="l02265"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#a1a6b5dabd88f98a46180af7120232047">02265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html">cvmx_ciu2_ack_ppx_ip4_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#a1a6b5dabd88f98a46180af7120232047">cn68xx</a>;
<a name="l02266"></a><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#a812af0b9eec9dced2b3b9f2a912350ca">02266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__ack__ppx__ip4_1_1cvmx__ciu2__ack__ppx__ip4__s.html">cvmx_ciu2_ack_ppx_ip4_s</a>        <a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html#a812af0b9eec9dced2b3b9f2a912350ca">cn68xxp1</a>;
<a name="l02267"></a>02267 };
<a name="l02268"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acbd81cd039810beb1f12cc3eaa94e763">02268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html" title="cvmx_ciu2_ack_pp::_ip4">cvmx_ciu2_ack_ppx_ip4</a> <a class="code" href="unioncvmx__ciu2__ack__ppx__ip4.html" title="cvmx_ciu2_ack_pp::_ip4">cvmx_ciu2_ack_ppx_ip4_t</a>;
<a name="l02269"></a>02269 <span class="comment"></span>
<a name="l02270"></a>02270 <span class="comment">/**</span>
<a name="l02271"></a>02271 <span class="comment"> * cvmx_ciu2_en_io#_int_gpio</span>
<a name="l02272"></a>02272 <span class="comment"> */</span>
<a name="l02273"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html">02273</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html" title="cvmx_ciu2_en_io::_int_gpio">cvmx_ciu2_en_iox_int_gpio</a> {
<a name="l02274"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#a7745ba37965790a2cb79c8316729b08f">02274</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#a7745ba37965790a2cb79c8316729b08f">u64</a>;
<a name="l02275"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html">02275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html">cvmx_ciu2_en_iox_int_gpio_s</a> {
<a name="l02276"></a>02276 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02277"></a>02277 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a4927f071f77cce6f8834ff9eb106b4be">reserved_16_63</a>               : 48;
<a name="l02278"></a>02278     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a361469185ec7f4cbb992892f7b7bb574">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt-enable */</span>
<a name="l02279"></a>02279 <span class="preprocessor">#else</span>
<a name="l02280"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a361469185ec7f4cbb992892f7b7bb574">02280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a361469185ec7f4cbb992892f7b7bb574">gpio</a>                         : 16;
<a name="l02281"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a4927f071f77cce6f8834ff9eb106b4be">02281</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html#a4927f071f77cce6f8834ff9eb106b4be">reserved_16_63</a>               : 48;
<a name="l02282"></a>02282 <span class="preprocessor">#endif</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#a824c3a005ecc889393cf4908df34d58c">s</a>;
<a name="l02284"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#a816cdc6e4d22cb2a8f5a48689eb03cb3">02284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html">cvmx_ciu2_en_iox_int_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#a816cdc6e4d22cb2a8f5a48689eb03cb3">cn68xx</a>;
<a name="l02285"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#adcd0587a1479c22584d03bb7d9f7a801">02285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio_1_1cvmx__ciu2__en__iox__int__gpio__s.html">cvmx_ciu2_en_iox_int_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html#adcd0587a1479c22584d03bb7d9f7a801">cn68xxp1</a>;
<a name="l02286"></a>02286 };
<a name="l02287"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a99d039d6bcbfe2e016f0d6170354ab5c">02287</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html" title="cvmx_ciu2_en_io::_int_gpio">cvmx_ciu2_en_iox_int_gpio</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio.html" title="cvmx_ciu2_en_io::_int_gpio">cvmx_ciu2_en_iox_int_gpio_t</a>;
<a name="l02288"></a>02288 <span class="comment"></span>
<a name="l02289"></a>02289 <span class="comment">/**</span>
<a name="l02290"></a>02290 <span class="comment"> * cvmx_ciu2_en_io#_int_gpio_w1c</span>
<a name="l02291"></a>02291 <span class="comment"> */</span>
<a name="l02292"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html">02292</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html" title="cvmx_ciu2_en_io::_int_gpio_w1c">cvmx_ciu2_en_iox_int_gpio_w1c</a> {
<a name="l02293"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#a247670102199989d131dc44af5619436">02293</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#a247670102199989d131dc44af5619436">u64</a>;
<a name="l02294"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html">02294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html">cvmx_ciu2_en_iox_int_gpio_w1c_s</a> {
<a name="l02295"></a>02295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#aa08636e2e32e4f041d0acb83674a6d2d">reserved_16_63</a>               : 48;
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#ad0bb29ea00a4bf495a7450e302162864">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_GPIO[GPIO] */</span>
<a name="l02298"></a>02298 <span class="preprocessor">#else</span>
<a name="l02299"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#ad0bb29ea00a4bf495a7450e302162864">02299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#ad0bb29ea00a4bf495a7450e302162864">gpio</a>                         : 16;
<a name="l02300"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#aa08636e2e32e4f041d0acb83674a6d2d">02300</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html#aa08636e2e32e4f041d0acb83674a6d2d">reserved_16_63</a>               : 48;
<a name="l02301"></a>02301 <span class="preprocessor">#endif</span>
<a name="l02302"></a>02302 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#afac94cd79cf6cd6c14ee6c1167403082">s</a>;
<a name="l02303"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#ad7ce5422a8c66982a060528a5a3bc687">02303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html">cvmx_ciu2_en_iox_int_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#ad7ce5422a8c66982a060528a5a3bc687">cn68xx</a>;
<a name="l02304"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#a993f06bf26ba142ea831679c6a11008a">02304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1c_1_1cvmx__ciu2__en__iox__int__gpio__w1c__s.html">cvmx_ciu2_en_iox_int_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html#a993f06bf26ba142ea831679c6a11008a">cn68xxp1</a>;
<a name="l02305"></a>02305 };
<a name="l02306"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4a35435076c13057e5428b27f4c125a6">02306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html" title="cvmx_ciu2_en_io::_int_gpio_w1c">cvmx_ciu2_en_iox_int_gpio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1c.html" title="cvmx_ciu2_en_io::_int_gpio_w1c">cvmx_ciu2_en_iox_int_gpio_w1c_t</a>;
<a name="l02307"></a>02307 <span class="comment"></span>
<a name="l02308"></a>02308 <span class="comment">/**</span>
<a name="l02309"></a>02309 <span class="comment"> * cvmx_ciu2_en_io#_int_gpio_w1s</span>
<a name="l02310"></a>02310 <span class="comment"> */</span>
<a name="l02311"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html">02311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html" title="cvmx_ciu2_en_io::_int_gpio_w1s">cvmx_ciu2_en_iox_int_gpio_w1s</a> {
<a name="l02312"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#a031f29dd2e24589fafcf56dd07acfb26">02312</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#a031f29dd2e24589fafcf56dd07acfb26">u64</a>;
<a name="l02313"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html">02313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html">cvmx_ciu2_en_iox_int_gpio_w1s_s</a> {
<a name="l02314"></a>02314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#ae982bc30f4a10f8d84740de82d08a506">reserved_16_63</a>               : 48;
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#a620abc2627dec9c3993d762bf5893696">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enable,write 1 to enable CIU2_EN */</span>
<a name="l02317"></a>02317 <span class="preprocessor">#else</span>
<a name="l02318"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#a620abc2627dec9c3993d762bf5893696">02318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#a620abc2627dec9c3993d762bf5893696">gpio</a>                         : 16;
<a name="l02319"></a><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#ae982bc30f4a10f8d84740de82d08a506">02319</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html#ae982bc30f4a10f8d84740de82d08a506">reserved_16_63</a>               : 48;
<a name="l02320"></a>02320 <span class="preprocessor">#endif</span>
<a name="l02321"></a>02321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#ae7d1f4f94e15e10ae0b7d00dc9db1dc5">s</a>;
<a name="l02322"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#ac94f9ef2affe0d3f9c8e816308524c0b">02322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html">cvmx_ciu2_en_iox_int_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#ac94f9ef2affe0d3f9c8e816308524c0b">cn68xx</a>;
<a name="l02323"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#a96dca5772e0d9ea0bb4ae1005892896a">02323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__gpio__w1s_1_1cvmx__ciu2__en__iox__int__gpio__w1s__s.html">cvmx_ciu2_en_iox_int_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html#a96dca5772e0d9ea0bb4ae1005892896a">cn68xxp1</a>;
<a name="l02324"></a>02324 };
<a name="l02325"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a349df2f288eeb464024550d3c7e3a085">02325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html" title="cvmx_ciu2_en_io::_int_gpio_w1s">cvmx_ciu2_en_iox_int_gpio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__gpio__w1s.html" title="cvmx_ciu2_en_io::_int_gpio_w1s">cvmx_ciu2_en_iox_int_gpio_w1s_t</a>;
<a name="l02326"></a>02326 <span class="comment"></span>
<a name="l02327"></a>02327 <span class="comment">/**</span>
<a name="l02328"></a>02328 <span class="comment"> * cvmx_ciu2_en_io#_int_io</span>
<a name="l02329"></a>02329 <span class="comment"> */</span>
<a name="l02330"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html">02330</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html" title="cvmx_ciu2_en_io::_int_io">cvmx_ciu2_en_iox_int_io</a> {
<a name="l02331"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a27d281a3902f4b65c0afabb18a0ebd73">02331</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a27d281a3902f4b65c0afabb18a0ebd73">u64</a>;
<a name="l02332"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html">02332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html">cvmx_ciu2_en_iox_int_io_s</a> {
<a name="l02333"></a>02333 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a79eb7189a9fd7aeb074e8e855c17942e">reserved_34_63</a>               : 30;
<a name="l02335"></a>02335     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a85d874a62cc7347abd3d2bab8f34bed9">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt-enable */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ada70db8f2fc342fb183d13c12abcf99f">reserved_18_31</a>               : 14;
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a90f7878c3fca3a45c23cf405a2458c4d">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA interrupt-enable */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a7dc353487c9e45f1e4d5cd20f3cfa30e">reserved_13_15</a>               : 3;
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a447f6c7f8e3afdce45b24c94f872961e">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit interrupt-enable</span>
<a name="l02340"></a>02340 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l02341"></a>02341     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a128dc1ab3da5d67d729ad433247e7e9e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI  interrupt-enable */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ae1dbea1e1b2eeeb2b477cb6ba242ce51">reserved_4_7</a>                 : 4;
<a name="l02343"></a>02343     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a31640bde66b8f27ffcc62029f29be874">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt-enable */</span>
<a name="l02344"></a>02344 <span class="preprocessor">#else</span>
<a name="l02345"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a31640bde66b8f27ffcc62029f29be874">02345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a31640bde66b8f27ffcc62029f29be874">pci_intr</a>                     : 4;
<a name="l02346"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ae1dbea1e1b2eeeb2b477cb6ba242ce51">02346</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ae1dbea1e1b2eeeb2b477cb6ba242ce51">reserved_4_7</a>                 : 4;
<a name="l02347"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a128dc1ab3da5d67d729ad433247e7e9e">02347</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a128dc1ab3da5d67d729ad433247e7e9e">pci_msi</a>                      : 4;
<a name="l02348"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a447f6c7f8e3afdce45b24c94f872961e">02348</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a447f6c7f8e3afdce45b24c94f872961e">msired</a>                       : 1;
<a name="l02349"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a7dc353487c9e45f1e4d5cd20f3cfa30e">02349</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a7dc353487c9e45f1e4d5cd20f3cfa30e">reserved_13_15</a>               : 3;
<a name="l02350"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a90f7878c3fca3a45c23cf405a2458c4d">02350</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a90f7878c3fca3a45c23cf405a2458c4d">pci_inta</a>                     : 2;
<a name="l02351"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ada70db8f2fc342fb183d13c12abcf99f">02351</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#ada70db8f2fc342fb183d13c12abcf99f">reserved_18_31</a>               : 14;
<a name="l02352"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a85d874a62cc7347abd3d2bab8f34bed9">02352</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a85d874a62cc7347abd3d2bab8f34bed9">pem</a>                          : 2;
<a name="l02353"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a79eb7189a9fd7aeb074e8e855c17942e">02353</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html#a79eb7189a9fd7aeb074e8e855c17942e">reserved_34_63</a>               : 30;
<a name="l02354"></a>02354 <span class="preprocessor">#endif</span>
<a name="l02355"></a>02355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#af2520b490c052416a25d59c48bf1f955">s</a>;
<a name="l02356"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a20aabce60ee2c784099754b43062612c">02356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html">cvmx_ciu2_en_iox_int_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a20aabce60ee2c784099754b43062612c">cn68xx</a>;
<a name="l02357"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a97de921086029a4279ddbe603d7a7eec">02357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io_1_1cvmx__ciu2__en__iox__int__io__s.html">cvmx_ciu2_en_iox_int_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__iox__int__io.html#a97de921086029a4279ddbe603d7a7eec">cn68xxp1</a>;
<a name="l02358"></a>02358 };
<a name="l02359"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aec5f3a6886d42b27782ec2e50b2594ef">02359</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io.html" title="cvmx_ciu2_en_io::_int_io">cvmx_ciu2_en_iox_int_io</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__io.html" title="cvmx_ciu2_en_io::_int_io">cvmx_ciu2_en_iox_int_io_t</a>;
<a name="l02360"></a>02360 <span class="comment"></span>
<a name="l02361"></a>02361 <span class="comment">/**</span>
<a name="l02362"></a>02362 <span class="comment"> * cvmx_ciu2_en_io#_int_io_w1c</span>
<a name="l02363"></a>02363 <span class="comment"> */</span>
<a name="l02364"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html">02364</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html" title="cvmx_ciu2_en_io::_int_io_w1c">cvmx_ciu2_en_iox_int_io_w1c</a> {
<a name="l02365"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#a6446c568660030b236c5630eccadbe1b">02365</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#a6446c568660030b236c5630eccadbe1b">u64</a>;
<a name="l02366"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html">02366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html">cvmx_ciu2_en_iox_int_io_w1c_s</a> {
<a name="l02367"></a>02367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a5280068612ed6eb2f8f7af03af4e9a50">reserved_34_63</a>               : 30;
<a name="l02369"></a>02369     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a64da6e4ec4f619a86104b3d0aa4db1f5">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l02370"></a>02370     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#ae8972a8eddce40423077a5a67ed90e3d">reserved_18_31</a>               : 14;
<a name="l02371"></a>02371     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aa97e69549d65877af650272aa311811a">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l02372"></a>02372     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a61db821643840b1c8764499d41b92b66">reserved_13_15</a>               : 3;
<a name="l02373"></a>02373     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#acb41fa5c533d13315400fee0b450069f">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l02374"></a>02374 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a4d55e1ef61d482ced6e9a5e17887dd17">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l02376"></a>02376     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aef62166315375e6e8de0512f22661fb4">reserved_4_7</a>                 : 4;
<a name="l02377"></a>02377     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a7fc697dd0939d69cd347760ea231b11b">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l02378"></a>02378 <span class="preprocessor">#else</span>
<a name="l02379"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a7fc697dd0939d69cd347760ea231b11b">02379</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a7fc697dd0939d69cd347760ea231b11b">pci_intr</a>                     : 4;
<a name="l02380"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aef62166315375e6e8de0512f22661fb4">02380</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aef62166315375e6e8de0512f22661fb4">reserved_4_7</a>                 : 4;
<a name="l02381"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a4d55e1ef61d482ced6e9a5e17887dd17">02381</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a4d55e1ef61d482ced6e9a5e17887dd17">pci_msi</a>                      : 4;
<a name="l02382"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#acb41fa5c533d13315400fee0b450069f">02382</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#acb41fa5c533d13315400fee0b450069f">msired</a>                       : 1;
<a name="l02383"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a61db821643840b1c8764499d41b92b66">02383</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a61db821643840b1c8764499d41b92b66">reserved_13_15</a>               : 3;
<a name="l02384"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aa97e69549d65877af650272aa311811a">02384</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#aa97e69549d65877af650272aa311811a">pci_inta</a>                     : 2;
<a name="l02385"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#ae8972a8eddce40423077a5a67ed90e3d">02385</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#ae8972a8eddce40423077a5a67ed90e3d">reserved_18_31</a>               : 14;
<a name="l02386"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a64da6e4ec4f619a86104b3d0aa4db1f5">02386</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a64da6e4ec4f619a86104b3d0aa4db1f5">pem</a>                          : 2;
<a name="l02387"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a5280068612ed6eb2f8f7af03af4e9a50">02387</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html#a5280068612ed6eb2f8f7af03af4e9a50">reserved_34_63</a>               : 30;
<a name="l02388"></a>02388 <span class="preprocessor">#endif</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#a38e3a0a81f0b3d01f8e6d9f466486f46">s</a>;
<a name="l02390"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#af0fbe32ed1cc50159dbb7d3ce4624772">02390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html">cvmx_ciu2_en_iox_int_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#af0fbe32ed1cc50159dbb7d3ce4624772">cn68xx</a>;
<a name="l02391"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#a780aaeed2ed009b73976d8b4229b6061">02391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1c_1_1cvmx__ciu2__en__iox__int__io__w1c__s.html">cvmx_ciu2_en_iox_int_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html#a780aaeed2ed009b73976d8b4229b6061">cn68xxp1</a>;
<a name="l02392"></a>02392 };
<a name="l02393"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0fb29e7cbba75b33e7b2bee60c2f91f7">02393</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html" title="cvmx_ciu2_en_io::_int_io_w1c">cvmx_ciu2_en_iox_int_io_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1c.html" title="cvmx_ciu2_en_io::_int_io_w1c">cvmx_ciu2_en_iox_int_io_w1c_t</a>;
<a name="l02394"></a>02394 <span class="comment"></span>
<a name="l02395"></a>02395 <span class="comment">/**</span>
<a name="l02396"></a>02396 <span class="comment"> * cvmx_ciu2_en_io#_int_io_w1s</span>
<a name="l02397"></a>02397 <span class="comment"> */</span>
<a name="l02398"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html">02398</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html" title="cvmx_ciu2_en_io::_int_io_w1s">cvmx_ciu2_en_iox_int_io_w1s</a> {
<a name="l02399"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#ac1b86dbbe53d62634817ba6259bc8d64">02399</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#ac1b86dbbe53d62634817ba6259bc8d64">u64</a>;
<a name="l02400"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html">02400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html">cvmx_ciu2_en_iox_int_io_w1s_s</a> {
<a name="l02401"></a>02401 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02402"></a>02402 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a30f4febb8f63d0fcccfe440eeabad9da">reserved_34_63</a>               : 30;
<a name="l02403"></a>02403     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1e78d5dc100176e460214636d934c3fe">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l02404"></a>02404     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1209624dee42e00b4816dea3e3800361">reserved_18_31</a>               : 14;
<a name="l02405"></a>02405     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#add12ae9635b10951ab9d2d9b7a375e95">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l02406"></a>02406     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1fabe9683dc2e0de163932343058f295">reserved_13_15</a>               : 3;
<a name="l02407"></a>02407     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#ab4127a75e8d757d341ebc6d879114516">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l02408"></a>02408 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l02409"></a>02409     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#aecca12cd7b72da6097cfc705e27ed91b">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l02410"></a>02410     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a684ad0e0a5ceace7f2a32f29dda9c375">reserved_4_7</a>                 : 4;
<a name="l02411"></a>02411     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a5fb75df037a417f9d71fe80893bc5534">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#else</span>
<a name="l02413"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a5fb75df037a417f9d71fe80893bc5534">02413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a5fb75df037a417f9d71fe80893bc5534">pci_intr</a>                     : 4;
<a name="l02414"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a684ad0e0a5ceace7f2a32f29dda9c375">02414</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a684ad0e0a5ceace7f2a32f29dda9c375">reserved_4_7</a>                 : 4;
<a name="l02415"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#aecca12cd7b72da6097cfc705e27ed91b">02415</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#aecca12cd7b72da6097cfc705e27ed91b">pci_msi</a>                      : 4;
<a name="l02416"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#ab4127a75e8d757d341ebc6d879114516">02416</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#ab4127a75e8d757d341ebc6d879114516">msired</a>                       : 1;
<a name="l02417"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1fabe9683dc2e0de163932343058f295">02417</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1fabe9683dc2e0de163932343058f295">reserved_13_15</a>               : 3;
<a name="l02418"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#add12ae9635b10951ab9d2d9b7a375e95">02418</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#add12ae9635b10951ab9d2d9b7a375e95">pci_inta</a>                     : 2;
<a name="l02419"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1209624dee42e00b4816dea3e3800361">02419</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1209624dee42e00b4816dea3e3800361">reserved_18_31</a>               : 14;
<a name="l02420"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1e78d5dc100176e460214636d934c3fe">02420</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a1e78d5dc100176e460214636d934c3fe">pem</a>                          : 2;
<a name="l02421"></a><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a30f4febb8f63d0fcccfe440eeabad9da">02421</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html#a30f4febb8f63d0fcccfe440eeabad9da">reserved_34_63</a>               : 30;
<a name="l02422"></a>02422 <span class="preprocessor">#endif</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#afea324f717eb985ad414de1a3c7f1ed0">s</a>;
<a name="l02424"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#ac831cbef1f21b09c6a7392d4056e70e6">02424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html">cvmx_ciu2_en_iox_int_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#ac831cbef1f21b09c6a7392d4056e70e6">cn68xx</a>;
<a name="l02425"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#a2fa0349df6e7ce52791bdc3c27febe49">02425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__io__w1s_1_1cvmx__ciu2__en__iox__int__io__w1s__s.html">cvmx_ciu2_en_iox_int_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html#a2fa0349df6e7ce52791bdc3c27febe49">cn68xxp1</a>;
<a name="l02426"></a>02426 };
<a name="l02427"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8ec1e0472d551c1bf509630eadfd05a5">02427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html" title="cvmx_ciu2_en_io::_int_io_w1s">cvmx_ciu2_en_iox_int_io_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__io__w1s.html" title="cvmx_ciu2_en_io::_int_io_w1s">cvmx_ciu2_en_iox_int_io_w1s_t</a>;
<a name="l02428"></a>02428 <span class="comment"></span>
<a name="l02429"></a>02429 <span class="comment">/**</span>
<a name="l02430"></a>02430 <span class="comment"> * cvmx_ciu2_en_io#_int_mbox</span>
<a name="l02431"></a>02431 <span class="comment"> */</span>
<a name="l02432"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html">02432</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html" title="cvmx_ciu2_en_io::_int_mbox">cvmx_ciu2_en_iox_int_mbox</a> {
<a name="l02433"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a98c7e2f14e95acf1bd86af4c2732a03f">02433</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a98c7e2f14e95acf1bd86af4c2732a03f">u64</a>;
<a name="l02434"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html">02434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html">cvmx_ciu2_en_iox_int_mbox_s</a> {
<a name="l02435"></a>02435 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#aab6875ea2a48ae1faaf0e1f9d7806837">reserved_4_63</a>                : 60;
<a name="l02437"></a>02437     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#a4da3e9cbd5600372a7c2cc4e57f2024f">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt-enable, use with CIU2_MBOX</span>
<a name="l02438"></a>02438 <span class="comment">                                                         to generate CIU2_SRC_xx_yy_MBOX */</span>
<a name="l02439"></a>02439 <span class="preprocessor">#else</span>
<a name="l02440"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#a4da3e9cbd5600372a7c2cc4e57f2024f">02440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#a4da3e9cbd5600372a7c2cc4e57f2024f">mbox</a>                         : 4;
<a name="l02441"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#aab6875ea2a48ae1faaf0e1f9d7806837">02441</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html#aab6875ea2a48ae1faaf0e1f9d7806837">reserved_4_63</a>                : 60;
<a name="l02442"></a>02442 <span class="preprocessor">#endif</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#aed56c8104914c63aaaf868a3a9e65298">s</a>;
<a name="l02444"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a40445b0475ad5c5049ab7dee263e67b4">02444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html">cvmx_ciu2_en_iox_int_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a40445b0475ad5c5049ab7dee263e67b4">cn68xx</a>;
<a name="l02445"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a116aacbf453fcc09be0789b0e52a8818">02445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox_1_1cvmx__ciu2__en__iox__int__mbox__s.html">cvmx_ciu2_en_iox_int_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html#a116aacbf453fcc09be0789b0e52a8818">cn68xxp1</a>;
<a name="l02446"></a>02446 };
<a name="l02447"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a78ef48b094175b1e935a68bd053c9f27">02447</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html" title="cvmx_ciu2_en_io::_int_mbox">cvmx_ciu2_en_iox_int_mbox</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox.html" title="cvmx_ciu2_en_io::_int_mbox">cvmx_ciu2_en_iox_int_mbox_t</a>;
<a name="l02448"></a>02448 <span class="comment"></span>
<a name="l02449"></a>02449 <span class="comment">/**</span>
<a name="l02450"></a>02450 <span class="comment"> * cvmx_ciu2_en_io#_int_mbox_w1c</span>
<a name="l02451"></a>02451 <span class="comment"> */</span>
<a name="l02452"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html">02452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html" title="cvmx_ciu2_en_io::_int_mbox_w1c">cvmx_ciu2_en_iox_int_mbox_w1c</a> {
<a name="l02453"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#ac2663be53c0393fe5d5c6cd36b591821">02453</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#ac2663be53c0393fe5d5c6cd36b591821">u64</a>;
<a name="l02454"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html">02454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html">cvmx_ciu2_en_iox_int_mbox_w1c_s</a> {
<a name="l02455"></a>02455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a91090ddfc540dd717da1790d2d4386e0">reserved_4_63</a>                : 60;
<a name="l02457"></a>02457     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a3aaa82389fb4ff40198bcb29e84bf601">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l02458"></a>02458 <span class="preprocessor">#else</span>
<a name="l02459"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a3aaa82389fb4ff40198bcb29e84bf601">02459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a3aaa82389fb4ff40198bcb29e84bf601">mbox</a>                         : 4;
<a name="l02460"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a91090ddfc540dd717da1790d2d4386e0">02460</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html#a91090ddfc540dd717da1790d2d4386e0">reserved_4_63</a>                : 60;
<a name="l02461"></a>02461 <span class="preprocessor">#endif</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#a995919feb3182634ad3983c0011bb815">s</a>;
<a name="l02463"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#a3ebb80e8de1d6d26609db5ff9ce76188">02463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html">cvmx_ciu2_en_iox_int_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#a3ebb80e8de1d6d26609db5ff9ce76188">cn68xx</a>;
<a name="l02464"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#aed413a153fe115d1597e0682250c8c13">02464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1c_1_1cvmx__ciu2__en__iox__int__mbox__w1c__s.html">cvmx_ciu2_en_iox_int_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html#aed413a153fe115d1597e0682250c8c13">cn68xxp1</a>;
<a name="l02465"></a>02465 };
<a name="l02466"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4d4179d57292e5e52004d12bf2436858">02466</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html" title="cvmx_ciu2_en_io::_int_mbox_w1c">cvmx_ciu2_en_iox_int_mbox_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1c.html" title="cvmx_ciu2_en_io::_int_mbox_w1c">cvmx_ciu2_en_iox_int_mbox_w1c_t</a>;
<a name="l02467"></a>02467 <span class="comment"></span>
<a name="l02468"></a>02468 <span class="comment">/**</span>
<a name="l02469"></a>02469 <span class="comment"> * cvmx_ciu2_en_io#_int_mbox_w1s</span>
<a name="l02470"></a>02470 <span class="comment"> */</span>
<a name="l02471"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html">02471</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html" title="cvmx_ciu2_en_io::_int_mbox_w1s">cvmx_ciu2_en_iox_int_mbox_w1s</a> {
<a name="l02472"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#ae484d97be7ff40da367d3668f40c1d94">02472</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#ae484d97be7ff40da367d3668f40c1d94">u64</a>;
<a name="l02473"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html">02473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html">cvmx_ciu2_en_iox_int_mbox_w1s_s</a> {
<a name="l02474"></a>02474 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a89008554694df256e1a942990969c8f6">reserved_4_63</a>                : 60;
<a name="l02476"></a>02476     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a789f2231b2d40056a98f9305a1e32bd2">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l02477"></a>02477 <span class="preprocessor">#else</span>
<a name="l02478"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a789f2231b2d40056a98f9305a1e32bd2">02478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a789f2231b2d40056a98f9305a1e32bd2">mbox</a>                         : 4;
<a name="l02479"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a89008554694df256e1a942990969c8f6">02479</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html#a89008554694df256e1a942990969c8f6">reserved_4_63</a>                : 60;
<a name="l02480"></a>02480 <span class="preprocessor">#endif</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#af4b07e52c16b9036d7c7a367ad6f4403">s</a>;
<a name="l02482"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#a8e0b7e646a5865182956f0f1a7dd9be2">02482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html">cvmx_ciu2_en_iox_int_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#a8e0b7e646a5865182956f0f1a7dd9be2">cn68xx</a>;
<a name="l02483"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#afe9e6976c24d856d3c0e3a2553bc3066">02483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mbox__w1s_1_1cvmx__ciu2__en__iox__int__mbox__w1s__s.html">cvmx_ciu2_en_iox_int_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html#afe9e6976c24d856d3c0e3a2553bc3066">cn68xxp1</a>;
<a name="l02484"></a>02484 };
<a name="l02485"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae9b8193fa28b185309191466a04a20ae">02485</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html" title="cvmx_ciu2_en_io::_int_mbox_w1s">cvmx_ciu2_en_iox_int_mbox_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mbox__w1s.html" title="cvmx_ciu2_en_io::_int_mbox_w1s">cvmx_ciu2_en_iox_int_mbox_w1s_t</a>;
<a name="l02486"></a>02486 <span class="comment"></span>
<a name="l02487"></a>02487 <span class="comment">/**</span>
<a name="l02488"></a>02488 <span class="comment"> * cvmx_ciu2_en_io#_int_mem</span>
<a name="l02489"></a>02489 <span class="comment"> */</span>
<a name="l02490"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html">02490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html" title="cvmx_ciu2_en_io::_int_mem">cvmx_ciu2_en_iox_int_mem</a> {
<a name="l02491"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#ae998e27d9a30d85073d18502ef46e24a">02491</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#ae998e27d9a30d85073d18502ef46e24a">u64</a>;
<a name="l02492"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html">02492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html">cvmx_ciu2_en_iox_int_mem_s</a> {
<a name="l02493"></a>02493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a14cff59b27dbd32d1ad8966152bae400">reserved_4_63</a>                : 60;
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a6321c7714ab3d6c7a6c8bfae29924b34">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt-enable */</span>
<a name="l02496"></a>02496 <span class="preprocessor">#else</span>
<a name="l02497"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a6321c7714ab3d6c7a6c8bfae29924b34">02497</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a6321c7714ab3d6c7a6c8bfae29924b34">lmc</a>                          : 4;
<a name="l02498"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a14cff59b27dbd32d1ad8966152bae400">02498</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html#a14cff59b27dbd32d1ad8966152bae400">reserved_4_63</a>                : 60;
<a name="l02499"></a>02499 <span class="preprocessor">#endif</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#a6453fdeb5bc2cea06b880fe0670e625a">s</a>;
<a name="l02501"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#a37da7ea16159d3bee3c7555a1d34cc4e">02501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html">cvmx_ciu2_en_iox_int_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#a37da7ea16159d3bee3c7555a1d34cc4e">cn68xx</a>;
<a name="l02502"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#aeede52e45e3529062f13ade1b44b531b">02502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem_1_1cvmx__ciu2__en__iox__int__mem__s.html">cvmx_ciu2_en_iox_int_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html#aeede52e45e3529062f13ade1b44b531b">cn68xxp1</a>;
<a name="l02503"></a>02503 };
<a name="l02504"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a46f92c8b8778e3b6b623ac1b8a9618c9">02504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html" title="cvmx_ciu2_en_io::_int_mem">cvmx_ciu2_en_iox_int_mem</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem.html" title="cvmx_ciu2_en_io::_int_mem">cvmx_ciu2_en_iox_int_mem_t</a>;
<a name="l02505"></a>02505 <span class="comment"></span>
<a name="l02506"></a>02506 <span class="comment">/**</span>
<a name="l02507"></a>02507 <span class="comment"> * cvmx_ciu2_en_io#_int_mem_w1c</span>
<a name="l02508"></a>02508 <span class="comment"> */</span>
<a name="l02509"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html">02509</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html" title="cvmx_ciu2_en_io::_int_mem_w1c">cvmx_ciu2_en_iox_int_mem_w1c</a> {
<a name="l02510"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a8c7bbb3d573192a2e7f6cf9069586daa">02510</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a8c7bbb3d573192a2e7f6cf9069586daa">u64</a>;
<a name="l02511"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html">02511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html">cvmx_ciu2_en_iox_int_mem_w1c_s</a> {
<a name="l02512"></a>02512 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02513"></a>02513 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ab3d96b458211a684c2fe5808fa7e174d">reserved_4_63</a>                : 60;
<a name="l02514"></a>02514     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ad65cbd6e7ea56456a85931e76ae871be">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l02515"></a>02515 <span class="preprocessor">#else</span>
<a name="l02516"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ad65cbd6e7ea56456a85931e76ae871be">02516</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ad65cbd6e7ea56456a85931e76ae871be">lmc</a>                          : 4;
<a name="l02517"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ab3d96b458211a684c2fe5808fa7e174d">02517</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html#ab3d96b458211a684c2fe5808fa7e174d">reserved_4_63</a>                : 60;
<a name="l02518"></a>02518 <span class="preprocessor">#endif</span>
<a name="l02519"></a>02519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#af87b62e199783d05a3b88db26bb6239d">s</a>;
<a name="l02520"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a194ad502185ea21f2d389e3bb856cb60">02520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html">cvmx_ciu2_en_iox_int_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a194ad502185ea21f2d389e3bb856cb60">cn68xx</a>;
<a name="l02521"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a3a6426c2dbc61dc0097047c722c0ef35">02521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1c_1_1cvmx__ciu2__en__iox__int__mem__w1c__s.html">cvmx_ciu2_en_iox_int_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html#a3a6426c2dbc61dc0097047c722c0ef35">cn68xxp1</a>;
<a name="l02522"></a>02522 };
<a name="l02523"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0928d4dac3af2735e8a7506b65ee245f">02523</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html" title="cvmx_ciu2_en_io::_int_mem_w1c">cvmx_ciu2_en_iox_int_mem_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1c.html" title="cvmx_ciu2_en_io::_int_mem_w1c">cvmx_ciu2_en_iox_int_mem_w1c_t</a>;
<a name="l02524"></a>02524 <span class="comment"></span>
<a name="l02525"></a>02525 <span class="comment">/**</span>
<a name="l02526"></a>02526 <span class="comment"> * cvmx_ciu2_en_io#_int_mem_w1s</span>
<a name="l02527"></a>02527 <span class="comment"> */</span>
<a name="l02528"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html">02528</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html" title="cvmx_ciu2_en_io::_int_mem_w1s">cvmx_ciu2_en_iox_int_mem_w1s</a> {
<a name="l02529"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#ab03124f3bc72272595070423dc7471a5">02529</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#ab03124f3bc72272595070423dc7471a5">u64</a>;
<a name="l02530"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html">02530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html">cvmx_ciu2_en_iox_int_mem_w1s_s</a> {
<a name="l02531"></a>02531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#ada97a8a91c4b31baa054386a62b77a3c">reserved_4_63</a>                : 60;
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#a792ae544496a021e20734d5c8dead162">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l02534"></a>02534 <span class="preprocessor">#else</span>
<a name="l02535"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#a792ae544496a021e20734d5c8dead162">02535</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#a792ae544496a021e20734d5c8dead162">lmc</a>                          : 4;
<a name="l02536"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#ada97a8a91c4b31baa054386a62b77a3c">02536</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html#ada97a8a91c4b31baa054386a62b77a3c">reserved_4_63</a>                : 60;
<a name="l02537"></a>02537 <span class="preprocessor">#endif</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#a9a5491652dae5f07efd3533f8ae24b99">s</a>;
<a name="l02539"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#ae85c1b0cef2bb0a15f6757e40362609f">02539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html">cvmx_ciu2_en_iox_int_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#ae85c1b0cef2bb0a15f6757e40362609f">cn68xx</a>;
<a name="l02540"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#a0b03e7fb5d7257f59d26773c9f4d26fa">02540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mem__w1s_1_1cvmx__ciu2__en__iox__int__mem__w1s__s.html">cvmx_ciu2_en_iox_int_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html#a0b03e7fb5d7257f59d26773c9f4d26fa">cn68xxp1</a>;
<a name="l02541"></a>02541 };
<a name="l02542"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a69c03c13c8d4373b12b21d0cac5b4496">02542</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html" title="cvmx_ciu2_en_io::_int_mem_w1s">cvmx_ciu2_en_iox_int_mem_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mem__w1s.html" title="cvmx_ciu2_en_io::_int_mem_w1s">cvmx_ciu2_en_iox_int_mem_w1s_t</a>;
<a name="l02543"></a>02543 <span class="comment"></span>
<a name="l02544"></a>02544 <span class="comment">/**</span>
<a name="l02545"></a>02545 <span class="comment"> * cvmx_ciu2_en_io#_int_mio</span>
<a name="l02546"></a>02546 <span class="comment"> */</span>
<a name="l02547"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html">02547</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html" title="cvmx_ciu2_en_io::_int_mio">cvmx_ciu2_en_iox_int_mio</a> {
<a name="l02548"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a84f526f5ec16d4045c3cd922c08c2cc9">02548</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a84f526f5ec16d4045c3cd922c08c2cc9">u64</a>;
<a name="l02549"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html">02549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html">cvmx_ciu2_en_iox_int_mio_s</a> {
<a name="l02550"></a>02550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abc8f51ed689d8e8d474edd93c4e0a59a">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt-enable */</span>
<a name="l02552"></a>02552     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4fe8fb0922e9e84df010be1432437f65">reserved_49_62</a>               : 14;
<a name="l02553"></a>02553     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac0b3d8d199bce4c97f57c53dd59d2909">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt-enable */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7e215edcd9ee4ee25ec2d16ab3d1542c">reserved_45_47</a>               : 3;
<a name="l02555"></a>02555     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#aff0906f3f3f8038615f0c30e6f68005a">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt-enable */</span>
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a58cde1f2e5b324645105441695e1ff36">reserved_41_43</a>               : 3;
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a00cc12a2ba5492e054c35c4d9dc38593">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt-enable */</span>
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af2c4ec04933f7de12b71f649405f9e02">reserved_38_39</a>               : 2;
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ab3b551811f9f13f8635c6dea7cfdb0c4">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt-enable */</span>
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a800a64f79b9957b0d2dfe3c14ac847d0">reserved_34_35</a>               : 2;
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abde1b8c599ea091b74b6ac0e6cff1b3c">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x interrupt-enable */</span>
<a name="l02562"></a>02562     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7ec36ed378d52d1cb13d0753fad87e71">reserved_19_31</a>               : 13;
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a72eb50488c810100092ceb2223ea35e6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines interrupt-enable */</span>
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac6c0a5f30847776dca244026443c731d">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt-enable */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abecdbab313cf80b03a86781b8fedf0cd">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt-enable */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a02bddcd03a09736297d155f5144e55d1">reserved_12_15</a>               : 4;
<a name="l02567"></a>02567     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af5dae5db3a4f625c2cc139736a0e151c">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt-enable */</span>
<a name="l02568"></a>02568     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a77a1f547efb54ac9248b00ec129f7e75">reserved_3_7</a>                 : 5;
<a name="l02569"></a>02569     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a30f194e678066bdf8c9256aa23e94431">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt-enable */</span>
<a name="l02570"></a>02570     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4b78f45c992aa85996b89eddc1695f4c">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt-enable */</span>
<a name="l02571"></a>02571     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a8c05a9af16f4911932861d5e536582fe">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt-enable */</span>
<a name="l02572"></a>02572 <span class="preprocessor">#else</span>
<a name="l02573"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a8c05a9af16f4911932861d5e536582fe">02573</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a8c05a9af16f4911932861d5e536582fe">ipdppthr</a>                     : 1;
<a name="l02574"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4b78f45c992aa85996b89eddc1695f4c">02574</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4b78f45c992aa85996b89eddc1695f4c">ssoiq</a>                        : 1;
<a name="l02575"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a30f194e678066bdf8c9256aa23e94431">02575</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a30f194e678066bdf8c9256aa23e94431">ipd_drp</a>                      : 1;
<a name="l02576"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a77a1f547efb54ac9248b00ec129f7e75">02576</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a77a1f547efb54ac9248b00ec129f7e75">reserved_3_7</a>                 : 5;
<a name="l02577"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af5dae5db3a4f625c2cc139736a0e151c">02577</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af5dae5db3a4f625c2cc139736a0e151c">timer</a>                        : 4;
<a name="l02578"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a02bddcd03a09736297d155f5144e55d1">02578</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a02bddcd03a09736297d155f5144e55d1">reserved_12_15</a>               : 4;
<a name="l02579"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abecdbab313cf80b03a86781b8fedf0cd">02579</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abecdbab313cf80b03a86781b8fedf0cd">nand</a>                         : 1;
<a name="l02580"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac6c0a5f30847776dca244026443c731d">02580</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac6c0a5f30847776dca244026443c731d">mio</a>                          : 1;
<a name="l02581"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a72eb50488c810100092ceb2223ea35e6">02581</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a72eb50488c810100092ceb2223ea35e6">bootdma</a>                      : 1;
<a name="l02582"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7ec36ed378d52d1cb13d0753fad87e71">02582</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7ec36ed378d52d1cb13d0753fad87e71">reserved_19_31</a>               : 13;
<a name="l02583"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abde1b8c599ea091b74b6ac0e6cff1b3c">02583</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abde1b8c599ea091b74b6ac0e6cff1b3c">twsi</a>                         : 2;
<a name="l02584"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a800a64f79b9957b0d2dfe3c14ac847d0">02584</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a800a64f79b9957b0d2dfe3c14ac847d0">reserved_34_35</a>               : 2;
<a name="l02585"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ab3b551811f9f13f8635c6dea7cfdb0c4">02585</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ab3b551811f9f13f8635c6dea7cfdb0c4">uart</a>                         : 2;
<a name="l02586"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af2c4ec04933f7de12b71f649405f9e02">02586</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#af2c4ec04933f7de12b71f649405f9e02">reserved_38_39</a>               : 2;
<a name="l02587"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a00cc12a2ba5492e054c35c4d9dc38593">02587</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a00cc12a2ba5492e054c35c4d9dc38593">usb_uctl</a>                     : 1;
<a name="l02588"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a58cde1f2e5b324645105441695e1ff36">02588</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a58cde1f2e5b324645105441695e1ff36">reserved_41_43</a>               : 3;
<a name="l02589"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#aff0906f3f3f8038615f0c30e6f68005a">02589</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#aff0906f3f3f8038615f0c30e6f68005a">usb_hci</a>                      : 1;
<a name="l02590"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7e215edcd9ee4ee25ec2d16ab3d1542c">02590</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a7e215edcd9ee4ee25ec2d16ab3d1542c">reserved_45_47</a>               : 3;
<a name="l02591"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac0b3d8d199bce4c97f57c53dd59d2909">02591</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#ac0b3d8d199bce4c97f57c53dd59d2909">ptp</a>                          : 1;
<a name="l02592"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4fe8fb0922e9e84df010be1432437f65">02592</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#a4fe8fb0922e9e84df010be1432437f65">reserved_49_62</a>               : 14;
<a name="l02593"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abc8f51ed689d8e8d474edd93c4e0a59a">02593</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html#abc8f51ed689d8e8d474edd93c4e0a59a">rst</a>                          : 1;
<a name="l02594"></a>02594 <span class="preprocessor">#endif</span>
<a name="l02595"></a>02595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a1ea7e48d39bcfb02cbc10876717acd65">s</a>;
<a name="l02596"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a17c2b4ff088096ea9a10ed6e8ae60fcf">02596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html">cvmx_ciu2_en_iox_int_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a17c2b4ff088096ea9a10ed6e8ae60fcf">cn68xx</a>;
<a name="l02597"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a85e7a7b76032b850cc07eb8f0fb0e815">02597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio_1_1cvmx__ciu2__en__iox__int__mio__s.html">cvmx_ciu2_en_iox_int_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html#a85e7a7b76032b850cc07eb8f0fb0e815">cn68xxp1</a>;
<a name="l02598"></a>02598 };
<a name="l02599"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6170bc8d14e8069c981cb5998fc4a405">02599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html" title="cvmx_ciu2_en_io::_int_mio">cvmx_ciu2_en_iox_int_mio</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio.html" title="cvmx_ciu2_en_io::_int_mio">cvmx_ciu2_en_iox_int_mio_t</a>;
<a name="l02600"></a>02600 <span class="comment"></span>
<a name="l02601"></a>02601 <span class="comment">/**</span>
<a name="l02602"></a>02602 <span class="comment"> * cvmx_ciu2_en_io#_int_mio_w1c</span>
<a name="l02603"></a>02603 <span class="comment"> */</span>
<a name="l02604"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html">02604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html" title="cvmx_ciu2_en_io::_int_mio_w1c">cvmx_ciu2_en_iox_int_mio_w1c</a> {
<a name="l02605"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#ad38dda611c5520629364dc9456934a00">02605</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#ad38dda611c5520629364dc9456934a00">u64</a>;
<a name="l02606"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html">cvmx_ciu2_en_iox_int_mio_w1c_s</a> {
<a name="l02607"></a>02607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a48301aaf51b09bc05c219f110c698d36">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l02609"></a>02609     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a05838e5c899b3c267ca639bcf10e10eb">reserved_49_62</a>               : 14;
<a name="l02610"></a>02610     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#af729817c7e8d58ca92a618eb49ced3f3">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l02611"></a>02611     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#adbbf046069106c25be8a495d092c31a2">reserved_45_47</a>               : 3;
<a name="l02612"></a>02612     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae286ca2aecfcf9317bb56cea18a3d781">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l02613"></a>02613     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa871d9101eceab57835fdb6005f56377">reserved_41_43</a>               : 3;
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#afb87ddb64b79b242af85ebfcb1e0dd20">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l02615"></a>02615     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a3e85cfef1c971bc53d40dc2957e719fd">reserved_38_39</a>               : 2;
<a name="l02616"></a>02616     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a86cbf18f0890473ef36677c08000bec3">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l02617"></a>02617     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae929d4ba95890863851f0e52eb2981b5">reserved_34_35</a>               : 2;
<a name="l02618"></a>02618     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a82e1cff4b42a36d2b08338dc0888a8a7">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l02619"></a>02619     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a9bcd89d69b5ae67fd8032dc62015544e">reserved_19_31</a>               : 13;
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a425845dbd5b37bf402ecfb9ecb910850">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l02621"></a>02621     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa52b070e7834b50f1df870808420b1b3">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l02622"></a>02622     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ab5b170ac7a4fb1428c8c92adb2872848">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l02623"></a>02623     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a72a29eac7f4e44de8585c3dd0b5be2e3">reserved_12_15</a>               : 4;
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a38ef8bda3adcac26cb62698c5e0eab46">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l02625"></a>02625     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a5f7b7f612ff7a39697b80e1698838a60">reserved_3_7</a>                 : 5;
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a09e5e0f8669df00809cbaca000b2f6a4">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l02627"></a>02627     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a1b536539fdbb2872d572bf8efd50df9b">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a7110ae1c41be04d2ec536897eda30bd7">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l02629"></a>02629 <span class="preprocessor">#else</span>
<a name="l02630"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a7110ae1c41be04d2ec536897eda30bd7">02630</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a7110ae1c41be04d2ec536897eda30bd7">ipdppthr</a>                     : 1;
<a name="l02631"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a1b536539fdbb2872d572bf8efd50df9b">02631</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a1b536539fdbb2872d572bf8efd50df9b">ssoiq</a>                        : 1;
<a name="l02632"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a09e5e0f8669df00809cbaca000b2f6a4">02632</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a09e5e0f8669df00809cbaca000b2f6a4">ipd_drp</a>                      : 1;
<a name="l02633"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a5f7b7f612ff7a39697b80e1698838a60">02633</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a5f7b7f612ff7a39697b80e1698838a60">reserved_3_7</a>                 : 5;
<a name="l02634"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a38ef8bda3adcac26cb62698c5e0eab46">02634</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a38ef8bda3adcac26cb62698c5e0eab46">timer</a>                        : 4;
<a name="l02635"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a72a29eac7f4e44de8585c3dd0b5be2e3">02635</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a72a29eac7f4e44de8585c3dd0b5be2e3">reserved_12_15</a>               : 4;
<a name="l02636"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ab5b170ac7a4fb1428c8c92adb2872848">02636</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ab5b170ac7a4fb1428c8c92adb2872848">nand</a>                         : 1;
<a name="l02637"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa52b070e7834b50f1df870808420b1b3">02637</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa52b070e7834b50f1df870808420b1b3">mio</a>                          : 1;
<a name="l02638"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a425845dbd5b37bf402ecfb9ecb910850">02638</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a425845dbd5b37bf402ecfb9ecb910850">bootdma</a>                      : 1;
<a name="l02639"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a9bcd89d69b5ae67fd8032dc62015544e">02639</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a9bcd89d69b5ae67fd8032dc62015544e">reserved_19_31</a>               : 13;
<a name="l02640"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a82e1cff4b42a36d2b08338dc0888a8a7">02640</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a82e1cff4b42a36d2b08338dc0888a8a7">twsi</a>                         : 2;
<a name="l02641"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae929d4ba95890863851f0e52eb2981b5">02641</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae929d4ba95890863851f0e52eb2981b5">reserved_34_35</a>               : 2;
<a name="l02642"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a86cbf18f0890473ef36677c08000bec3">02642</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a86cbf18f0890473ef36677c08000bec3">uart</a>                         : 2;
<a name="l02643"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a3e85cfef1c971bc53d40dc2957e719fd">02643</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a3e85cfef1c971bc53d40dc2957e719fd">reserved_38_39</a>               : 2;
<a name="l02644"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#afb87ddb64b79b242af85ebfcb1e0dd20">02644</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#afb87ddb64b79b242af85ebfcb1e0dd20">usb_uctl</a>                     : 1;
<a name="l02645"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa871d9101eceab57835fdb6005f56377">02645</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#aa871d9101eceab57835fdb6005f56377">reserved_41_43</a>               : 3;
<a name="l02646"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae286ca2aecfcf9317bb56cea18a3d781">02646</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#ae286ca2aecfcf9317bb56cea18a3d781">usb_hci</a>                      : 1;
<a name="l02647"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#adbbf046069106c25be8a495d092c31a2">02647</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#adbbf046069106c25be8a495d092c31a2">reserved_45_47</a>               : 3;
<a name="l02648"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#af729817c7e8d58ca92a618eb49ced3f3">02648</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#af729817c7e8d58ca92a618eb49ced3f3">ptp</a>                          : 1;
<a name="l02649"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a05838e5c899b3c267ca639bcf10e10eb">02649</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a05838e5c899b3c267ca639bcf10e10eb">reserved_49_62</a>               : 14;
<a name="l02650"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a48301aaf51b09bc05c219f110c698d36">02650</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html#a48301aaf51b09bc05c219f110c698d36">rst</a>                          : 1;
<a name="l02651"></a>02651 <span class="preprocessor">#endif</span>
<a name="l02652"></a>02652 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#a4a2685cbdf4078cc80845e98d3b3f59e">s</a>;
<a name="l02653"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#a43de45b5eda9a0afe5faa86a1b22abd1">02653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html">cvmx_ciu2_en_iox_int_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#a43de45b5eda9a0afe5faa86a1b22abd1">cn68xx</a>;
<a name="l02654"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#aec809a742d366503f4ba17640c6007bb">02654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1c_1_1cvmx__ciu2__en__iox__int__mio__w1c__s.html">cvmx_ciu2_en_iox_int_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html#aec809a742d366503f4ba17640c6007bb">cn68xxp1</a>;
<a name="l02655"></a>02655 };
<a name="l02656"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3de4e2d7b5b018b94bfdd0c4bf9c9b4c">02656</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html" title="cvmx_ciu2_en_io::_int_mio_w1c">cvmx_ciu2_en_iox_int_mio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1c.html" title="cvmx_ciu2_en_io::_int_mio_w1c">cvmx_ciu2_en_iox_int_mio_w1c_t</a>;
<a name="l02657"></a>02657 <span class="comment"></span>
<a name="l02658"></a>02658 <span class="comment">/**</span>
<a name="l02659"></a>02659 <span class="comment"> * cvmx_ciu2_en_io#_int_mio_w1s</span>
<a name="l02660"></a>02660 <span class="comment"> */</span>
<a name="l02661"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html">02661</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html" title="cvmx_ciu2_en_io::_int_mio_w1s">cvmx_ciu2_en_iox_int_mio_w1s</a> {
<a name="l02662"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#aae1dbdcd97478d613aa609c310e76fb8">02662</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#aae1dbdcd97478d613aa609c310e76fb8">u64</a>;
<a name="l02663"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html">02663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html">cvmx_ciu2_en_iox_int_mio_w1s_s</a> {
<a name="l02664"></a>02664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6c1a10696dc4f02fb7fbde9071236f98">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l02666"></a>02666     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a32a2ca41edd253121031673424062a91">reserved_49_62</a>               : 14;
<a name="l02667"></a>02667     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ae40cf1c7a2d04af6c036d32ef861e65d">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a9f688ec63fe0f4a3b0c7cbfcf3091cf7">reserved_45_47</a>               : 3;
<a name="l02669"></a>02669     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0d13d3b5ede05a7e09d712cd56ee37e7">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l02670"></a>02670     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#aaa4eab14e62915109fc4491bb34c6d7f">reserved_41_43</a>               : 3;
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abf26d053bda8bc28b5f7f5246a6f97d8">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6e1595c55826fa3565a903217c594a38">reserved_38_39</a>               : 2;
<a name="l02673"></a>02673     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a741bed971b5058d8376abe427081be5e">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l02674"></a>02674     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a11048caa3fd3b3b9a880fd7c4de613a6">reserved_34_35</a>               : 2;
<a name="l02675"></a>02675     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ad50547d472af2fa6f65803de226df502">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l02676"></a>02676     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a98dfac1bd7f2a112fc77364be1d93942">reserved_19_31</a>               : 13;
<a name="l02677"></a>02677     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0e416054ce4354802c7fb97817d7f7e6">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a3dec71af048528f38849cca6e7cbd27f">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l02679"></a>02679     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a294e49cc1af0dbdb3f390b30b9aff394">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l02680"></a>02680     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6fd1d2a464da5155d677bd7878da1091">reserved_12_15</a>               : 4;
<a name="l02681"></a>02681     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a709223f22293dd91ac109196a78dce4d">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abdc62ef0f12a1a3e3ed3ed7c3d2182b4">reserved_3_7</a>                 : 5;
<a name="l02683"></a>02683     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a52691b267c8cb8c9eb81b6e8b255e263">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l02684"></a>02684     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a2206a7b571cec15e609ec3a7803ab81b">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l02685"></a>02685     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6d5a8c75b2cdb19473cfa078cf0b14ef">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l02686"></a>02686 <span class="preprocessor">#else</span>
<a name="l02687"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6d5a8c75b2cdb19473cfa078cf0b14ef">02687</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6d5a8c75b2cdb19473cfa078cf0b14ef">ipdppthr</a>                     : 1;
<a name="l02688"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a2206a7b571cec15e609ec3a7803ab81b">02688</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a2206a7b571cec15e609ec3a7803ab81b">ssoiq</a>                        : 1;
<a name="l02689"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a52691b267c8cb8c9eb81b6e8b255e263">02689</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a52691b267c8cb8c9eb81b6e8b255e263">ipd_drp</a>                      : 1;
<a name="l02690"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abdc62ef0f12a1a3e3ed3ed7c3d2182b4">02690</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abdc62ef0f12a1a3e3ed3ed7c3d2182b4">reserved_3_7</a>                 : 5;
<a name="l02691"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a709223f22293dd91ac109196a78dce4d">02691</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a709223f22293dd91ac109196a78dce4d">timer</a>                        : 4;
<a name="l02692"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6fd1d2a464da5155d677bd7878da1091">02692</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6fd1d2a464da5155d677bd7878da1091">reserved_12_15</a>               : 4;
<a name="l02693"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a294e49cc1af0dbdb3f390b30b9aff394">02693</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a294e49cc1af0dbdb3f390b30b9aff394">nand</a>                         : 1;
<a name="l02694"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a3dec71af048528f38849cca6e7cbd27f">02694</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a3dec71af048528f38849cca6e7cbd27f">mio</a>                          : 1;
<a name="l02695"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0e416054ce4354802c7fb97817d7f7e6">02695</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0e416054ce4354802c7fb97817d7f7e6">bootdma</a>                      : 1;
<a name="l02696"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a98dfac1bd7f2a112fc77364be1d93942">02696</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a98dfac1bd7f2a112fc77364be1d93942">reserved_19_31</a>               : 13;
<a name="l02697"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ad50547d472af2fa6f65803de226df502">02697</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ad50547d472af2fa6f65803de226df502">twsi</a>                         : 2;
<a name="l02698"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a11048caa3fd3b3b9a880fd7c4de613a6">02698</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a11048caa3fd3b3b9a880fd7c4de613a6">reserved_34_35</a>               : 2;
<a name="l02699"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a741bed971b5058d8376abe427081be5e">02699</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a741bed971b5058d8376abe427081be5e">uart</a>                         : 2;
<a name="l02700"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6e1595c55826fa3565a903217c594a38">02700</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6e1595c55826fa3565a903217c594a38">reserved_38_39</a>               : 2;
<a name="l02701"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abf26d053bda8bc28b5f7f5246a6f97d8">02701</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#abf26d053bda8bc28b5f7f5246a6f97d8">usb_uctl</a>                     : 1;
<a name="l02702"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#aaa4eab14e62915109fc4491bb34c6d7f">02702</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#aaa4eab14e62915109fc4491bb34c6d7f">reserved_41_43</a>               : 3;
<a name="l02703"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0d13d3b5ede05a7e09d712cd56ee37e7">02703</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a0d13d3b5ede05a7e09d712cd56ee37e7">usb_hci</a>                      : 1;
<a name="l02704"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a9f688ec63fe0f4a3b0c7cbfcf3091cf7">02704</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a9f688ec63fe0f4a3b0c7cbfcf3091cf7">reserved_45_47</a>               : 3;
<a name="l02705"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ae40cf1c7a2d04af6c036d32ef861e65d">02705</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#ae40cf1c7a2d04af6c036d32ef861e65d">ptp</a>                          : 1;
<a name="l02706"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a32a2ca41edd253121031673424062a91">02706</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a32a2ca41edd253121031673424062a91">reserved_49_62</a>               : 14;
<a name="l02707"></a><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6c1a10696dc4f02fb7fbde9071236f98">02707</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html#a6c1a10696dc4f02fb7fbde9071236f98">rst</a>                          : 1;
<a name="l02708"></a>02708 <span class="preprocessor">#endif</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#aa05118a36b0a82b0c94fc9235c35e27e">s</a>;
<a name="l02710"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#ad52696e90e706e3e7a73099fefa9ea06">02710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html">cvmx_ciu2_en_iox_int_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#ad52696e90e706e3e7a73099fefa9ea06">cn68xx</a>;
<a name="l02711"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#af93f9271223caedca521315d9e985bc0">02711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__mio__w1s_1_1cvmx__ciu2__en__iox__int__mio__w1s__s.html">cvmx_ciu2_en_iox_int_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html#af93f9271223caedca521315d9e985bc0">cn68xxp1</a>;
<a name="l02712"></a>02712 };
<a name="l02713"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afea1f6382c3c1bcd674ae9d86d414e5d">02713</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html" title="cvmx_ciu2_en_io::_int_mio_w1s">cvmx_ciu2_en_iox_int_mio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__mio__w1s.html" title="cvmx_ciu2_en_io::_int_mio_w1s">cvmx_ciu2_en_iox_int_mio_w1s_t</a>;
<a name="l02714"></a>02714 <span class="comment"></span>
<a name="l02715"></a>02715 <span class="comment">/**</span>
<a name="l02716"></a>02716 <span class="comment"> * cvmx_ciu2_en_io#_int_pkt</span>
<a name="l02717"></a>02717 <span class="comment"> */</span>
<a name="l02718"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html">02718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html" title="cvmx_ciu2_en_io::_int_pkt">cvmx_ciu2_en_iox_int_pkt</a> {
<a name="l02719"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#aefd8e823b08a8b7d6f5c5cbeb87ba7d8">02719</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#aefd8e823b08a8b7d6f5c5cbeb87ba7d8">u64</a>;
<a name="l02720"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html">02720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html">cvmx_ciu2_en_iox_int_pkt_s</a> {
<a name="l02721"></a>02721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a420cc974a3577a5257c0f8e15a0b5953">reserved_54_63</a>               : 10;
<a name="l02723"></a>02723     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a9f7886c32054d80956604ce8be7c04f9">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt-enable */</span>
<a name="l02724"></a>02724     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a421bf15ed9ca6c1c41e30e82295d500d">reserved_49_51</a>               : 3;
<a name="l02725"></a>02725     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad280aa06b65b12dda77d8016a0de9bff">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l02726"></a>02726     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad906459907d83076a57a954e407cb48b">reserved_41_47</a>               : 7;
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8c7f66883f0e8fbb2303bdd8257d389a">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l02728"></a>02728     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#af2ab8462b2ac32995f9beceab7a64b00">reserved_33_39</a>               : 7;
<a name="l02729"></a>02729     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ab5e9c4ee99f4deda5088248347e6633e">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ac1d56ec4ba32c6db568bbf050a1ba4de">reserved_13_31</a>               : 19;
<a name="l02731"></a>02731     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8a3a2cc464e2b39b87ebca3487a8ab4d">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l02732"></a>02732     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a4fcf89ccef298ee446777fa943f8a3f1">reserved_5_7</a>                 : 3;
<a name="l02733"></a>02733     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a957246b4011dbd3c80450bad9cc73694">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l02734"></a>02734 <span class="preprocessor">#else</span>
<a name="l02735"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a957246b4011dbd3c80450bad9cc73694">02735</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a957246b4011dbd3c80450bad9cc73694">agx</a>                          : 5;
<a name="l02736"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a4fcf89ccef298ee446777fa943f8a3f1">02736</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a4fcf89ccef298ee446777fa943f8a3f1">reserved_5_7</a>                 : 3;
<a name="l02737"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8a3a2cc464e2b39b87ebca3487a8ab4d">02737</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8a3a2cc464e2b39b87ebca3487a8ab4d">gmx_drp</a>                      : 5;
<a name="l02738"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ac1d56ec4ba32c6db568bbf050a1ba4de">02738</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ac1d56ec4ba32c6db568bbf050a1ba4de">reserved_13_31</a>               : 19;
<a name="l02739"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ab5e9c4ee99f4deda5088248347e6633e">02739</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ab5e9c4ee99f4deda5088248347e6633e">agl</a>                          : 1;
<a name="l02740"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#af2ab8462b2ac32995f9beceab7a64b00">02740</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#af2ab8462b2ac32995f9beceab7a64b00">reserved_33_39</a>               : 7;
<a name="l02741"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8c7f66883f0e8fbb2303bdd8257d389a">02741</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a8c7f66883f0e8fbb2303bdd8257d389a">mii</a>                          : 1;
<a name="l02742"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad906459907d83076a57a954e407cb48b">02742</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad906459907d83076a57a954e407cb48b">reserved_41_47</a>               : 7;
<a name="l02743"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad280aa06b65b12dda77d8016a0de9bff">02743</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#ad280aa06b65b12dda77d8016a0de9bff">ilk</a>                          : 1;
<a name="l02744"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a421bf15ed9ca6c1c41e30e82295d500d">02744</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a421bf15ed9ca6c1c41e30e82295d500d">reserved_49_51</a>               : 3;
<a name="l02745"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a9f7886c32054d80956604ce8be7c04f9">02745</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a9f7886c32054d80956604ce8be7c04f9">ilk_drp</a>                      : 2;
<a name="l02746"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a420cc974a3577a5257c0f8e15a0b5953">02746</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html#a420cc974a3577a5257c0f8e15a0b5953">reserved_54_63</a>               : 10;
<a name="l02747"></a>02747 <span class="preprocessor">#endif</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#a241e01339052de0d05541cde549cc06f">s</a>;
<a name="l02749"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#a0296261f0aec10b835941d252be35ec7">02749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__s.html">cvmx_ciu2_en_iox_int_pkt_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#a0296261f0aec10b835941d252be35ec7">cn68xx</a>;
<a name="l02750"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html">02750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html">cvmx_ciu2_en_iox_int_pkt_cn68xxp1</a> {
<a name="l02751"></a>02751 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02752"></a>02752 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a552c626ddb0810c7192d30d5da4f715f">reserved_49_63</a>               : 15;
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a96d4400b5f3240567045e3a6012b9586">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l02754"></a>02754     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a9ae6d9b4dd176f47d89222caba1a1699">reserved_41_47</a>               : 7;
<a name="l02755"></a>02755     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a6de3c7a22d028e2c4b640b210906ed54">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l02756"></a>02756     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a8cbfc7aae4a05adaa6e7665683432d82">reserved_33_39</a>               : 7;
<a name="l02757"></a>02757     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#abaaafb1eb368cf955999fc3eb010dd12">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l02758"></a>02758     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a1e7bfd6380442d7c726b0e1f98186a36">reserved_13_31</a>               : 19;
<a name="l02759"></a>02759     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a2adb8a7a85bc505383d2e0d7148f8753">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l02760"></a>02760     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a56d67765f5cc8be5c46a0fcb312c9206">reserved_5_7</a>                 : 3;
<a name="l02761"></a>02761     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#ac54f24712300ea8525b667aced86744a">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l02762"></a>02762 <span class="preprocessor">#else</span>
<a name="l02763"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#ac54f24712300ea8525b667aced86744a">02763</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#ac54f24712300ea8525b667aced86744a">agx</a>                          : 5;
<a name="l02764"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a56d67765f5cc8be5c46a0fcb312c9206">02764</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a56d67765f5cc8be5c46a0fcb312c9206">reserved_5_7</a>                 : 3;
<a name="l02765"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a2adb8a7a85bc505383d2e0d7148f8753">02765</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a2adb8a7a85bc505383d2e0d7148f8753">gmx_drp</a>                      : 5;
<a name="l02766"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a1e7bfd6380442d7c726b0e1f98186a36">02766</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a1e7bfd6380442d7c726b0e1f98186a36">reserved_13_31</a>               : 19;
<a name="l02767"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#abaaafb1eb368cf955999fc3eb010dd12">02767</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#abaaafb1eb368cf955999fc3eb010dd12">agl</a>                          : 1;
<a name="l02768"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a8cbfc7aae4a05adaa6e7665683432d82">02768</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a8cbfc7aae4a05adaa6e7665683432d82">reserved_33_39</a>               : 7;
<a name="l02769"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a6de3c7a22d028e2c4b640b210906ed54">02769</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a6de3c7a22d028e2c4b640b210906ed54">mii</a>                          : 1;
<a name="l02770"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a9ae6d9b4dd176f47d89222caba1a1699">02770</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a9ae6d9b4dd176f47d89222caba1a1699">reserved_41_47</a>               : 7;
<a name="l02771"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a96d4400b5f3240567045e3a6012b9586">02771</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a96d4400b5f3240567045e3a6012b9586">ilk</a>                          : 1;
<a name="l02772"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a552c626ddb0810c7192d30d5da4f715f">02772</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt_1_1cvmx__ciu2__en__iox__int__pkt__cn68xxp1.html#a552c626ddb0810c7192d30d5da4f715f">reserved_49_63</a>               : 15;
<a name="l02773"></a>02773 <span class="preprocessor">#endif</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html#a003136429b96d3e2738525d93a537cc8">cn68xxp1</a>;
<a name="l02775"></a>02775 };
<a name="l02776"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a436ab66373ed853c8e249f37abe5e72b">02776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html" title="cvmx_ciu2_en_io::_int_pkt">cvmx_ciu2_en_iox_int_pkt</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt.html" title="cvmx_ciu2_en_io::_int_pkt">cvmx_ciu2_en_iox_int_pkt_t</a>;
<a name="l02777"></a>02777 <span class="comment"></span>
<a name="l02778"></a>02778 <span class="comment">/**</span>
<a name="l02779"></a>02779 <span class="comment"> * cvmx_ciu2_en_io#_int_pkt_w1c</span>
<a name="l02780"></a>02780 <span class="comment"> */</span>
<a name="l02781"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html">02781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html" title="cvmx_ciu2_en_io::_int_pkt_w1c">cvmx_ciu2_en_iox_int_pkt_w1c</a> {
<a name="l02782"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#a24f6ebb58991ed6c56d946db00ac34f4">02782</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#a24f6ebb58991ed6c56d946db00ac34f4">u64</a>;
<a name="l02783"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html">02783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html">cvmx_ciu2_en_iox_int_pkt_w1c_s</a> {
<a name="l02784"></a>02784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#aa3585dab9ef34b92949c6f3a34dd0884">reserved_54_63</a>               : 10;
<a name="l02786"></a>02786     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abb585d70b26c896b1aa9713f29cac57b">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l02787"></a>02787     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abde8466e682b4844cecafb6962e4455a">reserved_49_51</a>               : 3;
<a name="l02788"></a>02788     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a7a394cd4c19d8c05b43d1188e02927fd">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l02789"></a>02789     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a292024d05d86e9c9efda9663204a2584">reserved_41_47</a>               : 7;
<a name="l02790"></a>02790     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1f5ba178de5d5e638a1b08c7bbfb3990">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l02791"></a>02791     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad1084f0ef9d4a2e48a7b102a9d105a7b">reserved_33_39</a>               : 7;
<a name="l02792"></a>02792     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ae27755fff62b5413bb5d41a8cf1d0d8e">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l02793"></a>02793     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a45c31858faeaedecd2896629f1129e5d">reserved_13_31</a>               : 19;
<a name="l02794"></a>02794     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1a4abfc432e6672606f9b262d3d198b2">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l02795"></a>02795     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a28329c411d695e714dca586204559a75">reserved_5_7</a>                 : 3;
<a name="l02796"></a>02796     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad33e0a9965dfcf08a5a8a56109d8f9eb">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l02797"></a>02797 <span class="preprocessor">#else</span>
<a name="l02798"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad33e0a9965dfcf08a5a8a56109d8f9eb">02798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad33e0a9965dfcf08a5a8a56109d8f9eb">agx</a>                          : 5;
<a name="l02799"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a28329c411d695e714dca586204559a75">02799</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a28329c411d695e714dca586204559a75">reserved_5_7</a>                 : 3;
<a name="l02800"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1a4abfc432e6672606f9b262d3d198b2">02800</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1a4abfc432e6672606f9b262d3d198b2">gmx_drp</a>                      : 5;
<a name="l02801"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a45c31858faeaedecd2896629f1129e5d">02801</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a45c31858faeaedecd2896629f1129e5d">reserved_13_31</a>               : 19;
<a name="l02802"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ae27755fff62b5413bb5d41a8cf1d0d8e">02802</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ae27755fff62b5413bb5d41a8cf1d0d8e">agl</a>                          : 1;
<a name="l02803"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad1084f0ef9d4a2e48a7b102a9d105a7b">02803</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#ad1084f0ef9d4a2e48a7b102a9d105a7b">reserved_33_39</a>               : 7;
<a name="l02804"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1f5ba178de5d5e638a1b08c7bbfb3990">02804</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a1f5ba178de5d5e638a1b08c7bbfb3990">mii</a>                          : 1;
<a name="l02805"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a292024d05d86e9c9efda9663204a2584">02805</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a292024d05d86e9c9efda9663204a2584">reserved_41_47</a>               : 7;
<a name="l02806"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a7a394cd4c19d8c05b43d1188e02927fd">02806</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#a7a394cd4c19d8c05b43d1188e02927fd">ilk</a>                          : 1;
<a name="l02807"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abde8466e682b4844cecafb6962e4455a">02807</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abde8466e682b4844cecafb6962e4455a">reserved_49_51</a>               : 3;
<a name="l02808"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abb585d70b26c896b1aa9713f29cac57b">02808</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#abb585d70b26c896b1aa9713f29cac57b">ilk_drp</a>                      : 2;
<a name="l02809"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#aa3585dab9ef34b92949c6f3a34dd0884">02809</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html#aa3585dab9ef34b92949c6f3a34dd0884">reserved_54_63</a>               : 10;
<a name="l02810"></a>02810 <span class="preprocessor">#endif</span>
<a name="l02811"></a>02811 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#aff7df9ec6df6dfccb4820636cb41ddb8">s</a>;
<a name="l02812"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#adcb67b8c31ec6b22abbc5d2787ffc70d">02812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__s.html">cvmx_ciu2_en_iox_int_pkt_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#adcb67b8c31ec6b22abbc5d2787ffc70d">cn68xx</a>;
<a name="l02813"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html">02813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html">cvmx_ciu2_en_iox_int_pkt_w1c_cn68xxp1</a> {
<a name="l02814"></a>02814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02815"></a>02815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a3338cb80aee3aa54e0e2257a685eebf2">reserved_49_63</a>               : 15;
<a name="l02816"></a>02816     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a722f674f62699d0f751ba27e416c29ce">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a761c8b1520b76e1d5bc3e9ab77089e08">reserved_41_47</a>               : 7;
<a name="l02818"></a>02818     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8bce19e08f0ee1a628711972ef605468">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a7c941fbf41832efb82931aeffb6ddfe3">reserved_33_39</a>               : 7;
<a name="l02820"></a>02820     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#ac49530107282f61adf10e2b52056b8fc">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l02821"></a>02821     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a93a01d4325de248f018049186288fd24">reserved_13_31</a>               : 19;
<a name="l02822"></a>02822     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8b18c1be8823816f97a64b79fcf7fe4f">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l02823"></a>02823     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a91ca7c899ec15ef928f28a23fbf95b89">reserved_5_7</a>                 : 3;
<a name="l02824"></a>02824     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a0ccddd997418af0304001efb99bc9fb6">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l02825"></a>02825 <span class="preprocessor">#else</span>
<a name="l02826"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a0ccddd997418af0304001efb99bc9fb6">02826</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a0ccddd997418af0304001efb99bc9fb6">agx</a>                          : 5;
<a name="l02827"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a91ca7c899ec15ef928f28a23fbf95b89">02827</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a91ca7c899ec15ef928f28a23fbf95b89">reserved_5_7</a>                 : 3;
<a name="l02828"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8b18c1be8823816f97a64b79fcf7fe4f">02828</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8b18c1be8823816f97a64b79fcf7fe4f">gmx_drp</a>                      : 5;
<a name="l02829"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a93a01d4325de248f018049186288fd24">02829</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a93a01d4325de248f018049186288fd24">reserved_13_31</a>               : 19;
<a name="l02830"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#ac49530107282f61adf10e2b52056b8fc">02830</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#ac49530107282f61adf10e2b52056b8fc">agl</a>                          : 1;
<a name="l02831"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a7c941fbf41832efb82931aeffb6ddfe3">02831</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a7c941fbf41832efb82931aeffb6ddfe3">reserved_33_39</a>               : 7;
<a name="l02832"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8bce19e08f0ee1a628711972ef605468">02832</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a8bce19e08f0ee1a628711972ef605468">mii</a>                          : 1;
<a name="l02833"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a761c8b1520b76e1d5bc3e9ab77089e08">02833</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a761c8b1520b76e1d5bc3e9ab77089e08">reserved_41_47</a>               : 7;
<a name="l02834"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a722f674f62699d0f751ba27e416c29ce">02834</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a722f674f62699d0f751ba27e416c29ce">ilk</a>                          : 1;
<a name="l02835"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a3338cb80aee3aa54e0e2257a685eebf2">02835</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1c_1_1cvmx__ciu2__en__iox__int__pkt__w1c__cn68xxp1.html#a3338cb80aee3aa54e0e2257a685eebf2">reserved_49_63</a>               : 15;
<a name="l02836"></a>02836 <span class="preprocessor">#endif</span>
<a name="l02837"></a>02837 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html#a818917b25c61d21a065c5d95fe8df0a2">cn68xxp1</a>;
<a name="l02838"></a>02838 };
<a name="l02839"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7d8eb5afdb311b1109d3517d00335ef7">02839</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html" title="cvmx_ciu2_en_io::_int_pkt_w1c">cvmx_ciu2_en_iox_int_pkt_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1c.html" title="cvmx_ciu2_en_io::_int_pkt_w1c">cvmx_ciu2_en_iox_int_pkt_w1c_t</a>;
<a name="l02840"></a>02840 <span class="comment"></span>
<a name="l02841"></a>02841 <span class="comment">/**</span>
<a name="l02842"></a>02842 <span class="comment"> * cvmx_ciu2_en_io#_int_pkt_w1s</span>
<a name="l02843"></a>02843 <span class="comment"> */</span>
<a name="l02844"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html">02844</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html" title="cvmx_ciu2_en_io::_int_pkt_w1s">cvmx_ciu2_en_iox_int_pkt_w1s</a> {
<a name="l02845"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a12c5041efe9003e6c0954adfa6f3c75a">02845</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a12c5041efe9003e6c0954adfa6f3c75a">u64</a>;
<a name="l02846"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html">02846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html">cvmx_ciu2_en_iox_int_pkt_w1s_s</a> {
<a name="l02847"></a>02847 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02848"></a>02848 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a173c1510d5eabf5cc1a72f459012d869">reserved_54_63</a>               : 10;
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab7e96a060e98e5a40f2774c47fd0fdf8">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab4c4f9fd26ac896ea68e3e2876be7028">reserved_49_51</a>               : 3;
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a8fa9f135314f58a85428305d9eb35ab7">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a308f36b2e02fb2d0088b837faf113351">reserved_41_47</a>               : 7;
<a name="l02853"></a>02853     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a132bdcb1398a45130f1719ca5712c918">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l02854"></a>02854     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a491f962e33239e5b715855fe16026486">reserved_33_39</a>               : 7;
<a name="l02855"></a>02855     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ad7ef20978c9e6a8acfa6f7c709f92a2d">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab2830ed8a4dccaa655d24a0c40039242">reserved_13_31</a>               : 19;
<a name="l02857"></a>02857     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ac9a1d1a6d7734178fb4b29e37ef769b6">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a0fa466230582d188d018744ca11c962c">reserved_5_7</a>                 : 3;
<a name="l02859"></a>02859     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a9483d78d674a58c499c0df665266ea5b">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l02860"></a>02860 <span class="preprocessor">#else</span>
<a name="l02861"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a9483d78d674a58c499c0df665266ea5b">02861</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a9483d78d674a58c499c0df665266ea5b">agx</a>                          : 5;
<a name="l02862"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a0fa466230582d188d018744ca11c962c">02862</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a0fa466230582d188d018744ca11c962c">reserved_5_7</a>                 : 3;
<a name="l02863"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ac9a1d1a6d7734178fb4b29e37ef769b6">02863</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ac9a1d1a6d7734178fb4b29e37ef769b6">gmx_drp</a>                      : 5;
<a name="l02864"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab2830ed8a4dccaa655d24a0c40039242">02864</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab2830ed8a4dccaa655d24a0c40039242">reserved_13_31</a>               : 19;
<a name="l02865"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ad7ef20978c9e6a8acfa6f7c709f92a2d">02865</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ad7ef20978c9e6a8acfa6f7c709f92a2d">agl</a>                          : 1;
<a name="l02866"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a491f962e33239e5b715855fe16026486">02866</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a491f962e33239e5b715855fe16026486">reserved_33_39</a>               : 7;
<a name="l02867"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a132bdcb1398a45130f1719ca5712c918">02867</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a132bdcb1398a45130f1719ca5712c918">mii</a>                          : 1;
<a name="l02868"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a308f36b2e02fb2d0088b837faf113351">02868</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a308f36b2e02fb2d0088b837faf113351">reserved_41_47</a>               : 7;
<a name="l02869"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a8fa9f135314f58a85428305d9eb35ab7">02869</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a8fa9f135314f58a85428305d9eb35ab7">ilk</a>                          : 1;
<a name="l02870"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab4c4f9fd26ac896ea68e3e2876be7028">02870</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab4c4f9fd26ac896ea68e3e2876be7028">reserved_49_51</a>               : 3;
<a name="l02871"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab7e96a060e98e5a40f2774c47fd0fdf8">02871</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#ab7e96a060e98e5a40f2774c47fd0fdf8">ilk_drp</a>                      : 2;
<a name="l02872"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a173c1510d5eabf5cc1a72f459012d869">02872</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html#a173c1510d5eabf5cc1a72f459012d869">reserved_54_63</a>               : 10;
<a name="l02873"></a>02873 <span class="preprocessor">#endif</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a74fb3653061b2a38935ad534c4d2e827">s</a>;
<a name="l02875"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a1520ad6794cf34078e6092c4d15f643c">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__s.html">cvmx_ciu2_en_iox_int_pkt_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a1520ad6794cf34078e6092c4d15f643c">cn68xx</a>;
<a name="l02876"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html">02876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html">cvmx_ciu2_en_iox_int_pkt_w1s_cn68xxp1</a> {
<a name="l02877"></a>02877 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02878"></a>02878 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a4eb704b517454c6a60cbba36d28d3485">reserved_49_63</a>               : 15;
<a name="l02879"></a>02879     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a26b3787ba8d64a81ea1c06ef007a9780">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l02880"></a>02880     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a3483758d6eefe5998532b8bea9ce017f">reserved_41_47</a>               : 7;
<a name="l02881"></a>02881     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a7915dfc0fa1041d13ce59df2da9cb5ac">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l02882"></a>02882     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#ac5a324aa5f08096266bea067773af21b">reserved_33_39</a>               : 7;
<a name="l02883"></a>02883     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a89c7de9189a9b21f52da7c4d4239896f">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l02884"></a>02884     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a40d84697cb069a3c46f7de7c228201ba">reserved_13_31</a>               : 19;
<a name="l02885"></a>02885     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#af5e7f6f130a638a5b53372138cb594b0">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l02886"></a>02886     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a43819f387d845acc4b4a75c4d82ee03b">reserved_5_7</a>                 : 3;
<a name="l02887"></a>02887     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a119a841fc4fc1526ce433183eaacbb0b">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l02888"></a>02888 <span class="preprocessor">#else</span>
<a name="l02889"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a119a841fc4fc1526ce433183eaacbb0b">02889</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a119a841fc4fc1526ce433183eaacbb0b">agx</a>                          : 5;
<a name="l02890"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a43819f387d845acc4b4a75c4d82ee03b">02890</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a43819f387d845acc4b4a75c4d82ee03b">reserved_5_7</a>                 : 3;
<a name="l02891"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#af5e7f6f130a638a5b53372138cb594b0">02891</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#af5e7f6f130a638a5b53372138cb594b0">gmx_drp</a>                      : 5;
<a name="l02892"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a40d84697cb069a3c46f7de7c228201ba">02892</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a40d84697cb069a3c46f7de7c228201ba">reserved_13_31</a>               : 19;
<a name="l02893"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a89c7de9189a9b21f52da7c4d4239896f">02893</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a89c7de9189a9b21f52da7c4d4239896f">agl</a>                          : 1;
<a name="l02894"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#ac5a324aa5f08096266bea067773af21b">02894</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#ac5a324aa5f08096266bea067773af21b">reserved_33_39</a>               : 7;
<a name="l02895"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a7915dfc0fa1041d13ce59df2da9cb5ac">02895</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a7915dfc0fa1041d13ce59df2da9cb5ac">mii</a>                          : 1;
<a name="l02896"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a3483758d6eefe5998532b8bea9ce017f">02896</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a3483758d6eefe5998532b8bea9ce017f">reserved_41_47</a>               : 7;
<a name="l02897"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a26b3787ba8d64a81ea1c06ef007a9780">02897</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a26b3787ba8d64a81ea1c06ef007a9780">ilk</a>                          : 1;
<a name="l02898"></a><a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a4eb704b517454c6a60cbba36d28d3485">02898</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__pkt__w1s_1_1cvmx__ciu2__en__iox__int__pkt__w1s__cn68xxp1.html#a4eb704b517454c6a60cbba36d28d3485">reserved_49_63</a>               : 15;
<a name="l02899"></a>02899 <span class="preprocessor">#endif</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html#a4956b67e41fa8bb63baca4a08fcc8607">cn68xxp1</a>;
<a name="l02901"></a>02901 };
<a name="l02902"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acae88c6421ccabae08ae0a17d92fbf6f">02902</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html" title="cvmx_ciu2_en_io::_int_pkt_w1s">cvmx_ciu2_en_iox_int_pkt_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__pkt__w1s.html" title="cvmx_ciu2_en_io::_int_pkt_w1s">cvmx_ciu2_en_iox_int_pkt_w1s_t</a>;
<a name="l02903"></a>02903 <span class="comment"></span>
<a name="l02904"></a>02904 <span class="comment">/**</span>
<a name="l02905"></a>02905 <span class="comment"> * cvmx_ciu2_en_io#_int_rml</span>
<a name="l02906"></a>02906 <span class="comment"> */</span>
<a name="l02907"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html">02907</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html" title="cvmx_ciu2_en_io::_int_rml">cvmx_ciu2_en_iox_int_rml</a> {
<a name="l02908"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#ad722cde25281d4fe8db4311c5eb78364">02908</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#ad722cde25281d4fe8db4311c5eb78364">u64</a>;
<a name="l02909"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html">02909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html">cvmx_ciu2_en_iox_int_rml_s</a> {
<a name="l02910"></a>02910 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02911"></a>02911 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ac8baa211eebd44ee4e3bcd4946323bb2">reserved_56_63</a>               : 8;
<a name="l02912"></a>02912     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2344cded59812d09d0515a6fc742d6ad">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l02913"></a>02913     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af0a673d19b26bdd6791fa967fde28818">reserved_49_51</a>               : 3;
<a name="l02914"></a>02914     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ae424c8c02ba53d0bae313b67239019a8">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l02915"></a>02915     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a4ea2e7083b3dbce0e8f581b657bd4660">reserved_41_47</a>               : 7;
<a name="l02916"></a>02916     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad04eca766f276b34f8f0b9b435839a8a">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abff99a86b148897e3fbef59ab716a24b">reserved_37_39</a>               : 3;
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aed9389eb1682337e0efeee57a68c28fa">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA interrupt-enable */</span>
<a name="l02919"></a>02919     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0ff1f1eff2dd9a186d5870430edcfc3a">reserved_34_35</a>               : 2;
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af86897ea3247a7fd0f2d92886b13abd3">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a652e8ceae8123568c9797b78819fbbee">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a30dcff777c14d1ab514c1dd988a456be">reserved_31_31</a>               : 1;
<a name="l02923"></a>02923     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a1f3e28c7d0986057f3299c35fff36d05">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aa9095ace743df5b85841e95e7d963ea0">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l02925"></a>02925     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#afeaa5876a798d32705eb1e2f6f3a029c">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l02926"></a>02926     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0d480e30e2208aa00b55d65267a0c9bb">reserved_25_27</a>               : 3;
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a81d11444af12f4f0fe410e9c36da308a">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l02928"></a>02928     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a8143e3ed23e461462d59822a3169a6e2">reserved_17_23</a>               : 7;
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af5903d9abecaa4ad1afcf8ee165effc5">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l02930"></a>02930     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a67b95df2fe23052dde359f9f32f467f4">reserved_8_15</a>                : 8;
<a name="l02931"></a>02931     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abfaab1a54ba5426f3f975d5b175a65b9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l02932"></a>02932     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab85e2045644dfb0c85e675990e5a5f95">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l02933"></a>02933     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab330781714ea153cd8f219d15c6d2521">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l02934"></a>02934     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad29815965a8cf476d083156304ab3776">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l02935"></a>02935     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a9ec81e56cb9ee43088010fc6d5278fc2">reserved_1_3</a>                 : 3;
<a name="l02936"></a>02936     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2942c9ea9c34c186540e3c142425231c">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l02937"></a>02937 <span class="preprocessor">#else</span>
<a name="l02938"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2942c9ea9c34c186540e3c142425231c">02938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2942c9ea9c34c186540e3c142425231c">iob</a>                          : 1;
<a name="l02939"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a9ec81e56cb9ee43088010fc6d5278fc2">02939</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a9ec81e56cb9ee43088010fc6d5278fc2">reserved_1_3</a>                 : 3;
<a name="l02940"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad29815965a8cf476d083156304ab3776">02940</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad29815965a8cf476d083156304ab3776">fpa</a>                          : 1;
<a name="l02941"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab330781714ea153cd8f219d15c6d2521">02941</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab330781714ea153cd8f219d15c6d2521">ipd</a>                          : 1;
<a name="l02942"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab85e2045644dfb0c85e675990e5a5f95">02942</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ab85e2045644dfb0c85e675990e5a5f95">pip</a>                          : 1;
<a name="l02943"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abfaab1a54ba5426f3f975d5b175a65b9">02943</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abfaab1a54ba5426f3f975d5b175a65b9">pko</a>                          : 1;
<a name="l02944"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a67b95df2fe23052dde359f9f32f467f4">02944</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a67b95df2fe23052dde359f9f32f467f4">reserved_8_15</a>                : 8;
<a name="l02945"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af5903d9abecaa4ad1afcf8ee165effc5">02945</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af5903d9abecaa4ad1afcf8ee165effc5">sso</a>                          : 1;
<a name="l02946"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a8143e3ed23e461462d59822a3169a6e2">02946</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a8143e3ed23e461462d59822a3169a6e2">reserved_17_23</a>               : 7;
<a name="l02947"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a81d11444af12f4f0fe410e9c36da308a">02947</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a81d11444af12f4f0fe410e9c36da308a">zip</a>                          : 1;
<a name="l02948"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0d480e30e2208aa00b55d65267a0c9bb">02948</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0d480e30e2208aa00b55d65267a0c9bb">reserved_25_27</a>               : 3;
<a name="l02949"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#afeaa5876a798d32705eb1e2f6f3a029c">02949</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#afeaa5876a798d32705eb1e2f6f3a029c">tim</a>                          : 1;
<a name="l02950"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aa9095ace743df5b85841e95e7d963ea0">02950</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aa9095ace743df5b85841e95e7d963ea0">rad</a>                          : 1;
<a name="l02951"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a1f3e28c7d0986057f3299c35fff36d05">02951</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a1f3e28c7d0986057f3299c35fff36d05">key</a>                          : 1;
<a name="l02952"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a30dcff777c14d1ab514c1dd988a456be">02952</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a30dcff777c14d1ab514c1dd988a456be">reserved_31_31</a>               : 1;
<a name="l02953"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a652e8ceae8123568c9797b78819fbbee">02953</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a652e8ceae8123568c9797b78819fbbee">sli</a>                          : 1;
<a name="l02954"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af86897ea3247a7fd0f2d92886b13abd3">02954</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af86897ea3247a7fd0f2d92886b13abd3">dpi</a>                          : 1;
<a name="l02955"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0ff1f1eff2dd9a186d5870430edcfc3a">02955</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a0ff1f1eff2dd9a186d5870430edcfc3a">reserved_34_35</a>               : 2;
<a name="l02956"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aed9389eb1682337e0efeee57a68c28fa">02956</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#aed9389eb1682337e0efeee57a68c28fa">dpi_dma</a>                      : 1;
<a name="l02957"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abff99a86b148897e3fbef59ab716a24b">02957</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#abff99a86b148897e3fbef59ab716a24b">reserved_37_39</a>               : 3;
<a name="l02958"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad04eca766f276b34f8f0b9b435839a8a">02958</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ad04eca766f276b34f8f0b9b435839a8a">dfa</a>                          : 1;
<a name="l02959"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a4ea2e7083b3dbce0e8f581b657bd4660">02959</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a4ea2e7083b3dbce0e8f581b657bd4660">reserved_41_47</a>               : 7;
<a name="l02960"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ae424c8c02ba53d0bae313b67239019a8">02960</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ae424c8c02ba53d0bae313b67239019a8">l2c</a>                          : 1;
<a name="l02961"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af0a673d19b26bdd6791fa967fde28818">02961</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#af0a673d19b26bdd6791fa967fde28818">reserved_49_51</a>               : 3;
<a name="l02962"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2344cded59812d09d0515a6fc742d6ad">02962</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#a2344cded59812d09d0515a6fc742d6ad">trace</a>                        : 4;
<a name="l02963"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ac8baa211eebd44ee4e3bcd4946323bb2">02963</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html#ac8baa211eebd44ee4e3bcd4946323bb2">reserved_56_63</a>               : 8;
<a name="l02964"></a>02964 <span class="preprocessor">#endif</span>
<a name="l02965"></a>02965 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#af8644831969536ae8c9a89852cbcb509">s</a>;
<a name="l02966"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#ab7f8edf031e7e948ea225943488549e7">02966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__s.html">cvmx_ciu2_en_iox_int_rml_s</a>     <a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#ab7f8edf031e7e948ea225943488549e7">cn68xx</a>;
<a name="l02967"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html">02967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html">cvmx_ciu2_en_iox_int_rml_cn68xxp1</a> {
<a name="l02968"></a>02968 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02969"></a>02969 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1a5c960b5840d6eb91e60353a24ffe04">reserved_56_63</a>               : 8;
<a name="l02970"></a>02970     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36a56149ff86215deca42d7b9ddc909b">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l02971"></a>02971     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aaff8b3d730b2dc66a17c12a4067be3df">reserved_49_51</a>               : 3;
<a name="l02972"></a>02972     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#acfdc9b9db2e8c6f17134d8d1bc520798">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a084d2ddb6881de45c7cc962ec8999e68">reserved_41_47</a>               : 7;
<a name="l02974"></a>02974     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad30185be658b57c873acd3f7dc24ef4b">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l02975"></a>02975     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a542e365e73876b9c7246375c7532d52f">reserved_34_39</a>               : 6;
<a name="l02976"></a>02976     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6b26d657b05c865e1ce57be8ebfac79f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l02977"></a>02977     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36b7828ec13d11133f4536ba01536050">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l02978"></a>02978     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad18707d51dc2336253c58cdf79eabe20">reserved_31_31</a>               : 1;
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a131763645e4364a4425e4ad66d78fd30">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l02980"></a>02980     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6d0931859b859cf3a588ef36dfd00ba2">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l02981"></a>02981     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a26401227191841551ed6cfc3a950ee84">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l02982"></a>02982     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad7cdccb08380217b093ddb8b821d0dae">reserved_25_27</a>               : 3;
<a name="l02983"></a>02983     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7f5e5585a0081b4ee239165b3fe147cd">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l02984"></a>02984     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ac08bceaecbbaeb3865a69ca84cba03db">reserved_17_23</a>               : 7;
<a name="l02985"></a>02985     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a443a0ca80fbeabefa8c8ec82f192eb03">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l02986"></a>02986     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a63a6770aa66038ab8e1dde1c29dd8d4b">reserved_8_15</a>                : 8;
<a name="l02987"></a>02987     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aa2be62f6986965bf85b4fb3029169196">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l02988"></a>02988     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1bb3b0fee1385639110a474a1102656d">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l02989"></a>02989     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a06c8d89e4c624a2e766aec4c2f12ee4f">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l02990"></a>02990     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a954237a602190070117bea29a6374477">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l02991"></a>02991     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7db2dc60ed18e1e03ee5d972b77c0172">reserved_1_3</a>                 : 3;
<a name="l02992"></a>02992     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7ebe804beefdf1bf151cbdb5fc55a188">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l02993"></a>02993 <span class="preprocessor">#else</span>
<a name="l02994"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7ebe804beefdf1bf151cbdb5fc55a188">02994</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7ebe804beefdf1bf151cbdb5fc55a188">iob</a>                          : 1;
<a name="l02995"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7db2dc60ed18e1e03ee5d972b77c0172">02995</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7db2dc60ed18e1e03ee5d972b77c0172">reserved_1_3</a>                 : 3;
<a name="l02996"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a954237a602190070117bea29a6374477">02996</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a954237a602190070117bea29a6374477">fpa</a>                          : 1;
<a name="l02997"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a06c8d89e4c624a2e766aec4c2f12ee4f">02997</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a06c8d89e4c624a2e766aec4c2f12ee4f">ipd</a>                          : 1;
<a name="l02998"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1bb3b0fee1385639110a474a1102656d">02998</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1bb3b0fee1385639110a474a1102656d">pip</a>                          : 1;
<a name="l02999"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aa2be62f6986965bf85b4fb3029169196">02999</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aa2be62f6986965bf85b4fb3029169196">pko</a>                          : 1;
<a name="l03000"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a63a6770aa66038ab8e1dde1c29dd8d4b">03000</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a63a6770aa66038ab8e1dde1c29dd8d4b">reserved_8_15</a>                : 8;
<a name="l03001"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a443a0ca80fbeabefa8c8ec82f192eb03">03001</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a443a0ca80fbeabefa8c8ec82f192eb03">sso</a>                          : 1;
<a name="l03002"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ac08bceaecbbaeb3865a69ca84cba03db">03002</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ac08bceaecbbaeb3865a69ca84cba03db">reserved_17_23</a>               : 7;
<a name="l03003"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7f5e5585a0081b4ee239165b3fe147cd">03003</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a7f5e5585a0081b4ee239165b3fe147cd">zip</a>                          : 1;
<a name="l03004"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad7cdccb08380217b093ddb8b821d0dae">03004</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad7cdccb08380217b093ddb8b821d0dae">reserved_25_27</a>               : 3;
<a name="l03005"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a26401227191841551ed6cfc3a950ee84">03005</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a26401227191841551ed6cfc3a950ee84">tim</a>                          : 1;
<a name="l03006"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6d0931859b859cf3a588ef36dfd00ba2">03006</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6d0931859b859cf3a588ef36dfd00ba2">rad</a>                          : 1;
<a name="l03007"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a131763645e4364a4425e4ad66d78fd30">03007</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a131763645e4364a4425e4ad66d78fd30">key</a>                          : 1;
<a name="l03008"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad18707d51dc2336253c58cdf79eabe20">03008</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad18707d51dc2336253c58cdf79eabe20">reserved_31_31</a>               : 1;
<a name="l03009"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36b7828ec13d11133f4536ba01536050">03009</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36b7828ec13d11133f4536ba01536050">sli</a>                          : 1;
<a name="l03010"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6b26d657b05c865e1ce57be8ebfac79f">03010</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a6b26d657b05c865e1ce57be8ebfac79f">dpi</a>                          : 1;
<a name="l03011"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a542e365e73876b9c7246375c7532d52f">03011</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a542e365e73876b9c7246375c7532d52f">reserved_34_39</a>               : 6;
<a name="l03012"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad30185be658b57c873acd3f7dc24ef4b">03012</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#ad30185be658b57c873acd3f7dc24ef4b">dfa</a>                          : 1;
<a name="l03013"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a084d2ddb6881de45c7cc962ec8999e68">03013</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a084d2ddb6881de45c7cc962ec8999e68">reserved_41_47</a>               : 7;
<a name="l03014"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#acfdc9b9db2e8c6f17134d8d1bc520798">03014</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#acfdc9b9db2e8c6f17134d8d1bc520798">l2c</a>                          : 1;
<a name="l03015"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aaff8b3d730b2dc66a17c12a4067be3df">03015</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#aaff8b3d730b2dc66a17c12a4067be3df">reserved_49_51</a>               : 3;
<a name="l03016"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36a56149ff86215deca42d7b9ddc909b">03016</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a36a56149ff86215deca42d7b9ddc909b">trace</a>                        : 4;
<a name="l03017"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1a5c960b5840d6eb91e60353a24ffe04">03017</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml_1_1cvmx__ciu2__en__iox__int__rml__cn68xxp1.html#a1a5c960b5840d6eb91e60353a24ffe04">reserved_56_63</a>               : 8;
<a name="l03018"></a>03018 <span class="preprocessor">#endif</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html#aeb9290e8294c959b519ed4eddee22545">cn68xxp1</a>;
<a name="l03020"></a>03020 };
<a name="l03021"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af667e8786c4f8a088efcb61e5fda4695">03021</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html" title="cvmx_ciu2_en_io::_int_rml">cvmx_ciu2_en_iox_int_rml</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__rml.html" title="cvmx_ciu2_en_io::_int_rml">cvmx_ciu2_en_iox_int_rml_t</a>;
<a name="l03022"></a>03022 <span class="comment"></span>
<a name="l03023"></a>03023 <span class="comment">/**</span>
<a name="l03024"></a>03024 <span class="comment"> * cvmx_ciu2_en_io#_int_rml_w1c</span>
<a name="l03025"></a>03025 <span class="comment"> */</span>
<a name="l03026"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html">03026</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html" title="cvmx_ciu2_en_io::_int_rml_w1c">cvmx_ciu2_en_iox_int_rml_w1c</a> {
<a name="l03027"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#acc28f0c453950cbd85bcd8b87ccd24fb">03027</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#acc28f0c453950cbd85bcd8b87ccd24fb">u64</a>;
<a name="l03028"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html">03028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html">cvmx_ciu2_en_iox_int_rml_w1c_s</a> {
<a name="l03029"></a>03029 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a405040d9f949deb23d835d6f09b49519">reserved_56_63</a>               : 8;
<a name="l03031"></a>03031     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa95ea3c57852183eb08bda241638c19e">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l03032"></a>03032     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a48f67f13b874215d5574c482fa27f055">reserved_49_51</a>               : 3;
<a name="l03033"></a>03033     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa4bd07abaa4804323b49309aae03f06c">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l03034"></a>03034     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4111308cfc114a60b0792f59a19e0008">reserved_41_47</a>               : 7;
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a60361cbebb1346b13c072a3f19c3c9cb">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l03036"></a>03036     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a366f179f9e6bde53966850781c7328d4">reserved_37_39</a>               : 3;
<a name="l03037"></a>03037     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a339ef68cff897c6cb9959d3bc894e292">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l03038"></a>03038     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a23138166077253d3dcb4774b48a50f9b">reserved_34_35</a>               : 2;
<a name="l03039"></a>03039     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a295cfefe84207c5bc932e544210c586a">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l03040"></a>03040     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#af257a5bd4f4e8bbe7b4ec7701d4fbf61">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l03041"></a>03041     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a910e7d7cf8cd688b0b8a60b72b503a92">reserved_31_31</a>               : 1;
<a name="l03042"></a>03042     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a0baca98cc629f8c487efbec7c0267b42">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l03043"></a>03043     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#acdc5123f5c00b5ea973d220a8a841cb2">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l03044"></a>03044     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a298d8caaff653da2f8dc8291ef75d4c1">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l03045"></a>03045     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#ab872c2152b80fae0a1222963f8119a3b">reserved_25_27</a>               : 3;
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa11d6b5fb73cd6bc472409e29f2caac6">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#abc37395b80187d0449f757e3301e7595">reserved_17_23</a>               : 7;
<a name="l03048"></a>03048     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a785ad077524079d2bfc22f97b5e7b65a">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l03049"></a>03049     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4aa584ed42aa72221e22a467af32f000">reserved_8_15</a>                : 8;
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4f3ecfd6e8db2070752e816f1e4bf131">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l03051"></a>03051     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a57a1579c2df5db9e2d240f655df6fd6a">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l03052"></a>03052     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a746c7ff109878da6502e7f352bcb24c5">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a8f477ec67b18589a1021715f31218486">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l03054"></a>03054     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a233103e9ce11d7ae1056da5ccb45444a">reserved_1_3</a>                 : 3;
<a name="l03055"></a>03055     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aaf1f7693cc111d5097da8a1e60ed1239">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l03056"></a>03056 <span class="preprocessor">#else</span>
<a name="l03057"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aaf1f7693cc111d5097da8a1e60ed1239">03057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aaf1f7693cc111d5097da8a1e60ed1239">iob</a>                          : 1;
<a name="l03058"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a233103e9ce11d7ae1056da5ccb45444a">03058</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a233103e9ce11d7ae1056da5ccb45444a">reserved_1_3</a>                 : 3;
<a name="l03059"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a8f477ec67b18589a1021715f31218486">03059</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a8f477ec67b18589a1021715f31218486">fpa</a>                          : 1;
<a name="l03060"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a746c7ff109878da6502e7f352bcb24c5">03060</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a746c7ff109878da6502e7f352bcb24c5">ipd</a>                          : 1;
<a name="l03061"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a57a1579c2df5db9e2d240f655df6fd6a">03061</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a57a1579c2df5db9e2d240f655df6fd6a">pip</a>                          : 1;
<a name="l03062"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4f3ecfd6e8db2070752e816f1e4bf131">03062</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4f3ecfd6e8db2070752e816f1e4bf131">pko</a>                          : 1;
<a name="l03063"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4aa584ed42aa72221e22a467af32f000">03063</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4aa584ed42aa72221e22a467af32f000">reserved_8_15</a>                : 8;
<a name="l03064"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a785ad077524079d2bfc22f97b5e7b65a">03064</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a785ad077524079d2bfc22f97b5e7b65a">sso</a>                          : 1;
<a name="l03065"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#abc37395b80187d0449f757e3301e7595">03065</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#abc37395b80187d0449f757e3301e7595">reserved_17_23</a>               : 7;
<a name="l03066"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa11d6b5fb73cd6bc472409e29f2caac6">03066</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa11d6b5fb73cd6bc472409e29f2caac6">zip</a>                          : 1;
<a name="l03067"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#ab872c2152b80fae0a1222963f8119a3b">03067</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#ab872c2152b80fae0a1222963f8119a3b">reserved_25_27</a>               : 3;
<a name="l03068"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a298d8caaff653da2f8dc8291ef75d4c1">03068</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a298d8caaff653da2f8dc8291ef75d4c1">tim</a>                          : 1;
<a name="l03069"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#acdc5123f5c00b5ea973d220a8a841cb2">03069</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#acdc5123f5c00b5ea973d220a8a841cb2">rad</a>                          : 1;
<a name="l03070"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a0baca98cc629f8c487efbec7c0267b42">03070</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a0baca98cc629f8c487efbec7c0267b42">key</a>                          : 1;
<a name="l03071"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a910e7d7cf8cd688b0b8a60b72b503a92">03071</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a910e7d7cf8cd688b0b8a60b72b503a92">reserved_31_31</a>               : 1;
<a name="l03072"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#af257a5bd4f4e8bbe7b4ec7701d4fbf61">03072</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#af257a5bd4f4e8bbe7b4ec7701d4fbf61">sli</a>                          : 1;
<a name="l03073"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a295cfefe84207c5bc932e544210c586a">03073</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a295cfefe84207c5bc932e544210c586a">dpi</a>                          : 1;
<a name="l03074"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a23138166077253d3dcb4774b48a50f9b">03074</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a23138166077253d3dcb4774b48a50f9b">reserved_34_35</a>               : 2;
<a name="l03075"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a339ef68cff897c6cb9959d3bc894e292">03075</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a339ef68cff897c6cb9959d3bc894e292">dpi_dma</a>                      : 1;
<a name="l03076"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a366f179f9e6bde53966850781c7328d4">03076</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a366f179f9e6bde53966850781c7328d4">reserved_37_39</a>               : 3;
<a name="l03077"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a60361cbebb1346b13c072a3f19c3c9cb">03077</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a60361cbebb1346b13c072a3f19c3c9cb">dfa</a>                          : 1;
<a name="l03078"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4111308cfc114a60b0792f59a19e0008">03078</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a4111308cfc114a60b0792f59a19e0008">reserved_41_47</a>               : 7;
<a name="l03079"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa4bd07abaa4804323b49309aae03f06c">03079</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa4bd07abaa4804323b49309aae03f06c">l2c</a>                          : 1;
<a name="l03080"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a48f67f13b874215d5574c482fa27f055">03080</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a48f67f13b874215d5574c482fa27f055">reserved_49_51</a>               : 3;
<a name="l03081"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa95ea3c57852183eb08bda241638c19e">03081</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#aa95ea3c57852183eb08bda241638c19e">trace</a>                        : 4;
<a name="l03082"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a405040d9f949deb23d835d6f09b49519">03082</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html#a405040d9f949deb23d835d6f09b49519">reserved_56_63</a>               : 8;
<a name="l03083"></a>03083 <span class="preprocessor">#endif</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#a9430fd00a217e194a0bc520e5ca23484">s</a>;
<a name="l03085"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#a0dcb917f38aa22513d5667150033b107">03085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__s.html">cvmx_ciu2_en_iox_int_rml_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#a0dcb917f38aa22513d5667150033b107">cn68xx</a>;
<a name="l03086"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html">03086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html">cvmx_ciu2_en_iox_int_rml_w1c_cn68xxp1</a> {
<a name="l03087"></a>03087 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03088"></a>03088 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a20d9d1dbf46401fa35ca31e1549b8c43">reserved_56_63</a>               : 8;
<a name="l03089"></a>03089     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a7a7c74c60ccfb116c0a53ce07e8236f2">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l03090"></a>03090     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#aef10e4e944fe9f5ba9b19deb1ef26de0">reserved_49_51</a>               : 3;
<a name="l03091"></a>03091     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a76dc0230af53ab9998b8936b82ca254d">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a81f1d33da3387642b9d00d86fba35d68">reserved_41_47</a>               : 7;
<a name="l03093"></a>03093     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ada51469ea79008833640350c033a47db">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l03094"></a>03094     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a290723a99ed1cecd1a5a48e419eb97ee">reserved_34_39</a>               : 6;
<a name="l03095"></a>03095     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a3c0a527ce58e5f6f791eb66a68d18878">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6e052e6533072e1f4cf7200fda71ed77">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l03097"></a>03097     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0ec4a6612ffed5d3eb5b87536bcdb29b">reserved_31_31</a>               : 1;
<a name="l03098"></a>03098     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6ee9ac3f4b7e4d470b741a87ff9f37d3">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l03099"></a>03099     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#abc6c798d445bf1d0e6fee308ad9065cc">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l03100"></a>03100     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0e519b4ddbefafcb50a2c8049224d3a7">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l03101"></a>03101     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#acd6f609981fc3d10d92bceabdc2c4a2f">reserved_25_27</a>               : 3;
<a name="l03102"></a>03102     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a70742caa063fe58cc886049b2b9ca80d">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l03103"></a>03103     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a9bc0b29d304fbe0796d7bc196b984148">reserved_17_23</a>               : 7;
<a name="l03104"></a>03104     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a71bbd3dff8aec18879502e306d2784ba">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l03105"></a>03105     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a2e9490531b974b73506a6294cd40b0a3">reserved_8_15</a>                : 8;
<a name="l03106"></a>03106     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0f867a04dee9ce0304d99e24729b289c">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l03107"></a>03107     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a72e8e807c809aad0c45f3bb0db5f1008">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l03108"></a>03108     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a256e912ddbe74ac1f6c294f61a9feffd">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l03109"></a>03109     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ab5bd6fd6f4028200aaede10bbe578d6c">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a90f1644c614a41ace516343a1e42eb7c">reserved_1_3</a>                 : 3;
<a name="l03111"></a>03111     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a96358f87d4e84cca7ed62f0bca79e74b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l03112"></a>03112 <span class="preprocessor">#else</span>
<a name="l03113"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a96358f87d4e84cca7ed62f0bca79e74b">03113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a96358f87d4e84cca7ed62f0bca79e74b">iob</a>                          : 1;
<a name="l03114"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a90f1644c614a41ace516343a1e42eb7c">03114</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a90f1644c614a41ace516343a1e42eb7c">reserved_1_3</a>                 : 3;
<a name="l03115"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ab5bd6fd6f4028200aaede10bbe578d6c">03115</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ab5bd6fd6f4028200aaede10bbe578d6c">fpa</a>                          : 1;
<a name="l03116"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a256e912ddbe74ac1f6c294f61a9feffd">03116</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a256e912ddbe74ac1f6c294f61a9feffd">ipd</a>                          : 1;
<a name="l03117"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a72e8e807c809aad0c45f3bb0db5f1008">03117</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a72e8e807c809aad0c45f3bb0db5f1008">pip</a>                          : 1;
<a name="l03118"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0f867a04dee9ce0304d99e24729b289c">03118</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0f867a04dee9ce0304d99e24729b289c">pko</a>                          : 1;
<a name="l03119"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a2e9490531b974b73506a6294cd40b0a3">03119</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a2e9490531b974b73506a6294cd40b0a3">reserved_8_15</a>                : 8;
<a name="l03120"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a71bbd3dff8aec18879502e306d2784ba">03120</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a71bbd3dff8aec18879502e306d2784ba">sso</a>                          : 1;
<a name="l03121"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a9bc0b29d304fbe0796d7bc196b984148">03121</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a9bc0b29d304fbe0796d7bc196b984148">reserved_17_23</a>               : 7;
<a name="l03122"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a70742caa063fe58cc886049b2b9ca80d">03122</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a70742caa063fe58cc886049b2b9ca80d">zip</a>                          : 1;
<a name="l03123"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#acd6f609981fc3d10d92bceabdc2c4a2f">03123</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#acd6f609981fc3d10d92bceabdc2c4a2f">reserved_25_27</a>               : 3;
<a name="l03124"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0e519b4ddbefafcb50a2c8049224d3a7">03124</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0e519b4ddbefafcb50a2c8049224d3a7">tim</a>                          : 1;
<a name="l03125"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#abc6c798d445bf1d0e6fee308ad9065cc">03125</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#abc6c798d445bf1d0e6fee308ad9065cc">rad</a>                          : 1;
<a name="l03126"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6ee9ac3f4b7e4d470b741a87ff9f37d3">03126</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6ee9ac3f4b7e4d470b741a87ff9f37d3">key</a>                          : 1;
<a name="l03127"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0ec4a6612ffed5d3eb5b87536bcdb29b">03127</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a0ec4a6612ffed5d3eb5b87536bcdb29b">reserved_31_31</a>               : 1;
<a name="l03128"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6e052e6533072e1f4cf7200fda71ed77">03128</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a6e052e6533072e1f4cf7200fda71ed77">sli</a>                          : 1;
<a name="l03129"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a3c0a527ce58e5f6f791eb66a68d18878">03129</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a3c0a527ce58e5f6f791eb66a68d18878">dpi</a>                          : 1;
<a name="l03130"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a290723a99ed1cecd1a5a48e419eb97ee">03130</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a290723a99ed1cecd1a5a48e419eb97ee">reserved_34_39</a>               : 6;
<a name="l03131"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ada51469ea79008833640350c033a47db">03131</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#ada51469ea79008833640350c033a47db">dfa</a>                          : 1;
<a name="l03132"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a81f1d33da3387642b9d00d86fba35d68">03132</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a81f1d33da3387642b9d00d86fba35d68">reserved_41_47</a>               : 7;
<a name="l03133"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a76dc0230af53ab9998b8936b82ca254d">03133</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a76dc0230af53ab9998b8936b82ca254d">l2c</a>                          : 1;
<a name="l03134"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#aef10e4e944fe9f5ba9b19deb1ef26de0">03134</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#aef10e4e944fe9f5ba9b19deb1ef26de0">reserved_49_51</a>               : 3;
<a name="l03135"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a7a7c74c60ccfb116c0a53ce07e8236f2">03135</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a7a7c74c60ccfb116c0a53ce07e8236f2">trace</a>                        : 4;
<a name="l03136"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a20d9d1dbf46401fa35ca31e1549b8c43">03136</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1c_1_1cvmx__ciu2__en__iox__int__rml__w1c__cn68xxp1.html#a20d9d1dbf46401fa35ca31e1549b8c43">reserved_56_63</a>               : 8;
<a name="l03137"></a>03137 <span class="preprocessor">#endif</span>
<a name="l03138"></a>03138 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html#aaf25e2bd7fffee073f2b5877351cfbc7">cn68xxp1</a>;
<a name="l03139"></a>03139 };
<a name="l03140"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a04be2bf353383b275d4f03178b5bf077">03140</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html" title="cvmx_ciu2_en_io::_int_rml_w1c">cvmx_ciu2_en_iox_int_rml_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1c.html" title="cvmx_ciu2_en_io::_int_rml_w1c">cvmx_ciu2_en_iox_int_rml_w1c_t</a>;
<a name="l03141"></a>03141 <span class="comment"></span>
<a name="l03142"></a>03142 <span class="comment">/**</span>
<a name="l03143"></a>03143 <span class="comment"> * cvmx_ciu2_en_io#_int_rml_w1s</span>
<a name="l03144"></a>03144 <span class="comment"> */</span>
<a name="l03145"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html">03145</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html" title="cvmx_ciu2_en_io::_int_rml_w1s">cvmx_ciu2_en_iox_int_rml_w1s</a> {
<a name="l03146"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#aec5b0be6c2a675eec48ec82b3d5fd962">03146</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#aec5b0be6c2a675eec48ec82b3d5fd962">u64</a>;
<a name="l03147"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html">03147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html">cvmx_ciu2_en_iox_int_rml_w1s_s</a> {
<a name="l03148"></a>03148 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9f689ef8a4190e7303b903e4fde4e913">reserved_56_63</a>               : 8;
<a name="l03150"></a>03150     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a205ba072789490a6d8c4c780bf513015">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l03151"></a>03151     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6ef73a645549913a71113d322967ecfa">reserved_49_51</a>               : 3;
<a name="l03152"></a>03152     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a20a669928f3d1cbec7c9d9d661e260c5">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l03153"></a>03153     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aff027127ee6288d1ad9f019d12c15214">reserved_41_47</a>               : 7;
<a name="l03154"></a>03154     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a8ee9843bc1a74657d616db290565d4e5">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l03155"></a>03155     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aef6c86ed520bf487d0eae419980f73f4">reserved_37_39</a>               : 3;
<a name="l03156"></a>03156     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6316f3ee249507ee134f0704d0dbc441">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l03157"></a>03157     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af583215309ba8682a54e8f18dba19515">reserved_34_35</a>               : 2;
<a name="l03158"></a>03158     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a4f98e98e6c1c560d3f00156494564bc8">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l03159"></a>03159     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ab9cfc5981223931c8ef50ee4cc0ca778">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l03160"></a>03160     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a48b44eb44469134ebc163dce1e60adf7">reserved_31_31</a>               : 1;
<a name="l03161"></a>03161     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a37764adfc2e43a1310f67abafa7d8ab1">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l03162"></a>03162     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a983b84b5adabfb1a5ba27e72115d0912">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l03163"></a>03163     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a0c7f6041ba22fbf2f591b90255932a72">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l03164"></a>03164     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a087d22bbc8fbc51bc6da804b99d3661a">reserved_25_27</a>               : 3;
<a name="l03165"></a>03165     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a3cfe444eb457cd311ecb025774ba6f12">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a665fc90fc4c95ada2044316b1c14b0d4">reserved_17_23</a>               : 7;
<a name="l03167"></a>03167     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a5ceb7fb69a241d62ff1f9b49b71631b5">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l03168"></a>03168     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ae96383cd5745535d5449626ec9a01ffb">reserved_8_15</a>                : 8;
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9d6465d24e7a04947f0b13d690b52204">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l03170"></a>03170     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af8ae1e6d4e879464c85dee7a3e741d2c">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l03171"></a>03171     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#add61191d63bdae567601aa6352646de3">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l03172"></a>03172     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ad04eea9dd93f7d8dfe3f7229bb270453">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l03173"></a>03173     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#abf3cec210a5d8b711cbf233dd24b32e5">reserved_1_3</a>                 : 3;
<a name="l03174"></a>03174     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#afce2398fd9dc9814d3d58a1f02cdffc4">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l03175"></a>03175 <span class="preprocessor">#else</span>
<a name="l03176"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#afce2398fd9dc9814d3d58a1f02cdffc4">03176</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#afce2398fd9dc9814d3d58a1f02cdffc4">iob</a>                          : 1;
<a name="l03177"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#abf3cec210a5d8b711cbf233dd24b32e5">03177</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#abf3cec210a5d8b711cbf233dd24b32e5">reserved_1_3</a>                 : 3;
<a name="l03178"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ad04eea9dd93f7d8dfe3f7229bb270453">03178</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ad04eea9dd93f7d8dfe3f7229bb270453">fpa</a>                          : 1;
<a name="l03179"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#add61191d63bdae567601aa6352646de3">03179</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#add61191d63bdae567601aa6352646de3">ipd</a>                          : 1;
<a name="l03180"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af8ae1e6d4e879464c85dee7a3e741d2c">03180</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af8ae1e6d4e879464c85dee7a3e741d2c">pip</a>                          : 1;
<a name="l03181"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9d6465d24e7a04947f0b13d690b52204">03181</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9d6465d24e7a04947f0b13d690b52204">pko</a>                          : 1;
<a name="l03182"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ae96383cd5745535d5449626ec9a01ffb">03182</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ae96383cd5745535d5449626ec9a01ffb">reserved_8_15</a>                : 8;
<a name="l03183"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a5ceb7fb69a241d62ff1f9b49b71631b5">03183</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a5ceb7fb69a241d62ff1f9b49b71631b5">sso</a>                          : 1;
<a name="l03184"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a665fc90fc4c95ada2044316b1c14b0d4">03184</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a665fc90fc4c95ada2044316b1c14b0d4">reserved_17_23</a>               : 7;
<a name="l03185"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a3cfe444eb457cd311ecb025774ba6f12">03185</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a3cfe444eb457cd311ecb025774ba6f12">zip</a>                          : 1;
<a name="l03186"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a087d22bbc8fbc51bc6da804b99d3661a">03186</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a087d22bbc8fbc51bc6da804b99d3661a">reserved_25_27</a>               : 3;
<a name="l03187"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a0c7f6041ba22fbf2f591b90255932a72">03187</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a0c7f6041ba22fbf2f591b90255932a72">tim</a>                          : 1;
<a name="l03188"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a983b84b5adabfb1a5ba27e72115d0912">03188</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a983b84b5adabfb1a5ba27e72115d0912">rad</a>                          : 1;
<a name="l03189"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a37764adfc2e43a1310f67abafa7d8ab1">03189</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a37764adfc2e43a1310f67abafa7d8ab1">key</a>                          : 1;
<a name="l03190"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a48b44eb44469134ebc163dce1e60adf7">03190</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a48b44eb44469134ebc163dce1e60adf7">reserved_31_31</a>               : 1;
<a name="l03191"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ab9cfc5981223931c8ef50ee4cc0ca778">03191</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#ab9cfc5981223931c8ef50ee4cc0ca778">sli</a>                          : 1;
<a name="l03192"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a4f98e98e6c1c560d3f00156494564bc8">03192</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a4f98e98e6c1c560d3f00156494564bc8">dpi</a>                          : 1;
<a name="l03193"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af583215309ba8682a54e8f18dba19515">03193</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#af583215309ba8682a54e8f18dba19515">reserved_34_35</a>               : 2;
<a name="l03194"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6316f3ee249507ee134f0704d0dbc441">03194</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6316f3ee249507ee134f0704d0dbc441">dpi_dma</a>                      : 1;
<a name="l03195"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aef6c86ed520bf487d0eae419980f73f4">03195</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aef6c86ed520bf487d0eae419980f73f4">reserved_37_39</a>               : 3;
<a name="l03196"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a8ee9843bc1a74657d616db290565d4e5">03196</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a8ee9843bc1a74657d616db290565d4e5">dfa</a>                          : 1;
<a name="l03197"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aff027127ee6288d1ad9f019d12c15214">03197</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#aff027127ee6288d1ad9f019d12c15214">reserved_41_47</a>               : 7;
<a name="l03198"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a20a669928f3d1cbec7c9d9d661e260c5">03198</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a20a669928f3d1cbec7c9d9d661e260c5">l2c</a>                          : 1;
<a name="l03199"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6ef73a645549913a71113d322967ecfa">03199</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a6ef73a645549913a71113d322967ecfa">reserved_49_51</a>               : 3;
<a name="l03200"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a205ba072789490a6d8c4c780bf513015">03200</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a205ba072789490a6d8c4c780bf513015">trace</a>                        : 4;
<a name="l03201"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9f689ef8a4190e7303b903e4fde4e913">03201</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html#a9f689ef8a4190e7303b903e4fde4e913">reserved_56_63</a>               : 8;
<a name="l03202"></a>03202 <span class="preprocessor">#endif</span>
<a name="l03203"></a>03203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#afcfd64afedb5fe058653db40f27f7b31">s</a>;
<a name="l03204"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#ab6847299c207fb9af61f44e97e56fbf8">03204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__s.html">cvmx_ciu2_en_iox_int_rml_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#ab6847299c207fb9af61f44e97e56fbf8">cn68xx</a>;
<a name="l03205"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html">03205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html">cvmx_ciu2_en_iox_int_rml_w1s_cn68xxp1</a> {
<a name="l03206"></a>03206 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03207"></a>03207 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a22b5239213586ab71e91f15428778e12">reserved_56_63</a>               : 8;
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a16de7650130628ae6d465c0be48ac569">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l03209"></a>03209     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a24c7f2f230676fe071e0ca68a2c1ab72">reserved_49_51</a>               : 3;
<a name="l03210"></a>03210     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a6af5d852b353af5a7b58226110221f7e">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l03211"></a>03211     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a74b46c287848092a3eefe02571cf5b9c">reserved_41_47</a>               : 7;
<a name="l03212"></a>03212     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adf912a58364aeca6e47ef6c658c17f45">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l03213"></a>03213     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a2646a636cf1d65f89991d7df4c509386">reserved_34_39</a>               : 6;
<a name="l03214"></a>03214     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a48997312864dd63743380e61f57b624a">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abfaf7c90c63139957b75ebb5835c25fd">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0449e838a2bd9f270dd63126832a3a82">reserved_31_31</a>               : 1;
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abb0b40d5bed3ece803d57f01cf9ddef2">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l03218"></a>03218     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aa61042ba82873c6bbdfb74f742db2df4">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l03219"></a>03219     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aeaebbe1cfee59da6be91a9e7c3c121e2">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0f5e166e7fa83e8e7dd20d47598a630e">reserved_25_27</a>               : 3;
<a name="l03221"></a>03221     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aab4fb605fde1803ab73d3b6e2664b496">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a45b2b230f341450e5823a569ee7d93ff">reserved_17_23</a>               : 7;
<a name="l03223"></a>03223     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adae67d3524fa924e3682c85633be80dc">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l03224"></a>03224     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a73bc921572fdea0312ae3c437805d51a">reserved_8_15</a>                : 8;
<a name="l03225"></a>03225     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a50793c38b50773c115265dd8127f741d">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l03226"></a>03226     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aae82a7b529841bf075789b577edb775a">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l03227"></a>03227     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a3e4be2d7eb75bcab631b79bab12597d3">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l03228"></a>03228     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab5353e85793cdcf2673ae0c3de1a51e4">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l03229"></a>03229     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab33d277a144f469efb5ed85a7d954a76">reserved_1_3</a>                 : 3;
<a name="l03230"></a>03230     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ac9720a1d54a5ab6ebb6b6e10abf493be">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l03231"></a>03231 <span class="preprocessor">#else</span>
<a name="l03232"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ac9720a1d54a5ab6ebb6b6e10abf493be">03232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ac9720a1d54a5ab6ebb6b6e10abf493be">iob</a>                          : 1;
<a name="l03233"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab33d277a144f469efb5ed85a7d954a76">03233</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab33d277a144f469efb5ed85a7d954a76">reserved_1_3</a>                 : 3;
<a name="l03234"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab5353e85793cdcf2673ae0c3de1a51e4">03234</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#ab5353e85793cdcf2673ae0c3de1a51e4">fpa</a>                          : 1;
<a name="l03235"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a3e4be2d7eb75bcab631b79bab12597d3">03235</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a3e4be2d7eb75bcab631b79bab12597d3">ipd</a>                          : 1;
<a name="l03236"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aae82a7b529841bf075789b577edb775a">03236</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aae82a7b529841bf075789b577edb775a">pip</a>                          : 1;
<a name="l03237"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a50793c38b50773c115265dd8127f741d">03237</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a50793c38b50773c115265dd8127f741d">pko</a>                          : 1;
<a name="l03238"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a73bc921572fdea0312ae3c437805d51a">03238</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a73bc921572fdea0312ae3c437805d51a">reserved_8_15</a>                : 8;
<a name="l03239"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adae67d3524fa924e3682c85633be80dc">03239</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adae67d3524fa924e3682c85633be80dc">sso</a>                          : 1;
<a name="l03240"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a45b2b230f341450e5823a569ee7d93ff">03240</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a45b2b230f341450e5823a569ee7d93ff">reserved_17_23</a>               : 7;
<a name="l03241"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aab4fb605fde1803ab73d3b6e2664b496">03241</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aab4fb605fde1803ab73d3b6e2664b496">zip</a>                          : 1;
<a name="l03242"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0f5e166e7fa83e8e7dd20d47598a630e">03242</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0f5e166e7fa83e8e7dd20d47598a630e">reserved_25_27</a>               : 3;
<a name="l03243"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aeaebbe1cfee59da6be91a9e7c3c121e2">03243</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aeaebbe1cfee59da6be91a9e7c3c121e2">tim</a>                          : 1;
<a name="l03244"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aa61042ba82873c6bbdfb74f742db2df4">03244</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#aa61042ba82873c6bbdfb74f742db2df4">rad</a>                          : 1;
<a name="l03245"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abb0b40d5bed3ece803d57f01cf9ddef2">03245</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abb0b40d5bed3ece803d57f01cf9ddef2">key</a>                          : 1;
<a name="l03246"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0449e838a2bd9f270dd63126832a3a82">03246</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a0449e838a2bd9f270dd63126832a3a82">reserved_31_31</a>               : 1;
<a name="l03247"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abfaf7c90c63139957b75ebb5835c25fd">03247</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#abfaf7c90c63139957b75ebb5835c25fd">sli</a>                          : 1;
<a name="l03248"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a48997312864dd63743380e61f57b624a">03248</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a48997312864dd63743380e61f57b624a">dpi</a>                          : 1;
<a name="l03249"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a2646a636cf1d65f89991d7df4c509386">03249</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a2646a636cf1d65f89991d7df4c509386">reserved_34_39</a>               : 6;
<a name="l03250"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adf912a58364aeca6e47ef6c658c17f45">03250</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#adf912a58364aeca6e47ef6c658c17f45">dfa</a>                          : 1;
<a name="l03251"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a74b46c287848092a3eefe02571cf5b9c">03251</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a74b46c287848092a3eefe02571cf5b9c">reserved_41_47</a>               : 7;
<a name="l03252"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a6af5d852b353af5a7b58226110221f7e">03252</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a6af5d852b353af5a7b58226110221f7e">l2c</a>                          : 1;
<a name="l03253"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a24c7f2f230676fe071e0ca68a2c1ab72">03253</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a24c7f2f230676fe071e0ca68a2c1ab72">reserved_49_51</a>               : 3;
<a name="l03254"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a16de7650130628ae6d465c0be48ac569">03254</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a16de7650130628ae6d465c0be48ac569">trace</a>                        : 4;
<a name="l03255"></a><a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a22b5239213586ab71e91f15428778e12">03255</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__rml__w1s_1_1cvmx__ciu2__en__iox__int__rml__w1s__cn68xxp1.html#a22b5239213586ab71e91f15428778e12">reserved_56_63</a>               : 8;
<a name="l03256"></a>03256 <span class="preprocessor">#endif</span>
<a name="l03257"></a>03257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html#a5312237ad37596cdd166d1846eae97b6">cn68xxp1</a>;
<a name="l03258"></a>03258 };
<a name="l03259"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acd99855d04f83bbb5b5a1f7350492632">03259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html" title="cvmx_ciu2_en_io::_int_rml_w1s">cvmx_ciu2_en_iox_int_rml_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__rml__w1s.html" title="cvmx_ciu2_en_io::_int_rml_w1s">cvmx_ciu2_en_iox_int_rml_w1s_t</a>;
<a name="l03260"></a>03260 <span class="comment"></span>
<a name="l03261"></a>03261 <span class="comment">/**</span>
<a name="l03262"></a>03262 <span class="comment"> * cvmx_ciu2_en_io#_int_wdog</span>
<a name="l03263"></a>03263 <span class="comment"> */</span>
<a name="l03264"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html">03264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html" title="cvmx_ciu2_en_io::_int_wdog">cvmx_ciu2_en_iox_int_wdog</a> {
<a name="l03265"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#a18a4dd4c04fc9f0480387cb05865a679">03265</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#a18a4dd4c04fc9f0480387cb05865a679">u64</a>;
<a name="l03266"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html">03266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html">cvmx_ciu2_en_iox_int_wdog_s</a> {
<a name="l03267"></a>03267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03268"></a>03268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#a3fbdb4e5f19880f9c36373fd0c4591eb">reserved_32_63</a>               : 32;
<a name="l03269"></a>03269     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#af762820129ae900a963fb665d45a2a26">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupt-enable */</span>
<a name="l03270"></a>03270 <span class="preprocessor">#else</span>
<a name="l03271"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#af762820129ae900a963fb665d45a2a26">03271</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#af762820129ae900a963fb665d45a2a26">wdog</a>                         : 32;
<a name="l03272"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#a3fbdb4e5f19880f9c36373fd0c4591eb">03272</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html#a3fbdb4e5f19880f9c36373fd0c4591eb">reserved_32_63</a>               : 32;
<a name="l03273"></a>03273 <span class="preprocessor">#endif</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#a3ef1ee640c4de4caa221dfb19bc9b9ec">s</a>;
<a name="l03275"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#aaf5569a6405e2a76ee3d4b1509fe4c19">03275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html">cvmx_ciu2_en_iox_int_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#aaf5569a6405e2a76ee3d4b1509fe4c19">cn68xx</a>;
<a name="l03276"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#a5ac9fe46b0a22248e50805a8dcabfb94">03276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog_1_1cvmx__ciu2__en__iox__int__wdog__s.html">cvmx_ciu2_en_iox_int_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html#a5ac9fe46b0a22248e50805a8dcabfb94">cn68xxp1</a>;
<a name="l03277"></a>03277 };
<a name="l03278"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab1583a8e7c38b4d046996a7b3c987643">03278</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html" title="cvmx_ciu2_en_io::_int_wdog">cvmx_ciu2_en_iox_int_wdog</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog.html" title="cvmx_ciu2_en_io::_int_wdog">cvmx_ciu2_en_iox_int_wdog_t</a>;
<a name="l03279"></a>03279 <span class="comment"></span>
<a name="l03280"></a>03280 <span class="comment">/**</span>
<a name="l03281"></a>03281 <span class="comment"> * cvmx_ciu2_en_io#_int_wdog_w1c</span>
<a name="l03282"></a>03282 <span class="comment"> */</span>
<a name="l03283"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html">03283</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html" title="cvmx_ciu2_en_io::_int_wdog_w1c">cvmx_ciu2_en_iox_int_wdog_w1c</a> {
<a name="l03284"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a33828ded52e8e30e5ab2f0908822e35f">03284</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a33828ded52e8e30e5ab2f0908822e35f">u64</a>;
<a name="l03285"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html">03285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html">cvmx_ciu2_en_iox_int_wdog_w1c_s</a> {
<a name="l03286"></a>03286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03287"></a>03287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a2fce53a7cba54997d80eba24a50ca4a2">reserved_32_63</a>               : 32;
<a name="l03288"></a>03288     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a5ab92cbde26cc9d080eb8f3124a62aad">wdog</a>                         : 32; <span class="comment">/**&lt; write 1 to clear CIU2_EN_xx_yy_WDOG */</span>
<a name="l03289"></a>03289 <span class="preprocessor">#else</span>
<a name="l03290"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a5ab92cbde26cc9d080eb8f3124a62aad">03290</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a5ab92cbde26cc9d080eb8f3124a62aad">wdog</a>                         : 32;
<a name="l03291"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a2fce53a7cba54997d80eba24a50ca4a2">03291</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html#a2fce53a7cba54997d80eba24a50ca4a2">reserved_32_63</a>               : 32;
<a name="l03292"></a>03292 <span class="preprocessor">#endif</span>
<a name="l03293"></a>03293 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a01ba0dbe53be7814f3dfe21811ce13d6">s</a>;
<a name="l03294"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a36cf9600b4a98b6c5388f2ec76332656">03294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html">cvmx_ciu2_en_iox_int_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a36cf9600b4a98b6c5388f2ec76332656">cn68xx</a>;
<a name="l03295"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a806129077d0f28313fbed9d62b1a7dff">03295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1c_1_1cvmx__ciu2__en__iox__int__wdog__w1c__s.html">cvmx_ciu2_en_iox_int_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html#a806129077d0f28313fbed9d62b1a7dff">cn68xxp1</a>;
<a name="l03296"></a>03296 };
<a name="l03297"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa67465a31c8295e1d83389b92862fe91">03297</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html" title="cvmx_ciu2_en_io::_int_wdog_w1c">cvmx_ciu2_en_iox_int_wdog_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1c.html" title="cvmx_ciu2_en_io::_int_wdog_w1c">cvmx_ciu2_en_iox_int_wdog_w1c_t</a>;
<a name="l03298"></a>03298 <span class="comment"></span>
<a name="l03299"></a>03299 <span class="comment">/**</span>
<a name="l03300"></a>03300 <span class="comment"> * cvmx_ciu2_en_io#_int_wdog_w1s</span>
<a name="l03301"></a>03301 <span class="comment"> */</span>
<a name="l03302"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html">03302</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html" title="cvmx_ciu2_en_io::_int_wdog_w1s">cvmx_ciu2_en_iox_int_wdog_w1s</a> {
<a name="l03303"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#ac470b57622f8c81b9eee7398613ec5b4">03303</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#ac470b57622f8c81b9eee7398613ec5b4">u64</a>;
<a name="l03304"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html">03304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html">cvmx_ciu2_en_iox_int_wdog_w1s_s</a> {
<a name="l03305"></a>03305 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03306"></a>03306 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#aa1c16694fd9e1b6aa5d1ea53b40e963d">reserved_32_63</a>               : 32;
<a name="l03307"></a>03307     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#ac49193172880a7e1bae44712f5cb3efa">wdog</a>                         : 32; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WDOG[WDOG] */</span>
<a name="l03308"></a>03308 <span class="preprocessor">#else</span>
<a name="l03309"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#ac49193172880a7e1bae44712f5cb3efa">03309</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#ac49193172880a7e1bae44712f5cb3efa">wdog</a>                         : 32;
<a name="l03310"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#aa1c16694fd9e1b6aa5d1ea53b40e963d">03310</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html#aa1c16694fd9e1b6aa5d1ea53b40e963d">reserved_32_63</a>               : 32;
<a name="l03311"></a>03311 <span class="preprocessor">#endif</span>
<a name="l03312"></a>03312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#aeff55aa74c2f6b84db6fd7f5478890ba">s</a>;
<a name="l03313"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#a6ebe4c56b68322e1b2ca7d1af71225c2">03313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html">cvmx_ciu2_en_iox_int_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#a6ebe4c56b68322e1b2ca7d1af71225c2">cn68xx</a>;
<a name="l03314"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#a729aa592c4b2c8d02b72dfbbb773c9e8">03314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wdog__w1s_1_1cvmx__ciu2__en__iox__int__wdog__w1s__s.html">cvmx_ciu2_en_iox_int_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html#a729aa592c4b2c8d02b72dfbbb773c9e8">cn68xxp1</a>;
<a name="l03315"></a>03315 };
<a name="l03316"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae1f85ebf5f7d45b5b7dddd66f14bee3b">03316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html" title="cvmx_ciu2_en_io::_int_wdog_w1s">cvmx_ciu2_en_iox_int_wdog_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wdog__w1s.html" title="cvmx_ciu2_en_io::_int_wdog_w1s">cvmx_ciu2_en_iox_int_wdog_w1s_t</a>;
<a name="l03317"></a>03317 <span class="comment"></span>
<a name="l03318"></a>03318 <span class="comment">/**</span>
<a name="l03319"></a>03319 <span class="comment"> * cvmx_ciu2_en_io#_int_wrkq</span>
<a name="l03320"></a>03320 <span class="comment"> */</span>
<a name="l03321"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html">03321</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html" title="cvmx_ciu2_en_io::_int_wrkq">cvmx_ciu2_en_iox_int_wrkq</a> {
<a name="l03322"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#a6cae89a8afb06b9b067b1c107ffc1f0c">03322</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#a6cae89a8afb06b9b067b1c107ffc1f0c">u64</a>;
<a name="l03323"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html">03323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html">cvmx_ciu2_en_iox_int_wrkq_s</a> {
<a name="l03324"></a>03324 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03325"></a>03325 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html#ae0538c7c4b25772feb2ecffe0eea1710">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupt-enable */</span>
<a name="l03326"></a>03326 <span class="preprocessor">#else</span>
<a name="l03327"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html#ae0538c7c4b25772feb2ecffe0eea1710">03327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html#ae0538c7c4b25772feb2ecffe0eea1710">workq</a>                        : 64;
<a name="l03328"></a>03328 <span class="preprocessor">#endif</span>
<a name="l03329"></a>03329 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#a485f871f29b3f8c7af533eb55db85cce">s</a>;
<a name="l03330"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#a30af74802d0f770fa584b86092d834c8">03330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html">cvmx_ciu2_en_iox_int_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#a30af74802d0f770fa584b86092d834c8">cn68xx</a>;
<a name="l03331"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#affd32504f3250ed4b7632db82968e975">03331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq_1_1cvmx__ciu2__en__iox__int__wrkq__s.html">cvmx_ciu2_en_iox_int_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html#affd32504f3250ed4b7632db82968e975">cn68xxp1</a>;
<a name="l03332"></a>03332 };
<a name="l03333"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a52f33c7df872bcc1ba5b9f77a8497e47">03333</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html" title="cvmx_ciu2_en_io::_int_wrkq">cvmx_ciu2_en_iox_int_wrkq</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq.html" title="cvmx_ciu2_en_io::_int_wrkq">cvmx_ciu2_en_iox_int_wrkq_t</a>;
<a name="l03334"></a>03334 <span class="comment"></span>
<a name="l03335"></a>03335 <span class="comment">/**</span>
<a name="l03336"></a>03336 <span class="comment"> * cvmx_ciu2_en_io#_int_wrkq_w1c</span>
<a name="l03337"></a>03337 <span class="comment"> */</span>
<a name="l03338"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html">03338</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html" title="cvmx_ciu2_en_io::_int_wrkq_w1c">cvmx_ciu2_en_iox_int_wrkq_w1c</a> {
<a name="l03339"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a31d8e6584358cb4b97ab92cd475f2737">03339</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a31d8e6584358cb4b97ab92cd475f2737">u64</a>;
<a name="l03340"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html">03340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html">cvmx_ciu2_en_iox_int_wrkq_w1c_s</a> {
<a name="l03341"></a>03341 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03342"></a>03342 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html#a137613372846733f37d9f962edc64c30">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l03343"></a>03343 <span class="comment">                                                         For W1C bits, write 1 to clear the corresponding</span>
<a name="l03344"></a>03344 <span class="comment">                                                         CIU2_EN_xx_yy_WRKQ,write 0 to retain previous value */</span>
<a name="l03345"></a>03345 <span class="preprocessor">#else</span>
<a name="l03346"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html#a137613372846733f37d9f962edc64c30">03346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html#a137613372846733f37d9f962edc64c30">workq</a>                        : 64;
<a name="l03347"></a>03347 <span class="preprocessor">#endif</span>
<a name="l03348"></a>03348 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a202bdfe75e1d35a7ead12b6ec803e298">s</a>;
<a name="l03349"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a90bb908f0c81381c61c3eba7d02e6c10">03349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html">cvmx_ciu2_en_iox_int_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a90bb908f0c81381c61c3eba7d02e6c10">cn68xx</a>;
<a name="l03350"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a54177d2eed8cba2d82938d0f23928540">03350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1c_1_1cvmx__ciu2__en__iox__int__wrkq__w1c__s.html">cvmx_ciu2_en_iox_int_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html#a54177d2eed8cba2d82938d0f23928540">cn68xxp1</a>;
<a name="l03351"></a>03351 };
<a name="l03352"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a53f6e5270dcfebe89ec3093613325820">03352</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html" title="cvmx_ciu2_en_io::_int_wrkq_w1c">cvmx_ciu2_en_iox_int_wrkq_w1c</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1c.html" title="cvmx_ciu2_en_io::_int_wrkq_w1c">cvmx_ciu2_en_iox_int_wrkq_w1c_t</a>;
<a name="l03353"></a>03353 <span class="comment"></span>
<a name="l03354"></a>03354 <span class="comment">/**</span>
<a name="l03355"></a>03355 <span class="comment"> * cvmx_ciu2_en_io#_int_wrkq_w1s</span>
<a name="l03356"></a>03356 <span class="comment"> */</span>
<a name="l03357"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html">03357</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html" title="cvmx_ciu2_en_io::_int_wrkq_w1s">cvmx_ciu2_en_iox_int_wrkq_w1s</a> {
<a name="l03358"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a361721119e7b6538fdf20b6b65614520">03358</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a361721119e7b6538fdf20b6b65614520">u64</a>;
<a name="l03359"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html">03359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html">cvmx_ciu2_en_iox_int_wrkq_w1s_s</a> {
<a name="l03360"></a>03360 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03361"></a>03361 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html#a614a6315076a4b8abb9a43e14e93cb66">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l03362"></a>03362 <span class="comment">                                                         1 bit/group. For all W1S bits, write 1 to enable</span>
<a name="l03363"></a>03363 <span class="comment">                                                         corresponding CIU2_EN_xx_yy_WRKQ[WORKQ] bit,</span>
<a name="l03364"></a>03364 <span class="comment">                                                         writing 0 to retain previous value. */</span>
<a name="l03365"></a>03365 <span class="preprocessor">#else</span>
<a name="l03366"></a><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html#a614a6315076a4b8abb9a43e14e93cb66">03366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html#a614a6315076a4b8abb9a43e14e93cb66">workq</a>                        : 64;
<a name="l03367"></a>03367 <span class="preprocessor">#endif</span>
<a name="l03368"></a>03368 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a846a74c12b85791473f55212be1b27df">s</a>;
<a name="l03369"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a869af2db4334b53e457237d29a86a28c">03369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html">cvmx_ciu2_en_iox_int_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a869af2db4334b53e457237d29a86a28c">cn68xx</a>;
<a name="l03370"></a><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a51747a87d301d80a5df483743b90744d">03370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__iox__int__wrkq__w1s_1_1cvmx__ciu2__en__iox__int__wrkq__w1s__s.html">cvmx_ciu2_en_iox_int_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html#a51747a87d301d80a5df483743b90744d">cn68xxp1</a>;
<a name="l03371"></a>03371 };
<a name="l03372"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afd1ce35e460c1644e93c343d45d3d1a6">03372</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html" title="cvmx_ciu2_en_io::_int_wrkq_w1s">cvmx_ciu2_en_iox_int_wrkq_w1s</a> <a class="code" href="unioncvmx__ciu2__en__iox__int__wrkq__w1s.html" title="cvmx_ciu2_en_io::_int_wrkq_w1s">cvmx_ciu2_en_iox_int_wrkq_w1s_t</a>;
<a name="l03373"></a>03373 <span class="comment"></span>
<a name="l03374"></a>03374 <span class="comment">/**</span>
<a name="l03375"></a>03375 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_gpio</span>
<a name="l03376"></a>03376 <span class="comment"> */</span>
<a name="l03377"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html">03377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html" title="cvmx_ciu2_en_pp::_ip2_gpio">cvmx_ciu2_en_ppx_ip2_gpio</a> {
<a name="l03378"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#a578d037dd1c7a2fa78d80af34af21bbe">03378</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#a578d037dd1c7a2fa78d80af34af21bbe">u64</a>;
<a name="l03379"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html">03379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html">cvmx_ciu2_en_ppx_ip2_gpio_s</a> {
<a name="l03380"></a>03380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03381"></a>03381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#a0661e81d6484ed30dabd05ba05f56337">reserved_16_63</a>               : 48;
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#af03020abddf00a7e60c9bc4950c3c10b">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt-enable */</span>
<a name="l03383"></a>03383 <span class="preprocessor">#else</span>
<a name="l03384"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#af03020abddf00a7e60c9bc4950c3c10b">03384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#af03020abddf00a7e60c9bc4950c3c10b">gpio</a>                         : 16;
<a name="l03385"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#a0661e81d6484ed30dabd05ba05f56337">03385</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html#a0661e81d6484ed30dabd05ba05f56337">reserved_16_63</a>               : 48;
<a name="l03386"></a>03386 <span class="preprocessor">#endif</span>
<a name="l03387"></a>03387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#a898fcd3a08c9f5ac6e3a8781bcadf227">s</a>;
<a name="l03388"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#af3afc0d09762b3e0da7bbb61078b9300">03388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html">cvmx_ciu2_en_ppx_ip2_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#af3afc0d09762b3e0da7bbb61078b9300">cn68xx</a>;
<a name="l03389"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#a7e13a55bfc4918ca5447e0ea4ad06a8e">03389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio_1_1cvmx__ciu2__en__ppx__ip2__gpio__s.html">cvmx_ciu2_en_ppx_ip2_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html#a7e13a55bfc4918ca5447e0ea4ad06a8e">cn68xxp1</a>;
<a name="l03390"></a>03390 };
<a name="l03391"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4f8f703fa92c079b5dbda7facbf4117c">03391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html" title="cvmx_ciu2_en_pp::_ip2_gpio">cvmx_ciu2_en_ppx_ip2_gpio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio.html" title="cvmx_ciu2_en_pp::_ip2_gpio">cvmx_ciu2_en_ppx_ip2_gpio_t</a>;
<a name="l03392"></a>03392 <span class="comment"></span>
<a name="l03393"></a>03393 <span class="comment">/**</span>
<a name="l03394"></a>03394 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_gpio_w1c</span>
<a name="l03395"></a>03395 <span class="comment"> */</span>
<a name="l03396"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html">03396</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1c">cvmx_ciu2_en_ppx_ip2_gpio_w1c</a> {
<a name="l03397"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#a744ae7dc598fbad3d40187795279537b">03397</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#a744ae7dc598fbad3d40187795279537b">u64</a>;
<a name="l03398"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html">03398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1c_s</a> {
<a name="l03399"></a>03399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03400"></a>03400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a8ba8346fa5eb716309e00589c4b8a95a">reserved_16_63</a>               : 48;
<a name="l03401"></a>03401     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a585b64c33f25ed608bdb2a8f77c8c55c">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_GPIO[GPIO] */</span>
<a name="l03402"></a>03402 <span class="preprocessor">#else</span>
<a name="l03403"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a585b64c33f25ed608bdb2a8f77c8c55c">03403</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a585b64c33f25ed608bdb2a8f77c8c55c">gpio</a>                         : 16;
<a name="l03404"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a8ba8346fa5eb716309e00589c4b8a95a">03404</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html#a8ba8346fa5eb716309e00589c4b8a95a">reserved_16_63</a>               : 48;
<a name="l03405"></a>03405 <span class="preprocessor">#endif</span>
<a name="l03406"></a>03406 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#a2c2a7898a83ce2cddd7d6ea03ff33a2a">s</a>;
<a name="l03407"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#ad093679d4408bf53ea446f8e3c54dc85">03407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#ad093679d4408bf53ea446f8e3c54dc85">cn68xx</a>;
<a name="l03408"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#ae29b25ef60d49cb4c5f317203afd736d">03408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html#ae29b25ef60d49cb4c5f317203afd736d">cn68xxp1</a>;
<a name="l03409"></a>03409 };
<a name="l03410"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aaea8bfd741d9782c54cbab7295a48024">03410</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1c">cvmx_ciu2_en_ppx_ip2_gpio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1c">cvmx_ciu2_en_ppx_ip2_gpio_w1c_t</a>;
<a name="l03411"></a>03411 <span class="comment"></span>
<a name="l03412"></a>03412 <span class="comment">/**</span>
<a name="l03413"></a>03413 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_gpio_w1s</span>
<a name="l03414"></a>03414 <span class="comment"> */</span>
<a name="l03415"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html">03415</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1s">cvmx_ciu2_en_ppx_ip2_gpio_w1s</a> {
<a name="l03416"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#af7103e6d9e34be2b63875cf5de97c995">03416</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#af7103e6d9e34be2b63875cf5de97c995">u64</a>;
<a name="l03417"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html">03417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1s_s</a> {
<a name="l03418"></a>03418 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03419"></a>03419 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#aea387e3ea62fca2d82a8317ccde09405">reserved_16_63</a>               : 48;
<a name="l03420"></a>03420     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#a0fbd68894011ff5d580199342520a300">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enable,write 1 to enable CIU2_EN */</span>
<a name="l03421"></a>03421 <span class="preprocessor">#else</span>
<a name="l03422"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#a0fbd68894011ff5d580199342520a300">03422</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#a0fbd68894011ff5d580199342520a300">gpio</a>                         : 16;
<a name="l03423"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#aea387e3ea62fca2d82a8317ccde09405">03423</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html#aea387e3ea62fca2d82a8317ccde09405">reserved_16_63</a>               : 48;
<a name="l03424"></a>03424 <span class="preprocessor">#endif</span>
<a name="l03425"></a>03425 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#a97fabc3b4af407fdf143baa888c2aa43">s</a>;
<a name="l03426"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#a1464c3e19bb5d7d070c4b0db8e4c812a">03426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#a1464c3e19bb5d7d070c4b0db8e4c812a">cn68xx</a>;
<a name="l03427"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#a1c2235007de1c365b57d0e9c6e5b13ac">03427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip2__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html#a1c2235007de1c365b57d0e9c6e5b13ac">cn68xxp1</a>;
<a name="l03428"></a>03428 };
<a name="l03429"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4ce2d31934fbba64dd42967bd33793c9">03429</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1s">cvmx_ciu2_en_ppx_ip2_gpio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_gpio_w1s">cvmx_ciu2_en_ppx_ip2_gpio_w1s_t</a>;
<a name="l03430"></a>03430 <span class="comment"></span>
<a name="l03431"></a>03431 <span class="comment">/**</span>
<a name="l03432"></a>03432 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_io</span>
<a name="l03433"></a>03433 <span class="comment"> */</span>
<a name="l03434"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html">03434</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html" title="cvmx_ciu2_en_pp::_ip2_io">cvmx_ciu2_en_ppx_ip2_io</a> {
<a name="l03435"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#ae368890c836d1b8527dc7511a592f42f">03435</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#ae368890c836d1b8527dc7511a592f42f">u64</a>;
<a name="l03436"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html">03436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html">cvmx_ciu2_en_ppx_ip2_io_s</a> {
<a name="l03437"></a>03437 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03438"></a>03438 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a92f85daf0de07291fd9b6783d7fe7649">reserved_34_63</a>               : 30;
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a5b59bc07e5978872059a4503e79907ec">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt-enable */</span>
<a name="l03440"></a>03440     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a4258aab4e7d207b3d38b70f3eb84af0c">reserved_18_31</a>               : 14;
<a name="l03441"></a>03441     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#afce0e1f9b575adf7d5f057d3212def28">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA interrupt-enable */</span>
<a name="l03442"></a>03442     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a51c3f68f37c52df5173ab5b349c14659">reserved_13_15</a>               : 3;
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ada2d839380a94963173991e724b30a92">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit interrupt-enable</span>
<a name="l03444"></a>03444 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l03445"></a>03445     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ad2d00eec202765d07cf35144d7ed3e05">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI  interrupt-enable */</span>
<a name="l03446"></a>03446     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#abd05a8e27592a53325373171237bdfbc">reserved_4_7</a>                 : 4;
<a name="l03447"></a>03447     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a50a48c790d7c36f6181d229af79d2f5b">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt-enable */</span>
<a name="l03448"></a>03448 <span class="preprocessor">#else</span>
<a name="l03449"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a50a48c790d7c36f6181d229af79d2f5b">03449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a50a48c790d7c36f6181d229af79d2f5b">pci_intr</a>                     : 4;
<a name="l03450"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#abd05a8e27592a53325373171237bdfbc">03450</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#abd05a8e27592a53325373171237bdfbc">reserved_4_7</a>                 : 4;
<a name="l03451"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ad2d00eec202765d07cf35144d7ed3e05">03451</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ad2d00eec202765d07cf35144d7ed3e05">pci_msi</a>                      : 4;
<a name="l03452"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ada2d839380a94963173991e724b30a92">03452</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#ada2d839380a94963173991e724b30a92">msired</a>                       : 1;
<a name="l03453"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a51c3f68f37c52df5173ab5b349c14659">03453</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a51c3f68f37c52df5173ab5b349c14659">reserved_13_15</a>               : 3;
<a name="l03454"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#afce0e1f9b575adf7d5f057d3212def28">03454</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#afce0e1f9b575adf7d5f057d3212def28">pci_inta</a>                     : 2;
<a name="l03455"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a4258aab4e7d207b3d38b70f3eb84af0c">03455</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a4258aab4e7d207b3d38b70f3eb84af0c">reserved_18_31</a>               : 14;
<a name="l03456"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a5b59bc07e5978872059a4503e79907ec">03456</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a5b59bc07e5978872059a4503e79907ec">pem</a>                          : 2;
<a name="l03457"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a92f85daf0de07291fd9b6783d7fe7649">03457</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html#a92f85daf0de07291fd9b6783d7fe7649">reserved_34_63</a>               : 30;
<a name="l03458"></a>03458 <span class="preprocessor">#endif</span>
<a name="l03459"></a>03459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#a02c93f762bb78daf1d7820f67f91cf7d">s</a>;
<a name="l03460"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#afef9251ae9fb8e22088baae0067851e7">03460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html">cvmx_ciu2_en_ppx_ip2_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#afef9251ae9fb8e22088baae0067851e7">cn68xx</a>;
<a name="l03461"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#ac2071f2a7fb7ba7559565af0d2e9bb9a">03461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io_1_1cvmx__ciu2__en__ppx__ip2__io__s.html">cvmx_ciu2_en_ppx_ip2_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html#ac2071f2a7fb7ba7559565af0d2e9bb9a">cn68xxp1</a>;
<a name="l03462"></a>03462 };
<a name="l03463"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aeadd5323af5edaad28dceca2212fe73a">03463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html" title="cvmx_ciu2_en_pp::_ip2_io">cvmx_ciu2_en_ppx_ip2_io</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io.html" title="cvmx_ciu2_en_pp::_ip2_io">cvmx_ciu2_en_ppx_ip2_io_t</a>;
<a name="l03464"></a>03464 <span class="comment"></span>
<a name="l03465"></a>03465 <span class="comment">/**</span>
<a name="l03466"></a>03466 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_io_w1c</span>
<a name="l03467"></a>03467 <span class="comment"> */</span>
<a name="l03468"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html">03468</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html" title="cvmx_ciu2_en_pp::_ip2_io_w1c">cvmx_ciu2_en_ppx_ip2_io_w1c</a> {
<a name="l03469"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a5985b97a46588cf2c4fdfd37260be6c3">03469</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a5985b97a46588cf2c4fdfd37260be6c3">u64</a>;
<a name="l03470"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html">03470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html">cvmx_ciu2_en_ppx_ip2_io_w1c_s</a> {
<a name="l03471"></a>03471 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03472"></a>03472 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a2d25f11392a21673404ae85669275231">reserved_34_63</a>               : 30;
<a name="l03473"></a>03473     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a4bb39b491695d3f2ef31c9612292a8a0">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l03474"></a>03474     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a53397ddbaf70e526c04807db140acb4c">reserved_18_31</a>               : 14;
<a name="l03475"></a>03475     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#aee97db3c57096e5a27d03ed581303f29">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l03476"></a>03476     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#ae3f9e330bd0fcca0864b95ecf0681383">reserved_13_15</a>               : 3;
<a name="l03477"></a>03477     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a056eb7a8178c51baa9c4903cc66303b1">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l03478"></a>03478 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l03479"></a>03479     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a431c607ea933c92e6f5f2bb83026ba28">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l03480"></a>03480     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a5f84547e2c6f04c9f4b20d97f55e1f40">reserved_4_7</a>                 : 4;
<a name="l03481"></a>03481     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a323b41257d559f727c972fe2d076c466">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l03482"></a>03482 <span class="preprocessor">#else</span>
<a name="l03483"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a323b41257d559f727c972fe2d076c466">03483</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a323b41257d559f727c972fe2d076c466">pci_intr</a>                     : 4;
<a name="l03484"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a5f84547e2c6f04c9f4b20d97f55e1f40">03484</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a5f84547e2c6f04c9f4b20d97f55e1f40">reserved_4_7</a>                 : 4;
<a name="l03485"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a431c607ea933c92e6f5f2bb83026ba28">03485</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a431c607ea933c92e6f5f2bb83026ba28">pci_msi</a>                      : 4;
<a name="l03486"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a056eb7a8178c51baa9c4903cc66303b1">03486</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a056eb7a8178c51baa9c4903cc66303b1">msired</a>                       : 1;
<a name="l03487"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#ae3f9e330bd0fcca0864b95ecf0681383">03487</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#ae3f9e330bd0fcca0864b95ecf0681383">reserved_13_15</a>               : 3;
<a name="l03488"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#aee97db3c57096e5a27d03ed581303f29">03488</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#aee97db3c57096e5a27d03ed581303f29">pci_inta</a>                     : 2;
<a name="l03489"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a53397ddbaf70e526c04807db140acb4c">03489</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a53397ddbaf70e526c04807db140acb4c">reserved_18_31</a>               : 14;
<a name="l03490"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a4bb39b491695d3f2ef31c9612292a8a0">03490</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a4bb39b491695d3f2ef31c9612292a8a0">pem</a>                          : 2;
<a name="l03491"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a2d25f11392a21673404ae85669275231">03491</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html#a2d25f11392a21673404ae85669275231">reserved_34_63</a>               : 30;
<a name="l03492"></a>03492 <span class="preprocessor">#endif</span>
<a name="l03493"></a>03493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#aa2949a35244435c9e16d4b2159998a63">s</a>;
<a name="l03494"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a9895b7634a208d94cd0af3f116a530e3">03494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html">cvmx_ciu2_en_ppx_ip2_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a9895b7634a208d94cd0af3f116a530e3">cn68xx</a>;
<a name="l03495"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a8b73c3c69d4d7be03916abd5b385c473">03495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1c_1_1cvmx__ciu2__en__ppx__ip2__io__w1c__s.html">cvmx_ciu2_en_ppx_ip2_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html#a8b73c3c69d4d7be03916abd5b385c473">cn68xxp1</a>;
<a name="l03496"></a>03496 };
<a name="l03497"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6bc5a0f34998ef019a704caf6986b6d8">03497</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html" title="cvmx_ciu2_en_pp::_ip2_io_w1c">cvmx_ciu2_en_ppx_ip2_io_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1c.html" title="cvmx_ciu2_en_pp::_ip2_io_w1c">cvmx_ciu2_en_ppx_ip2_io_w1c_t</a>;
<a name="l03498"></a>03498 <span class="comment"></span>
<a name="l03499"></a>03499 <span class="comment">/**</span>
<a name="l03500"></a>03500 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_io_w1s</span>
<a name="l03501"></a>03501 <span class="comment"> */</span>
<a name="l03502"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html">03502</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html" title="cvmx_ciu2_en_pp::_ip2_io_w1s">cvmx_ciu2_en_ppx_ip2_io_w1s</a> {
<a name="l03503"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#ab477f1b90b3cf0b15aea1fc3efeb34bd">03503</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#ab477f1b90b3cf0b15aea1fc3efeb34bd">u64</a>;
<a name="l03504"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html">03504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html">cvmx_ciu2_en_ppx_ip2_io_w1s_s</a> {
<a name="l03505"></a>03505 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03506"></a>03506 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a897bc40af504b5f27c8f39835724b6ed">reserved_34_63</a>               : 30;
<a name="l03507"></a>03507     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5ac5052a115f36fe2f96ece9f5b77a81">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l03508"></a>03508     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5cc6b164c8f53e030c2d3cc8adf10ade">reserved_18_31</a>               : 14;
<a name="l03509"></a>03509     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1e2eb030213675c5d515da23c91d26e6">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l03510"></a>03510     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a9a5a28baa09c2e6a7a5fa7c29a514d85">reserved_13_15</a>               : 3;
<a name="l03511"></a>03511     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a0f4f15d78516e057f06665bc73113e97">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l03512"></a>03512 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l03513"></a>03513     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1de5415e063891ed9ceb6154ae0a9068">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l03514"></a>03514     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a3ecfab51c3d6012400674560ab57d5d3">reserved_4_7</a>                 : 4;
<a name="l03515"></a>03515     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#ad989aa19abc96fb02953d5ed06226774">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l03516"></a>03516 <span class="preprocessor">#else</span>
<a name="l03517"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#ad989aa19abc96fb02953d5ed06226774">03517</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#ad989aa19abc96fb02953d5ed06226774">pci_intr</a>                     : 4;
<a name="l03518"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a3ecfab51c3d6012400674560ab57d5d3">03518</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a3ecfab51c3d6012400674560ab57d5d3">reserved_4_7</a>                 : 4;
<a name="l03519"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1de5415e063891ed9ceb6154ae0a9068">03519</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1de5415e063891ed9ceb6154ae0a9068">pci_msi</a>                      : 4;
<a name="l03520"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a0f4f15d78516e057f06665bc73113e97">03520</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a0f4f15d78516e057f06665bc73113e97">msired</a>                       : 1;
<a name="l03521"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a9a5a28baa09c2e6a7a5fa7c29a514d85">03521</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a9a5a28baa09c2e6a7a5fa7c29a514d85">reserved_13_15</a>               : 3;
<a name="l03522"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1e2eb030213675c5d515da23c91d26e6">03522</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a1e2eb030213675c5d515da23c91d26e6">pci_inta</a>                     : 2;
<a name="l03523"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5cc6b164c8f53e030c2d3cc8adf10ade">03523</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5cc6b164c8f53e030c2d3cc8adf10ade">reserved_18_31</a>               : 14;
<a name="l03524"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5ac5052a115f36fe2f96ece9f5b77a81">03524</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a5ac5052a115f36fe2f96ece9f5b77a81">pem</a>                          : 2;
<a name="l03525"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a897bc40af504b5f27c8f39835724b6ed">03525</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html#a897bc40af504b5f27c8f39835724b6ed">reserved_34_63</a>               : 30;
<a name="l03526"></a>03526 <span class="preprocessor">#endif</span>
<a name="l03527"></a>03527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#aafc0e4a9434408ec2220c7fc4e674e88">s</a>;
<a name="l03528"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#a3fe92931b0ee3ee349e2e5555e0e99bf">03528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html">cvmx_ciu2_en_ppx_ip2_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#a3fe92931b0ee3ee349e2e5555e0e99bf">cn68xx</a>;
<a name="l03529"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#a17f3218554d3dbd9a51808a87c28d73b">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__io__w1s_1_1cvmx__ciu2__en__ppx__ip2__io__w1s__s.html">cvmx_ciu2_en_ppx_ip2_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html#a17f3218554d3dbd9a51808a87c28d73b">cn68xxp1</a>;
<a name="l03530"></a>03530 };
<a name="l03531"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a53d0a5faf69cf3d71512ed64b174cba7">03531</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html" title="cvmx_ciu2_en_pp::_ip2_io_w1s">cvmx_ciu2_en_ppx_ip2_io_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__io__w1s.html" title="cvmx_ciu2_en_pp::_ip2_io_w1s">cvmx_ciu2_en_ppx_ip2_io_w1s_t</a>;
<a name="l03532"></a>03532 <span class="comment"></span>
<a name="l03533"></a>03533 <span class="comment">/**</span>
<a name="l03534"></a>03534 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mbox</span>
<a name="l03535"></a>03535 <span class="comment"> */</span>
<a name="l03536"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html">03536</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html" title="cvmx_ciu2_en_pp::_ip2_mbox">cvmx_ciu2_en_ppx_ip2_mbox</a> {
<a name="l03537"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a06b18a33e31bb8d0d3244ec49b82d8cf">03537</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a06b18a33e31bb8d0d3244ec49b82d8cf">u64</a>;
<a name="l03538"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html">03538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html">cvmx_ciu2_en_ppx_ip2_mbox_s</a> {
<a name="l03539"></a>03539 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03540"></a>03540 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a41ffdc51308389387a43c42c60a2cb9b">reserved_4_63</a>                : 60;
<a name="l03541"></a>03541     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a93c18729e330444d757d35ce6a3095c0">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt-enable, use with CIU2_MBOX</span>
<a name="l03542"></a>03542 <span class="comment">                                                         to generate CIU2_SRC_xx_yy_MBOX */</span>
<a name="l03543"></a>03543 <span class="preprocessor">#else</span>
<a name="l03544"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a93c18729e330444d757d35ce6a3095c0">03544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a93c18729e330444d757d35ce6a3095c0">mbox</a>                         : 4;
<a name="l03545"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a41ffdc51308389387a43c42c60a2cb9b">03545</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html#a41ffdc51308389387a43c42c60a2cb9b">reserved_4_63</a>                : 60;
<a name="l03546"></a>03546 <span class="preprocessor">#endif</span>
<a name="l03547"></a>03547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a67a13c4be616c872f183b990996440ca">s</a>;
<a name="l03548"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a62a8b5003ab552eae929724d938ae740">03548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html">cvmx_ciu2_en_ppx_ip2_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a62a8b5003ab552eae929724d938ae740">cn68xx</a>;
<a name="l03549"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a3ba9663fa9643fc7c9663f73833ef975">03549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox_1_1cvmx__ciu2__en__ppx__ip2__mbox__s.html">cvmx_ciu2_en_ppx_ip2_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html#a3ba9663fa9643fc7c9663f73833ef975">cn68xxp1</a>;
<a name="l03550"></a>03550 };
<a name="l03551"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad4aaffe9ab91279fab14de13f46e86ea">03551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html" title="cvmx_ciu2_en_pp::_ip2_mbox">cvmx_ciu2_en_ppx_ip2_mbox</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox.html" title="cvmx_ciu2_en_pp::_ip2_mbox">cvmx_ciu2_en_ppx_ip2_mbox_t</a>;
<a name="l03552"></a>03552 <span class="comment"></span>
<a name="l03553"></a>03553 <span class="comment">/**</span>
<a name="l03554"></a>03554 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mbox_w1c</span>
<a name="l03555"></a>03555 <span class="comment"> */</span>
<a name="l03556"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html">03556</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1c">cvmx_ciu2_en_ppx_ip2_mbox_w1c</a> {
<a name="l03557"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#abd25dabfdeb5da481b38fb7a8c32a8e0">03557</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#abd25dabfdeb5da481b38fb7a8c32a8e0">u64</a>;
<a name="l03558"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html">03558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1c_s</a> {
<a name="l03559"></a>03559 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03560"></a>03560 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#a7478558c67ee4d4d5344b3f2bd5f506f">reserved_4_63</a>                : 60;
<a name="l03561"></a>03561     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#aea8f2ecbf3a1091ba0e2957b9610ffd4">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l03562"></a>03562 <span class="preprocessor">#else</span>
<a name="l03563"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#aea8f2ecbf3a1091ba0e2957b9610ffd4">03563</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#aea8f2ecbf3a1091ba0e2957b9610ffd4">mbox</a>                         : 4;
<a name="l03564"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#a7478558c67ee4d4d5344b3f2bd5f506f">03564</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html#a7478558c67ee4d4d5344b3f2bd5f506f">reserved_4_63</a>                : 60;
<a name="l03565"></a>03565 <span class="preprocessor">#endif</span>
<a name="l03566"></a>03566 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#a7496829d911b5ffd5356e574fb43fe5b">s</a>;
<a name="l03567"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#ac3ad534a119b77d7c91e0ca8c945306a">03567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#ac3ad534a119b77d7c91e0ca8c945306a">cn68xx</a>;
<a name="l03568"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#a5a117d5e6b359117ad072ea38382afbe">03568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html#a5a117d5e6b359117ad072ea38382afbe">cn68xxp1</a>;
<a name="l03569"></a>03569 };
<a name="l03570"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a81a999ea29569cf8b02933efb2652cf6">03570</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1c">cvmx_ciu2_en_ppx_ip2_mbox_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1c">cvmx_ciu2_en_ppx_ip2_mbox_w1c_t</a>;
<a name="l03571"></a>03571 <span class="comment"></span>
<a name="l03572"></a>03572 <span class="comment">/**</span>
<a name="l03573"></a>03573 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mbox_w1s</span>
<a name="l03574"></a>03574 <span class="comment"> */</span>
<a name="l03575"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html">03575</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1s">cvmx_ciu2_en_ppx_ip2_mbox_w1s</a> {
<a name="l03576"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#af32ff2bec4083d5ede22d312a928f9e5">03576</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#af32ff2bec4083d5ede22d312a928f9e5">u64</a>;
<a name="l03577"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html">03577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1s_s</a> {
<a name="l03578"></a>03578 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a158ec27836b7def58100e0d9d3091132">reserved_4_63</a>                : 60;
<a name="l03580"></a>03580     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a209d2eefafed123bd38b3e9c670f523a">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l03581"></a>03581 <span class="preprocessor">#else</span>
<a name="l03582"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a209d2eefafed123bd38b3e9c670f523a">03582</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a209d2eefafed123bd38b3e9c670f523a">mbox</a>                         : 4;
<a name="l03583"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a158ec27836b7def58100e0d9d3091132">03583</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html#a158ec27836b7def58100e0d9d3091132">reserved_4_63</a>                : 60;
<a name="l03584"></a>03584 <span class="preprocessor">#endif</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#adf1abb3f4b4df31f6c8a673269578044">s</a>;
<a name="l03586"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#a4b41722f726220fb231008015b5cfef1">03586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#a4b41722f726220fb231008015b5cfef1">cn68xx</a>;
<a name="l03587"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#a7354171a1a72e535bfd173ba150bf38c">03587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip2__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html#a7354171a1a72e535bfd173ba150bf38c">cn68xxp1</a>;
<a name="l03588"></a>03588 };
<a name="l03589"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a90f6603d75ed81e808a6e7f38dc47048">03589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1s">cvmx_ciu2_en_ppx_ip2_mbox_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mbox_w1s">cvmx_ciu2_en_ppx_ip2_mbox_w1s_t</a>;
<a name="l03590"></a>03590 <span class="comment"></span>
<a name="l03591"></a>03591 <span class="comment">/**</span>
<a name="l03592"></a>03592 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mem</span>
<a name="l03593"></a>03593 <span class="comment"> */</span>
<a name="l03594"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html">03594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html" title="cvmx_ciu2_en_pp::_ip2_mem">cvmx_ciu2_en_ppx_ip2_mem</a> {
<a name="l03595"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#a7b75d8d1debbcaf7fbcc4af309a988bf">03595</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#a7b75d8d1debbcaf7fbcc4af309a988bf">u64</a>;
<a name="l03596"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html">03596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html">cvmx_ciu2_en_ppx_ip2_mem_s</a> {
<a name="l03597"></a>03597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03598"></a>03598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a675ee2091f298247b19c52839ac07f32">reserved_4_63</a>                : 60;
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a62e33e39007b68b4a67538547184712c">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt-enable */</span>
<a name="l03600"></a>03600 <span class="preprocessor">#else</span>
<a name="l03601"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a62e33e39007b68b4a67538547184712c">03601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a62e33e39007b68b4a67538547184712c">lmc</a>                          : 4;
<a name="l03602"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a675ee2091f298247b19c52839ac07f32">03602</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html#a675ee2091f298247b19c52839ac07f32">reserved_4_63</a>                : 60;
<a name="l03603"></a>03603 <span class="preprocessor">#endif</span>
<a name="l03604"></a>03604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#a2925a4d2e9a858b83bcfd8a097684b2f">s</a>;
<a name="l03605"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#a051f0ef6c228a732e62641cbdf563ddc">03605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html">cvmx_ciu2_en_ppx_ip2_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#a051f0ef6c228a732e62641cbdf563ddc">cn68xx</a>;
<a name="l03606"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#ae8896df01e4f5fc245ca09b24fbbcafe">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem_1_1cvmx__ciu2__en__ppx__ip2__mem__s.html">cvmx_ciu2_en_ppx_ip2_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html#ae8896df01e4f5fc245ca09b24fbbcafe">cn68xxp1</a>;
<a name="l03607"></a>03607 };
<a name="l03608"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa8a6d16c3af73d8c6c10466707e06fe2">03608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html" title="cvmx_ciu2_en_pp::_ip2_mem">cvmx_ciu2_en_ppx_ip2_mem</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem.html" title="cvmx_ciu2_en_pp::_ip2_mem">cvmx_ciu2_en_ppx_ip2_mem_t</a>;
<a name="l03609"></a>03609 <span class="comment"></span>
<a name="l03610"></a>03610 <span class="comment">/**</span>
<a name="l03611"></a>03611 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mem_w1c</span>
<a name="l03612"></a>03612 <span class="comment"> */</span>
<a name="l03613"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html">03613</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1c">cvmx_ciu2_en_ppx_ip2_mem_w1c</a> {
<a name="l03614"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#a0994dccc7931610897b01a11e4d648e3">03614</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#a0994dccc7931610897b01a11e4d648e3">u64</a>;
<a name="l03615"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html">03615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1c_s</a> {
<a name="l03616"></a>03616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03617"></a>03617 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#a360625a2a187d2ef7f2ce468c4f78dba">reserved_4_63</a>                : 60;
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#af35e768ab0b8aad9eca345668493760a">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l03619"></a>03619 <span class="preprocessor">#else</span>
<a name="l03620"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#af35e768ab0b8aad9eca345668493760a">03620</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#af35e768ab0b8aad9eca345668493760a">lmc</a>                          : 4;
<a name="l03621"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#a360625a2a187d2ef7f2ce468c4f78dba">03621</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html#a360625a2a187d2ef7f2ce468c4f78dba">reserved_4_63</a>                : 60;
<a name="l03622"></a>03622 <span class="preprocessor">#endif</span>
<a name="l03623"></a>03623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#a377775dde0cec0e67bff603e49d21acb">s</a>;
<a name="l03624"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#af2df2bed3fe7371e303b129eaf7685ae">03624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#af2df2bed3fe7371e303b129eaf7685ae">cn68xx</a>;
<a name="l03625"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#ab139c56e50f19ff292d189cb8b894873">03625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1c_1_1cvmx__ciu2__en__ppx__ip2__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html#ab139c56e50f19ff292d189cb8b894873">cn68xxp1</a>;
<a name="l03626"></a>03626 };
<a name="l03627"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a531d3374e1ab548c3ec2f21654764d4e">03627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1c">cvmx_ciu2_en_ppx_ip2_mem_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1c">cvmx_ciu2_en_ppx_ip2_mem_w1c_t</a>;
<a name="l03628"></a>03628 <span class="comment"></span>
<a name="l03629"></a>03629 <span class="comment">/**</span>
<a name="l03630"></a>03630 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mem_w1s</span>
<a name="l03631"></a>03631 <span class="comment"> */</span>
<a name="l03632"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html">03632</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1s">cvmx_ciu2_en_ppx_ip2_mem_w1s</a> {
<a name="l03633"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a4f6ff302b923a99464e46a51cbe7e209">03633</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a4f6ff302b923a99464e46a51cbe7e209">u64</a>;
<a name="l03634"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html">03634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1s_s</a> {
<a name="l03635"></a>03635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03636"></a>03636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a8c2e2cef36010ac72695f24ee43b55c4">reserved_4_63</a>                : 60;
<a name="l03637"></a>03637     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a573d2c3e3bfdfbe9b18632bfddd4ccbb">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l03638"></a>03638 <span class="preprocessor">#else</span>
<a name="l03639"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a573d2c3e3bfdfbe9b18632bfddd4ccbb">03639</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a573d2c3e3bfdfbe9b18632bfddd4ccbb">lmc</a>                          : 4;
<a name="l03640"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a8c2e2cef36010ac72695f24ee43b55c4">03640</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html#a8c2e2cef36010ac72695f24ee43b55c4">reserved_4_63</a>                : 60;
<a name="l03641"></a>03641 <span class="preprocessor">#endif</span>
<a name="l03642"></a>03642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#afabc28b0896198fc6e03e1e7437136de">s</a>;
<a name="l03643"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a9ecff82127457c16ef2ec2028d37bbb6">03643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a9ecff82127457c16ef2ec2028d37bbb6">cn68xx</a>;
<a name="l03644"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a4dc036d5fc7b352c8d9a72d32152e660">03644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mem__w1s_1_1cvmx__ciu2__en__ppx__ip2__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html#a4dc036d5fc7b352c8d9a72d32152e660">cn68xxp1</a>;
<a name="l03645"></a>03645 };
<a name="l03646"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af6e1bf22ff4dbad922372d81d26cbd1c">03646</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1s">cvmx_ciu2_en_ppx_ip2_mem_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mem_w1s">cvmx_ciu2_en_ppx_ip2_mem_w1s_t</a>;
<a name="l03647"></a>03647 <span class="comment"></span>
<a name="l03648"></a>03648 <span class="comment">/**</span>
<a name="l03649"></a>03649 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mio</span>
<a name="l03650"></a>03650 <span class="comment"> */</span>
<a name="l03651"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html">03651</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html" title="cvmx_ciu2_en_pp::_ip2_mio">cvmx_ciu2_en_ppx_ip2_mio</a> {
<a name="l03652"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#ad77dc166183ef67c8236ee61d16bdfa4">03652</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#ad77dc166183ef67c8236ee61d16bdfa4">u64</a>;
<a name="l03653"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html">03653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html">cvmx_ciu2_en_ppx_ip2_mio_s</a> {
<a name="l03654"></a>03654 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03655"></a>03655 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ab4165a76842ca5fd3b45acfb1472e41a">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt-enable */</span>
<a name="l03656"></a>03656     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a93a901e54326f23677f58315c2f08a51">reserved_49_62</a>               : 14;
<a name="l03657"></a>03657     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a4e5ab4fb833af01d42ba8f3593509a93">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt-enable */</span>
<a name="l03658"></a>03658     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a08ac4631305851a745c1c7d37cdd5975">reserved_45_47</a>               : 3;
<a name="l03659"></a>03659     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7e60c7f8dc39d361a157b287fa878621">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt-enable */</span>
<a name="l03660"></a>03660     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa057f75e01f0e390a6074463f8dc0701">reserved_41_43</a>               : 3;
<a name="l03661"></a>03661     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a77d496bd737aa57619b79bbed064b3eb">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt-enable */</span>
<a name="l03662"></a>03662     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a88f8b3444349b506df51940356da3ff0">reserved_38_39</a>               : 2;
<a name="l03663"></a>03663     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad3b3e1fa356ee7c85956611c1d0eb8c3">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt-enable */</span>
<a name="l03664"></a>03664     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa0aa6bd04980bf6683a030f72ac5d4e5">reserved_34_35</a>               : 2;
<a name="l03665"></a>03665     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a86d232ea2fa99167c168cbb518446485">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x interrupt-enable */</span>
<a name="l03666"></a>03666     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aae3c98a2f0193f0871c70ec95512a56e">reserved_19_31</a>               : 13;
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a3b0cbb261dde5e74ca66a5953f8810af">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines interrupt-enable */</span>
<a name="l03668"></a>03668     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#afc2c55b00a3f13c3065da015130d6040">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt-enable */</span>
<a name="l03669"></a>03669     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa6791e27c4e3b9398f9782e221eb5f98">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt-enable */</span>
<a name="l03670"></a>03670     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad6dd49d9256b13aec96e6535cfef1e33">reserved_12_15</a>               : 4;
<a name="l03671"></a>03671     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7ed72c03530309ec5c0a28d80c398a56">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt-enable */</span>
<a name="l03672"></a>03672     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a41ede6690de1ab605e3d8fbd952e06e7">reserved_3_7</a>                 : 5;
<a name="l03673"></a>03673     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a0131406d6ef6c3ac4a14a93147fe90e9">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt-enable */</span>
<a name="l03674"></a>03674     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a2e89cdfec1ad58a964f6540b7555f8e2">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt-enable */</span>
<a name="l03675"></a>03675     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad9e2fa73aa2bbb1cb162ef6821b4e511">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt-enable */</span>
<a name="l03676"></a>03676 <span class="preprocessor">#else</span>
<a name="l03677"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad9e2fa73aa2bbb1cb162ef6821b4e511">03677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad9e2fa73aa2bbb1cb162ef6821b4e511">ipdppthr</a>                     : 1;
<a name="l03678"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a2e89cdfec1ad58a964f6540b7555f8e2">03678</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a2e89cdfec1ad58a964f6540b7555f8e2">ssoiq</a>                        : 1;
<a name="l03679"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a0131406d6ef6c3ac4a14a93147fe90e9">03679</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a0131406d6ef6c3ac4a14a93147fe90e9">ipd_drp</a>                      : 1;
<a name="l03680"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a41ede6690de1ab605e3d8fbd952e06e7">03680</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a41ede6690de1ab605e3d8fbd952e06e7">reserved_3_7</a>                 : 5;
<a name="l03681"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7ed72c03530309ec5c0a28d80c398a56">03681</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7ed72c03530309ec5c0a28d80c398a56">timer</a>                        : 4;
<a name="l03682"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad6dd49d9256b13aec96e6535cfef1e33">03682</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad6dd49d9256b13aec96e6535cfef1e33">reserved_12_15</a>               : 4;
<a name="l03683"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa6791e27c4e3b9398f9782e221eb5f98">03683</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa6791e27c4e3b9398f9782e221eb5f98">nand</a>                         : 1;
<a name="l03684"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#afc2c55b00a3f13c3065da015130d6040">03684</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#afc2c55b00a3f13c3065da015130d6040">mio</a>                          : 1;
<a name="l03685"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a3b0cbb261dde5e74ca66a5953f8810af">03685</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a3b0cbb261dde5e74ca66a5953f8810af">bootdma</a>                      : 1;
<a name="l03686"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aae3c98a2f0193f0871c70ec95512a56e">03686</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aae3c98a2f0193f0871c70ec95512a56e">reserved_19_31</a>               : 13;
<a name="l03687"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a86d232ea2fa99167c168cbb518446485">03687</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a86d232ea2fa99167c168cbb518446485">twsi</a>                         : 2;
<a name="l03688"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa0aa6bd04980bf6683a030f72ac5d4e5">03688</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa0aa6bd04980bf6683a030f72ac5d4e5">reserved_34_35</a>               : 2;
<a name="l03689"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad3b3e1fa356ee7c85956611c1d0eb8c3">03689</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ad3b3e1fa356ee7c85956611c1d0eb8c3">uart</a>                         : 2;
<a name="l03690"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a88f8b3444349b506df51940356da3ff0">03690</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a88f8b3444349b506df51940356da3ff0">reserved_38_39</a>               : 2;
<a name="l03691"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a77d496bd737aa57619b79bbed064b3eb">03691</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a77d496bd737aa57619b79bbed064b3eb">usb_uctl</a>                     : 1;
<a name="l03692"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa057f75e01f0e390a6074463f8dc0701">03692</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#aa057f75e01f0e390a6074463f8dc0701">reserved_41_43</a>               : 3;
<a name="l03693"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7e60c7f8dc39d361a157b287fa878621">03693</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a7e60c7f8dc39d361a157b287fa878621">usb_hci</a>                      : 1;
<a name="l03694"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a08ac4631305851a745c1c7d37cdd5975">03694</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a08ac4631305851a745c1c7d37cdd5975">reserved_45_47</a>               : 3;
<a name="l03695"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a4e5ab4fb833af01d42ba8f3593509a93">03695</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a4e5ab4fb833af01d42ba8f3593509a93">ptp</a>                          : 1;
<a name="l03696"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a93a901e54326f23677f58315c2f08a51">03696</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#a93a901e54326f23677f58315c2f08a51">reserved_49_62</a>               : 14;
<a name="l03697"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ab4165a76842ca5fd3b45acfb1472e41a">03697</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html#ab4165a76842ca5fd3b45acfb1472e41a">rst</a>                          : 1;
<a name="l03698"></a>03698 <span class="preprocessor">#endif</span>
<a name="l03699"></a>03699 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#a7292c0e004377eda5c3adc3c37fd7061">s</a>;
<a name="l03700"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#af0793bbe6808893883bcf416a54d3a7d">03700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html">cvmx_ciu2_en_ppx_ip2_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#af0793bbe6808893883bcf416a54d3a7d">cn68xx</a>;
<a name="l03701"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#a3c3b7ccd1295700366462afebddf52ab">03701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio_1_1cvmx__ciu2__en__ppx__ip2__mio__s.html">cvmx_ciu2_en_ppx_ip2_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html#a3c3b7ccd1295700366462afebddf52ab">cn68xxp1</a>;
<a name="l03702"></a>03702 };
<a name="l03703"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a67418b007ce8900e3f89844f3299c8fa">03703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html" title="cvmx_ciu2_en_pp::_ip2_mio">cvmx_ciu2_en_ppx_ip2_mio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio.html" title="cvmx_ciu2_en_pp::_ip2_mio">cvmx_ciu2_en_ppx_ip2_mio_t</a>;
<a name="l03704"></a>03704 <span class="comment"></span>
<a name="l03705"></a>03705 <span class="comment">/**</span>
<a name="l03706"></a>03706 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mio_w1c</span>
<a name="l03707"></a>03707 <span class="comment"> */</span>
<a name="l03708"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html">03708</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1c">cvmx_ciu2_en_ppx_ip2_mio_w1c</a> {
<a name="l03709"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#ab22388cb4043b2319a808843c26d13ae">03709</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#ab22388cb4043b2319a808843c26d13ae">u64</a>;
<a name="l03710"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html">03710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1c_s</a> {
<a name="l03711"></a>03711 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03712"></a>03712 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#aa5ca06b4f406499e5d78658b000da9c0">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l03713"></a>03713     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ab32168486d401a98ac79abde54bfd6c7">reserved_49_62</a>               : 14;
<a name="l03714"></a>03714     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9d9b56a7d6723daa1e437804c3011d7c">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l03715"></a>03715     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a677d49c281ee0412eab7a74bc5843401">reserved_45_47</a>               : 3;
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ac64f1158d51ac6e43f5b277653cc5f2d">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l03717"></a>03717     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a927dcc34589783b47cc90a45b7022d33">reserved_41_43</a>               : 3;
<a name="l03718"></a>03718     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a17fb25f54a2420a31f9eb041c8a55ddc">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l03719"></a>03719     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ae72fdcb0424f3e8a7838c93b2c0cef1e">reserved_38_39</a>               : 2;
<a name="l03720"></a>03720     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a83502f8ef7aa94c2e9f4aacf5c45da82">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l03721"></a>03721     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a848d0e6b6648ba9fadc0853fc417ec93">reserved_34_35</a>               : 2;
<a name="l03722"></a>03722     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9c133fc72fd80700487e9053feb01e32">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l03723"></a>03723     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad1606127a4abd757480e16504547bd90">reserved_19_31</a>               : 13;
<a name="l03724"></a>03724     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9e34b4dd75f836de304a93623f805002">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l03725"></a>03725     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a768abba4c98978408904e4a1a80940d9">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l03726"></a>03726     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad806c76e5b5bc9cf0daa097512344cac">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l03727"></a>03727     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a473ebacad52c322cb3309134fc86adfa">reserved_12_15</a>               : 4;
<a name="l03728"></a>03728     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a374c26bf26c357edd372fc42314117f2">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l03729"></a>03729     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a97d58a38b8924de90bb6d9120f418607">reserved_3_7</a>                 : 5;
<a name="l03730"></a>03730     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a789dd2a12474e82af6bf88a4cf234aac">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l03731"></a>03731     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a25b1213ae42fb49967638b3eb2a1b87b">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l03732"></a>03732     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a3b302536fff007ef78eb0479e5b1cca7">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l03733"></a>03733 <span class="preprocessor">#else</span>
<a name="l03734"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a3b302536fff007ef78eb0479e5b1cca7">03734</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a3b302536fff007ef78eb0479e5b1cca7">ipdppthr</a>                     : 1;
<a name="l03735"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a25b1213ae42fb49967638b3eb2a1b87b">03735</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a25b1213ae42fb49967638b3eb2a1b87b">ssoiq</a>                        : 1;
<a name="l03736"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a789dd2a12474e82af6bf88a4cf234aac">03736</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a789dd2a12474e82af6bf88a4cf234aac">ipd_drp</a>                      : 1;
<a name="l03737"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a97d58a38b8924de90bb6d9120f418607">03737</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a97d58a38b8924de90bb6d9120f418607">reserved_3_7</a>                 : 5;
<a name="l03738"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a374c26bf26c357edd372fc42314117f2">03738</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a374c26bf26c357edd372fc42314117f2">timer</a>                        : 4;
<a name="l03739"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a473ebacad52c322cb3309134fc86adfa">03739</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a473ebacad52c322cb3309134fc86adfa">reserved_12_15</a>               : 4;
<a name="l03740"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad806c76e5b5bc9cf0daa097512344cac">03740</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad806c76e5b5bc9cf0daa097512344cac">nand</a>                         : 1;
<a name="l03741"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a768abba4c98978408904e4a1a80940d9">03741</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a768abba4c98978408904e4a1a80940d9">mio</a>                          : 1;
<a name="l03742"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9e34b4dd75f836de304a93623f805002">03742</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9e34b4dd75f836de304a93623f805002">bootdma</a>                      : 1;
<a name="l03743"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad1606127a4abd757480e16504547bd90">03743</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ad1606127a4abd757480e16504547bd90">reserved_19_31</a>               : 13;
<a name="l03744"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9c133fc72fd80700487e9053feb01e32">03744</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9c133fc72fd80700487e9053feb01e32">twsi</a>                         : 2;
<a name="l03745"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a848d0e6b6648ba9fadc0853fc417ec93">03745</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a848d0e6b6648ba9fadc0853fc417ec93">reserved_34_35</a>               : 2;
<a name="l03746"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a83502f8ef7aa94c2e9f4aacf5c45da82">03746</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a83502f8ef7aa94c2e9f4aacf5c45da82">uart</a>                         : 2;
<a name="l03747"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ae72fdcb0424f3e8a7838c93b2c0cef1e">03747</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ae72fdcb0424f3e8a7838c93b2c0cef1e">reserved_38_39</a>               : 2;
<a name="l03748"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a17fb25f54a2420a31f9eb041c8a55ddc">03748</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a17fb25f54a2420a31f9eb041c8a55ddc">usb_uctl</a>                     : 1;
<a name="l03749"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a927dcc34589783b47cc90a45b7022d33">03749</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a927dcc34589783b47cc90a45b7022d33">reserved_41_43</a>               : 3;
<a name="l03750"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ac64f1158d51ac6e43f5b277653cc5f2d">03750</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ac64f1158d51ac6e43f5b277653cc5f2d">usb_hci</a>                      : 1;
<a name="l03751"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a677d49c281ee0412eab7a74bc5843401">03751</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a677d49c281ee0412eab7a74bc5843401">reserved_45_47</a>               : 3;
<a name="l03752"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9d9b56a7d6723daa1e437804c3011d7c">03752</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#a9d9b56a7d6723daa1e437804c3011d7c">ptp</a>                          : 1;
<a name="l03753"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ab32168486d401a98ac79abde54bfd6c7">03753</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#ab32168486d401a98ac79abde54bfd6c7">reserved_49_62</a>               : 14;
<a name="l03754"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#aa5ca06b4f406499e5d78658b000da9c0">03754</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html#aa5ca06b4f406499e5d78658b000da9c0">rst</a>                          : 1;
<a name="l03755"></a>03755 <span class="preprocessor">#endif</span>
<a name="l03756"></a>03756 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#ace7b189f1c95fb69ae2c3c81cc2f6ab3">s</a>;
<a name="l03757"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#a36cb61368059d7bc23fdd131c051d004">03757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#a36cb61368059d7bc23fdd131c051d004">cn68xx</a>;
<a name="l03758"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#a646d52b961b36ea13971a056f7512853">03758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1c_1_1cvmx__ciu2__en__ppx__ip2__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html#a646d52b961b36ea13971a056f7512853">cn68xxp1</a>;
<a name="l03759"></a>03759 };
<a name="l03760"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac54bd3bace42615496de8558a5a289f2">03760</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1c">cvmx_ciu2_en_ppx_ip2_mio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1c">cvmx_ciu2_en_ppx_ip2_mio_w1c_t</a>;
<a name="l03761"></a>03761 <span class="comment"></span>
<a name="l03762"></a>03762 <span class="comment">/**</span>
<a name="l03763"></a>03763 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_mio_w1s</span>
<a name="l03764"></a>03764 <span class="comment"> */</span>
<a name="l03765"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html">03765</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1s">cvmx_ciu2_en_ppx_ip2_mio_w1s</a> {
<a name="l03766"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#a895fd60350d79d3af91b63160ae5490e">03766</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#a895fd60350d79d3af91b63160ae5490e">u64</a>;
<a name="l03767"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html">03767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1s_s</a> {
<a name="l03768"></a>03768 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03769"></a>03769 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a198764fad718a6a598bd7d9bbae9290b">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l03770"></a>03770     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a01e66aa5cfc2db5fd62245776b5ed707">reserved_49_62</a>               : 14;
<a name="l03771"></a>03771     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a2ca5d01b01acbe1c79e27887e21f2436">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l03772"></a>03772     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac92b39a773b47bbc7aabac67df29ca56">reserved_45_47</a>               : 3;
<a name="l03773"></a>03773     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a5ab67b90145862504d3788a23b9a97d4">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l03774"></a>03774     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a18cf5b115c889b5eb5f813871dcd5ff2">reserved_41_43</a>               : 3;
<a name="l03775"></a>03775     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a1705793c42481aa69c09e4d4fc3a59f4">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l03776"></a>03776     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a50dc7aeb6a0c62854013b48a021125e2">reserved_38_39</a>               : 2;
<a name="l03777"></a>03777     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a17546fddd360ef8e51f4086e2508370a">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l03778"></a>03778     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a21b6bd9b5a0d34604435a79d0ff7e230">reserved_34_35</a>               : 2;
<a name="l03779"></a>03779     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a3436cfeacf349c1017a028101183b507">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l03780"></a>03780     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ab5127144000fa548cd90cd95c623181f">reserved_19_31</a>               : 13;
<a name="l03781"></a>03781     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a388995e1f590747a410523f0ff35f4dd">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l03782"></a>03782     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a737d9dd914d11146378a697058218d7a">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae3b767c194a6e1079bda935b2500cdfb">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a30ae925994a2c831ba6797a85db6a8fa">reserved_12_15</a>               : 4;
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac60a00166ce9e17d289dc4ed7df43d41">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l03786"></a>03786     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae11c99ad0149d2d1777d978f2e69ca62">reserved_3_7</a>                 : 5;
<a name="l03787"></a>03787     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a522c2bb7585404b66d186a4f43e46439">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l03788"></a>03788     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a604f2058ba7339e58d45ce4fc80768d8">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l03789"></a>03789     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#adc06408594cc4d2bf5ace98e1d756b8e">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l03790"></a>03790 <span class="preprocessor">#else</span>
<a name="l03791"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#adc06408594cc4d2bf5ace98e1d756b8e">03791</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#adc06408594cc4d2bf5ace98e1d756b8e">ipdppthr</a>                     : 1;
<a name="l03792"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a604f2058ba7339e58d45ce4fc80768d8">03792</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a604f2058ba7339e58d45ce4fc80768d8">ssoiq</a>                        : 1;
<a name="l03793"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a522c2bb7585404b66d186a4f43e46439">03793</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a522c2bb7585404b66d186a4f43e46439">ipd_drp</a>                      : 1;
<a name="l03794"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae11c99ad0149d2d1777d978f2e69ca62">03794</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae11c99ad0149d2d1777d978f2e69ca62">reserved_3_7</a>                 : 5;
<a name="l03795"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac60a00166ce9e17d289dc4ed7df43d41">03795</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac60a00166ce9e17d289dc4ed7df43d41">timer</a>                        : 4;
<a name="l03796"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a30ae925994a2c831ba6797a85db6a8fa">03796</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a30ae925994a2c831ba6797a85db6a8fa">reserved_12_15</a>               : 4;
<a name="l03797"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae3b767c194a6e1079bda935b2500cdfb">03797</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ae3b767c194a6e1079bda935b2500cdfb">nand</a>                         : 1;
<a name="l03798"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a737d9dd914d11146378a697058218d7a">03798</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a737d9dd914d11146378a697058218d7a">mio</a>                          : 1;
<a name="l03799"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a388995e1f590747a410523f0ff35f4dd">03799</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a388995e1f590747a410523f0ff35f4dd">bootdma</a>                      : 1;
<a name="l03800"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ab5127144000fa548cd90cd95c623181f">03800</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ab5127144000fa548cd90cd95c623181f">reserved_19_31</a>               : 13;
<a name="l03801"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a3436cfeacf349c1017a028101183b507">03801</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a3436cfeacf349c1017a028101183b507">twsi</a>                         : 2;
<a name="l03802"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a21b6bd9b5a0d34604435a79d0ff7e230">03802</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a21b6bd9b5a0d34604435a79d0ff7e230">reserved_34_35</a>               : 2;
<a name="l03803"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a17546fddd360ef8e51f4086e2508370a">03803</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a17546fddd360ef8e51f4086e2508370a">uart</a>                         : 2;
<a name="l03804"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a50dc7aeb6a0c62854013b48a021125e2">03804</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a50dc7aeb6a0c62854013b48a021125e2">reserved_38_39</a>               : 2;
<a name="l03805"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a1705793c42481aa69c09e4d4fc3a59f4">03805</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a1705793c42481aa69c09e4d4fc3a59f4">usb_uctl</a>                     : 1;
<a name="l03806"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a18cf5b115c889b5eb5f813871dcd5ff2">03806</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a18cf5b115c889b5eb5f813871dcd5ff2">reserved_41_43</a>               : 3;
<a name="l03807"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a5ab67b90145862504d3788a23b9a97d4">03807</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a5ab67b90145862504d3788a23b9a97d4">usb_hci</a>                      : 1;
<a name="l03808"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac92b39a773b47bbc7aabac67df29ca56">03808</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#ac92b39a773b47bbc7aabac67df29ca56">reserved_45_47</a>               : 3;
<a name="l03809"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a2ca5d01b01acbe1c79e27887e21f2436">03809</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a2ca5d01b01acbe1c79e27887e21f2436">ptp</a>                          : 1;
<a name="l03810"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a01e66aa5cfc2db5fd62245776b5ed707">03810</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a01e66aa5cfc2db5fd62245776b5ed707">reserved_49_62</a>               : 14;
<a name="l03811"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a198764fad718a6a598bd7d9bbae9290b">03811</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html#a198764fad718a6a598bd7d9bbae9290b">rst</a>                          : 1;
<a name="l03812"></a>03812 <span class="preprocessor">#endif</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#a78da04702b4b0b79eb039c3cb6d61419">s</a>;
<a name="l03814"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#ab65d7a2bdaffea3d424b52e1adb2d3e2">03814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#ab65d7a2bdaffea3d424b52e1adb2d3e2">cn68xx</a>;
<a name="l03815"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#ad6aea9601031a4fa85e8925db7908c2c">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__mio__w1s_1_1cvmx__ciu2__en__ppx__ip2__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip2_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html#ad6aea9601031a4fa85e8925db7908c2c">cn68xxp1</a>;
<a name="l03816"></a>03816 };
<a name="l03817"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a19ace80853810c25a490c4aff278d6f9">03817</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1s">cvmx_ciu2_en_ppx_ip2_mio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip2_mio_w1s">cvmx_ciu2_en_ppx_ip2_mio_w1s_t</a>;
<a name="l03818"></a>03818 <span class="comment"></span>
<a name="l03819"></a>03819 <span class="comment">/**</span>
<a name="l03820"></a>03820 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_pkt</span>
<a name="l03821"></a>03821 <span class="comment"> */</span>
<a name="l03822"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html">03822</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html" title="cvmx_ciu2_en_pp::_ip2_pkt">cvmx_ciu2_en_ppx_ip2_pkt</a> {
<a name="l03823"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#ad05addf6cd18967c18fc54a5e73435a9">03823</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#ad05addf6cd18967c18fc54a5e73435a9">u64</a>;
<a name="l03824"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html">03824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html">cvmx_ciu2_en_ppx_ip2_pkt_s</a> {
<a name="l03825"></a>03825 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03826"></a>03826 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ad503e1d6718539559b95111c9113d5b5">reserved_54_63</a>               : 10;
<a name="l03827"></a>03827     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ab1f60b13292a77ff1a9544986f63d534">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt-enable */</span>
<a name="l03828"></a>03828     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a64663ec570b0e7450cce2bab8df1af29">reserved_49_51</a>               : 3;
<a name="l03829"></a>03829     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a237045da425dafb275a1c734148efb19">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l03830"></a>03830     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa2f57e9ef6434c5ef784887478da45d">reserved_41_47</a>               : 7;
<a name="l03831"></a>03831     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa0887f80eabc0d3525153a4d0bb68c9">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l03832"></a>03832     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaba07a993d7cd0d48834f5a1496e6f23">reserved_33_39</a>               : 7;
<a name="l03833"></a>03833     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ac83e3e6959cc34b281da9ad77516fb94">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aeffb3615432140c6a6d6804f0736aacb">reserved_13_31</a>               : 19;
<a name="l03835"></a>03835     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a0e256297ce51cb30eb30a4e717c2116d">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a48387c2dc4df29c9d44f1673e7c8b75a">reserved_5_7</a>                 : 3;
<a name="l03837"></a>03837     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aae9a9963519f7a0e6d13091f274be359">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l03838"></a>03838 <span class="preprocessor">#else</span>
<a name="l03839"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aae9a9963519f7a0e6d13091f274be359">03839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aae9a9963519f7a0e6d13091f274be359">agx</a>                          : 5;
<a name="l03840"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a48387c2dc4df29c9d44f1673e7c8b75a">03840</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a48387c2dc4df29c9d44f1673e7c8b75a">reserved_5_7</a>                 : 3;
<a name="l03841"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a0e256297ce51cb30eb30a4e717c2116d">03841</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a0e256297ce51cb30eb30a4e717c2116d">gmx_drp</a>                      : 5;
<a name="l03842"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aeffb3615432140c6a6d6804f0736aacb">03842</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aeffb3615432140c6a6d6804f0736aacb">reserved_13_31</a>               : 19;
<a name="l03843"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ac83e3e6959cc34b281da9ad77516fb94">03843</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ac83e3e6959cc34b281da9ad77516fb94">agl</a>                          : 1;
<a name="l03844"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaba07a993d7cd0d48834f5a1496e6f23">03844</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaba07a993d7cd0d48834f5a1496e6f23">reserved_33_39</a>               : 7;
<a name="l03845"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa0887f80eabc0d3525153a4d0bb68c9">03845</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa0887f80eabc0d3525153a4d0bb68c9">mii</a>                          : 1;
<a name="l03846"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa2f57e9ef6434c5ef784887478da45d">03846</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#aaa2f57e9ef6434c5ef784887478da45d">reserved_41_47</a>               : 7;
<a name="l03847"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a237045da425dafb275a1c734148efb19">03847</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a237045da425dafb275a1c734148efb19">ilk</a>                          : 1;
<a name="l03848"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a64663ec570b0e7450cce2bab8df1af29">03848</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#a64663ec570b0e7450cce2bab8df1af29">reserved_49_51</a>               : 3;
<a name="l03849"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ab1f60b13292a77ff1a9544986f63d534">03849</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ab1f60b13292a77ff1a9544986f63d534">ilk_drp</a>                      : 2;
<a name="l03850"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ad503e1d6718539559b95111c9113d5b5">03850</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html#ad503e1d6718539559b95111c9113d5b5">reserved_54_63</a>               : 10;
<a name="l03851"></a>03851 <span class="preprocessor">#endif</span>
<a name="l03852"></a>03852 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#ae5069344a5d013ba6e802dbeeab1dc58">s</a>;
<a name="l03853"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#a48f53e2b6f32224412a2cb58923a74d6">03853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__s.html">cvmx_ciu2_en_ppx_ip2_pkt_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#a48f53e2b6f32224412a2cb58923a74d6">cn68xx</a>;
<a name="l03854"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html">03854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_pkt_cn68xxp1</a> {
<a name="l03855"></a>03855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03856"></a>03856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a4ca6cb64f2b69782e7f2aeb1bb03a884">reserved_49_63</a>               : 15;
<a name="l03857"></a>03857     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9a38391ac20c5b31e35e1970ffdc1c74">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l03858"></a>03858     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a8c4ee59b401a40634796206935885fe7">reserved_41_47</a>               : 7;
<a name="l03859"></a>03859     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#aac9c8edd2759e9970017e704b9d4ae88">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l03860"></a>03860     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a04b176e7d6ae3680e1c309bd32c49bfa">reserved_33_39</a>               : 7;
<a name="l03861"></a>03861     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a0748a1dcb23d6f31b135a43d3cdb1599">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l03862"></a>03862     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a81d31879296624b1a41352c611216d8a">reserved_13_31</a>               : 19;
<a name="l03863"></a>03863     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a1beb7ab3133423e1384013c075acaa55">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l03864"></a>03864     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9f843d83c75ed6760bfc94a9168b8535">reserved_5_7</a>                 : 3;
<a name="l03865"></a>03865     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a22cab5007a732b378c696338c08bfe56">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l03866"></a>03866 <span class="preprocessor">#else</span>
<a name="l03867"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a22cab5007a732b378c696338c08bfe56">03867</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a22cab5007a732b378c696338c08bfe56">agx</a>                          : 5;
<a name="l03868"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9f843d83c75ed6760bfc94a9168b8535">03868</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9f843d83c75ed6760bfc94a9168b8535">reserved_5_7</a>                 : 3;
<a name="l03869"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a1beb7ab3133423e1384013c075acaa55">03869</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a1beb7ab3133423e1384013c075acaa55">gmx_drp</a>                      : 5;
<a name="l03870"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a81d31879296624b1a41352c611216d8a">03870</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a81d31879296624b1a41352c611216d8a">reserved_13_31</a>               : 19;
<a name="l03871"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a0748a1dcb23d6f31b135a43d3cdb1599">03871</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a0748a1dcb23d6f31b135a43d3cdb1599">agl</a>                          : 1;
<a name="l03872"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a04b176e7d6ae3680e1c309bd32c49bfa">03872</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a04b176e7d6ae3680e1c309bd32c49bfa">reserved_33_39</a>               : 7;
<a name="l03873"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#aac9c8edd2759e9970017e704b9d4ae88">03873</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#aac9c8edd2759e9970017e704b9d4ae88">mii</a>                          : 1;
<a name="l03874"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a8c4ee59b401a40634796206935885fe7">03874</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a8c4ee59b401a40634796206935885fe7">reserved_41_47</a>               : 7;
<a name="l03875"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9a38391ac20c5b31e35e1970ffdc1c74">03875</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a9a38391ac20c5b31e35e1970ffdc1c74">ilk</a>                          : 1;
<a name="l03876"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a4ca6cb64f2b69782e7f2aeb1bb03a884">03876</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt_1_1cvmx__ciu2__en__ppx__ip2__pkt__cn68xxp1.html#a4ca6cb64f2b69782e7f2aeb1bb03a884">reserved_49_63</a>               : 15;
<a name="l03877"></a>03877 <span class="preprocessor">#endif</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html#aa3f420fa582e2f92a10f004e1560c347">cn68xxp1</a>;
<a name="l03879"></a>03879 };
<a name="l03880"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a00e2a4469d8235f3ec3506a12bb97081">03880</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html" title="cvmx_ciu2_en_pp::_ip2_pkt">cvmx_ciu2_en_ppx_ip2_pkt</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt.html" title="cvmx_ciu2_en_pp::_ip2_pkt">cvmx_ciu2_en_ppx_ip2_pkt_t</a>;
<a name="l03881"></a>03881 <span class="comment"></span>
<a name="l03882"></a>03882 <span class="comment">/**</span>
<a name="l03883"></a>03883 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_pkt_w1c</span>
<a name="l03884"></a>03884 <span class="comment"> */</span>
<a name="l03885"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html">03885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1c">cvmx_ciu2_en_ppx_ip2_pkt_w1c</a> {
<a name="l03886"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#a3024e8375437a58243c3bd2c43b5044b">03886</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#a3024e8375437a58243c3bd2c43b5044b">u64</a>;
<a name="l03887"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html">03887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip2_pkt_w1c_s</a> {
<a name="l03888"></a>03888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03889"></a>03889 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ae81bb23bf951c69483917d0b2fb06e16">reserved_54_63</a>               : 10;
<a name="l03890"></a>03890     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#aa89f262c3ca3dd4051fd7034751b92d5">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l03891"></a>03891     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a9c97ad600f04f5f6a478815754474835">reserved_49_51</a>               : 3;
<a name="l03892"></a>03892     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ad78c8416e087a9091e5230816ea458bd">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l03893"></a>03893     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a1b4739d947d3a5813dc781250d6761a2">reserved_41_47</a>               : 7;
<a name="l03894"></a>03894     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a73cd0505d5ac81f484f78efff1e1f9e4">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l03895"></a>03895     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a837d11734020dbb9af8fccd5ecf4bfea">reserved_33_39</a>               : 7;
<a name="l03896"></a>03896     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a435a428199a613da08018c7dfd6a8da2">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l03897"></a>03897     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a3c6a64132820ef521f52e628aa7cf0b3">reserved_13_31</a>               : 19;
<a name="l03898"></a>03898     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a99473fc62f6b70ac2fd6873aafd1ec23">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l03899"></a>03899     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a2ad0b00edf6c5ae969201b59d66be686">reserved_5_7</a>                 : 3;
<a name="l03900"></a>03900     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a22869a8491cf3cba6a695a39a230d722">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l03901"></a>03901 <span class="preprocessor">#else</span>
<a name="l03902"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a22869a8491cf3cba6a695a39a230d722">03902</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a22869a8491cf3cba6a695a39a230d722">agx</a>                          : 5;
<a name="l03903"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a2ad0b00edf6c5ae969201b59d66be686">03903</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a2ad0b00edf6c5ae969201b59d66be686">reserved_5_7</a>                 : 3;
<a name="l03904"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a99473fc62f6b70ac2fd6873aafd1ec23">03904</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a99473fc62f6b70ac2fd6873aafd1ec23">gmx_drp</a>                      : 5;
<a name="l03905"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a3c6a64132820ef521f52e628aa7cf0b3">03905</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a3c6a64132820ef521f52e628aa7cf0b3">reserved_13_31</a>               : 19;
<a name="l03906"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a435a428199a613da08018c7dfd6a8da2">03906</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a435a428199a613da08018c7dfd6a8da2">agl</a>                          : 1;
<a name="l03907"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a837d11734020dbb9af8fccd5ecf4bfea">03907</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a837d11734020dbb9af8fccd5ecf4bfea">reserved_33_39</a>               : 7;
<a name="l03908"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a73cd0505d5ac81f484f78efff1e1f9e4">03908</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a73cd0505d5ac81f484f78efff1e1f9e4">mii</a>                          : 1;
<a name="l03909"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a1b4739d947d3a5813dc781250d6761a2">03909</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a1b4739d947d3a5813dc781250d6761a2">reserved_41_47</a>               : 7;
<a name="l03910"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ad78c8416e087a9091e5230816ea458bd">03910</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ad78c8416e087a9091e5230816ea458bd">ilk</a>                          : 1;
<a name="l03911"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a9c97ad600f04f5f6a478815754474835">03911</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#a9c97ad600f04f5f6a478815754474835">reserved_49_51</a>               : 3;
<a name="l03912"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#aa89f262c3ca3dd4051fd7034751b92d5">03912</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#aa89f262c3ca3dd4051fd7034751b92d5">ilk_drp</a>                      : 2;
<a name="l03913"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ae81bb23bf951c69483917d0b2fb06e16">03913</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html#ae81bb23bf951c69483917d0b2fb06e16">reserved_54_63</a>               : 10;
<a name="l03914"></a>03914 <span class="preprocessor">#endif</span>
<a name="l03915"></a>03915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#ab1dec1a6fcb368f793de923a51adf1a0">s</a>;
<a name="l03916"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#a138c7487aafd9c44ed0540a2ee954f54">03916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip2_pkt_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#a138c7487aafd9c44ed0540a2ee954f54">cn68xx</a>;
<a name="l03917"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html">03917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_pkt_w1c_cn68xxp1</a> {
<a name="l03918"></a>03918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03919"></a>03919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a00a4e6545d47a61fb5c62a3d9618f548">reserved_49_63</a>               : 15;
<a name="l03920"></a>03920     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a9a24eac3331e9b76dfe12f3f00685a92">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l03921"></a>03921     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4fa05ae8f66908ea0b92e25ff08c06ab">reserved_41_47</a>               : 7;
<a name="l03922"></a>03922     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a14675b56fcd187cda6d2c2056344ea7d">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l03923"></a>03923     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a5c44b8628bcbdc3543e47367feab6e90">reserved_33_39</a>               : 7;
<a name="l03924"></a>03924     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#abd3e14eccc365a0ca7417b6e878836db">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l03925"></a>03925     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4ed1ab2e6a0bd166c02a7ca0f742943f">reserved_13_31</a>               : 19;
<a name="l03926"></a>03926     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab6ba0ea3429aaefc7057d085438b2211">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l03927"></a>03927     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab8c5d5dd361d0eb65657af16829695e4">reserved_5_7</a>                 : 3;
<a name="l03928"></a>03928     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#aa66922aeb8133c1a7939dce99471ce2b">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l03929"></a>03929 <span class="preprocessor">#else</span>
<a name="l03930"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#aa66922aeb8133c1a7939dce99471ce2b">03930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#aa66922aeb8133c1a7939dce99471ce2b">agx</a>                          : 5;
<a name="l03931"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab8c5d5dd361d0eb65657af16829695e4">03931</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab8c5d5dd361d0eb65657af16829695e4">reserved_5_7</a>                 : 3;
<a name="l03932"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab6ba0ea3429aaefc7057d085438b2211">03932</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#ab6ba0ea3429aaefc7057d085438b2211">gmx_drp</a>                      : 5;
<a name="l03933"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4ed1ab2e6a0bd166c02a7ca0f742943f">03933</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4ed1ab2e6a0bd166c02a7ca0f742943f">reserved_13_31</a>               : 19;
<a name="l03934"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#abd3e14eccc365a0ca7417b6e878836db">03934</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#abd3e14eccc365a0ca7417b6e878836db">agl</a>                          : 1;
<a name="l03935"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a5c44b8628bcbdc3543e47367feab6e90">03935</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a5c44b8628bcbdc3543e47367feab6e90">reserved_33_39</a>               : 7;
<a name="l03936"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a14675b56fcd187cda6d2c2056344ea7d">03936</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a14675b56fcd187cda6d2c2056344ea7d">mii</a>                          : 1;
<a name="l03937"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4fa05ae8f66908ea0b92e25ff08c06ab">03937</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a4fa05ae8f66908ea0b92e25ff08c06ab">reserved_41_47</a>               : 7;
<a name="l03938"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a9a24eac3331e9b76dfe12f3f00685a92">03938</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a9a24eac3331e9b76dfe12f3f00685a92">ilk</a>                          : 1;
<a name="l03939"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a00a4e6545d47a61fb5c62a3d9618f548">03939</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1c__cn68xxp1.html#a00a4e6545d47a61fb5c62a3d9618f548">reserved_49_63</a>               : 15;
<a name="l03940"></a>03940 <span class="preprocessor">#endif</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html#a263d138fae21666d60e3da700e7af724">cn68xxp1</a>;
<a name="l03942"></a>03942 };
<a name="l03943"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af1e5697f509645cfd87540db16ba2917">03943</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1c">cvmx_ciu2_en_ppx_ip2_pkt_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1c">cvmx_ciu2_en_ppx_ip2_pkt_w1c_t</a>;
<a name="l03944"></a>03944 <span class="comment"></span>
<a name="l03945"></a>03945 <span class="comment">/**</span>
<a name="l03946"></a>03946 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_pkt_w1s</span>
<a name="l03947"></a>03947 <span class="comment"> */</span>
<a name="l03948"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html">03948</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1s">cvmx_ciu2_en_ppx_ip2_pkt_w1s</a> {
<a name="l03949"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#a9ab4cd82466796e9aeb01b2f995f6eb0">03949</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#a9ab4cd82466796e9aeb01b2f995f6eb0">u64</a>;
<a name="l03950"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html">03950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip2_pkt_w1s_s</a> {
<a name="l03951"></a>03951 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03952"></a>03952 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a07090bc4615a544062f89a1e8d451ed0">reserved_54_63</a>               : 10;
<a name="l03953"></a>03953     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a10ba7c8fc4e6c52932d6f7322a616a48">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l03954"></a>03954     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ae5e23b124f46cd661b5228402a029f80">reserved_49_51</a>               : 3;
<a name="l03955"></a>03955     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ac15c37390342d7b8c0263d80f55f55a2">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l03956"></a>03956     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a5297f80b0e657d64c4bf8af9992adc94">reserved_41_47</a>               : 7;
<a name="l03957"></a>03957     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a97efffdddb911bbfd140f5b6983d7158">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l03958"></a>03958     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#aaaaed32f46650d585a3d2c1a94e216ef">reserved_33_39</a>               : 7;
<a name="l03959"></a>03959     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a528eba65c950dffbc20c5a10376c04c7">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l03960"></a>03960     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a600200eebbc51f2ba3dd987921520c9a">reserved_13_31</a>               : 19;
<a name="l03961"></a>03961     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a308a35581adac4b6d832ea5ee056e618">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l03962"></a>03962     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a92006274a7d5c9be1e8ba99547b20fd6">reserved_5_7</a>                 : 3;
<a name="l03963"></a>03963     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a7fce6130fa0c2b9783f3f2a482a3991f">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l03964"></a>03964 <span class="preprocessor">#else</span>
<a name="l03965"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a7fce6130fa0c2b9783f3f2a482a3991f">03965</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a7fce6130fa0c2b9783f3f2a482a3991f">agx</a>                          : 5;
<a name="l03966"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a92006274a7d5c9be1e8ba99547b20fd6">03966</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a92006274a7d5c9be1e8ba99547b20fd6">reserved_5_7</a>                 : 3;
<a name="l03967"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a308a35581adac4b6d832ea5ee056e618">03967</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a308a35581adac4b6d832ea5ee056e618">gmx_drp</a>                      : 5;
<a name="l03968"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a600200eebbc51f2ba3dd987921520c9a">03968</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a600200eebbc51f2ba3dd987921520c9a">reserved_13_31</a>               : 19;
<a name="l03969"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a528eba65c950dffbc20c5a10376c04c7">03969</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a528eba65c950dffbc20c5a10376c04c7">agl</a>                          : 1;
<a name="l03970"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#aaaaed32f46650d585a3d2c1a94e216ef">03970</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#aaaaed32f46650d585a3d2c1a94e216ef">reserved_33_39</a>               : 7;
<a name="l03971"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a97efffdddb911bbfd140f5b6983d7158">03971</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a97efffdddb911bbfd140f5b6983d7158">mii</a>                          : 1;
<a name="l03972"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a5297f80b0e657d64c4bf8af9992adc94">03972</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a5297f80b0e657d64c4bf8af9992adc94">reserved_41_47</a>               : 7;
<a name="l03973"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ac15c37390342d7b8c0263d80f55f55a2">03973</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ac15c37390342d7b8c0263d80f55f55a2">ilk</a>                          : 1;
<a name="l03974"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ae5e23b124f46cd661b5228402a029f80">03974</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#ae5e23b124f46cd661b5228402a029f80">reserved_49_51</a>               : 3;
<a name="l03975"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a10ba7c8fc4e6c52932d6f7322a616a48">03975</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a10ba7c8fc4e6c52932d6f7322a616a48">ilk_drp</a>                      : 2;
<a name="l03976"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a07090bc4615a544062f89a1e8d451ed0">03976</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html#a07090bc4615a544062f89a1e8d451ed0">reserved_54_63</a>               : 10;
<a name="l03977"></a>03977 <span class="preprocessor">#endif</span>
<a name="l03978"></a>03978 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#aea394a49ccd61391a4bc19a49fbbd493">s</a>;
<a name="l03979"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#a14ec1399beaa1b83eef164c4a762bb8a">03979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip2_pkt_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#a14ec1399beaa1b83eef164c4a762bb8a">cn68xx</a>;
<a name="l03980"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html">03980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_pkt_w1s_cn68xxp1</a> {
<a name="l03981"></a>03981 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a76216e7f1ee5e4be1601c2f3c9e2bd16">reserved_49_63</a>               : 15;
<a name="l03983"></a>03983     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#acb54a056581189c4e859478ce9031a53">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l03984"></a>03984     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ae482322e5b5dffdfe6081491d6224812">reserved_41_47</a>               : 7;
<a name="l03985"></a>03985     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a65ce3e0f2f65864090e6ec46ca228392">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l03986"></a>03986     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa2233f2ab160c2d942c720d689f7bc4d">reserved_33_39</a>               : 7;
<a name="l03987"></a>03987     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#af5acf0c579015ede8163da34eca262ac">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l03988"></a>03988     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a562e8395565391b9591a08918f0a2f93">reserved_13_31</a>               : 19;
<a name="l03989"></a>03989     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa1b102aa9de3eef58816752395d9aca5">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l03990"></a>03990     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a313788a5946160fcc4933c80f4da7a61">reserved_5_7</a>                 : 3;
<a name="l03991"></a>03991     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ad687e0a36c6a4362e5804400c3f96f99">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l03992"></a>03992 <span class="preprocessor">#else</span>
<a name="l03993"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ad687e0a36c6a4362e5804400c3f96f99">03993</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ad687e0a36c6a4362e5804400c3f96f99">agx</a>                          : 5;
<a name="l03994"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a313788a5946160fcc4933c80f4da7a61">03994</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a313788a5946160fcc4933c80f4da7a61">reserved_5_7</a>                 : 3;
<a name="l03995"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa1b102aa9de3eef58816752395d9aca5">03995</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa1b102aa9de3eef58816752395d9aca5">gmx_drp</a>                      : 5;
<a name="l03996"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a562e8395565391b9591a08918f0a2f93">03996</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a562e8395565391b9591a08918f0a2f93">reserved_13_31</a>               : 19;
<a name="l03997"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#af5acf0c579015ede8163da34eca262ac">03997</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#af5acf0c579015ede8163da34eca262ac">agl</a>                          : 1;
<a name="l03998"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa2233f2ab160c2d942c720d689f7bc4d">03998</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#aa2233f2ab160c2d942c720d689f7bc4d">reserved_33_39</a>               : 7;
<a name="l03999"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a65ce3e0f2f65864090e6ec46ca228392">03999</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a65ce3e0f2f65864090e6ec46ca228392">mii</a>                          : 1;
<a name="l04000"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ae482322e5b5dffdfe6081491d6224812">04000</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#ae482322e5b5dffdfe6081491d6224812">reserved_41_47</a>               : 7;
<a name="l04001"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#acb54a056581189c4e859478ce9031a53">04001</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#acb54a056581189c4e859478ce9031a53">ilk</a>                          : 1;
<a name="l04002"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a76216e7f1ee5e4be1601c2f3c9e2bd16">04002</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip2__pkt__w1s__cn68xxp1.html#a76216e7f1ee5e4be1601c2f3c9e2bd16">reserved_49_63</a>               : 15;
<a name="l04003"></a>04003 <span class="preprocessor">#endif</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html#a14d6cc6f6d1d4cf09456ead1debe929a">cn68xxp1</a>;
<a name="l04005"></a>04005 };
<a name="l04006"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aec9fd8886cc054b6bea152de27a48a91">04006</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1s">cvmx_ciu2_en_ppx_ip2_pkt_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip2_pkt_w1s">cvmx_ciu2_en_ppx_ip2_pkt_w1s_t</a>;
<a name="l04007"></a>04007 <span class="comment"></span>
<a name="l04008"></a>04008 <span class="comment">/**</span>
<a name="l04009"></a>04009 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_rml</span>
<a name="l04010"></a>04010 <span class="comment"> */</span>
<a name="l04011"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html">04011</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html" title="cvmx_ciu2_en_pp::_ip2_rml">cvmx_ciu2_en_ppx_ip2_rml</a> {
<a name="l04012"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#aa5824fb7d78d4f54be65012386fb4bdf">04012</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#aa5824fb7d78d4f54be65012386fb4bdf">u64</a>;
<a name="l04013"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html">04013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html">cvmx_ciu2_en_ppx_ip2_rml_s</a> {
<a name="l04014"></a>04014 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04015"></a>04015 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab94a5e736855ac1b8d0a58fdb2900d3e">reserved_56_63</a>               : 8;
<a name="l04016"></a>04016     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a96ad6c0208206d50fffdb0b905f2d693">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l04017"></a>04017     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a42143cbd93762ac1aceba323a7eb5da9">reserved_49_51</a>               : 3;
<a name="l04018"></a>04018     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aa06a702793fa4279502421b9c78627ed">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l04019"></a>04019     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a2ea4ac64ce05e3f3aff0bc9bb61e07b8">reserved_41_47</a>               : 7;
<a name="l04020"></a>04020     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a56d829ee8298a06ee72ef6d4232099bd">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l04021"></a>04021     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a220e95d2e75d231725b0fdbf399cb0e5">reserved_37_39</a>               : 3;
<a name="l04022"></a>04022     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a93e50438bfaaedd6f9a6abb370e472cc">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA interrupt-enable */</span>
<a name="l04023"></a>04023     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9ab7bd1a484871bbe2b48b3e86113d6b">reserved_34_35</a>               : 2;
<a name="l04024"></a>04024     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a05878dde9355a4eeb93a1203aff52ed9">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l04025"></a>04025     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a5a18d5475708dd0d23bd4aa2b9b9ee1a">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l04026"></a>04026     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aff4dbe1b28ab4c59edb75a93957490d2">reserved_31_31</a>               : 1;
<a name="l04027"></a>04027     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a15a4be4a0c80914394b6a198788af2ff">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l04028"></a>04028     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a150e450d185e30eae52e6f5022f5b2f8">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l04029"></a>04029     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1283e6d6774dc58256156f3689e288cf">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l04030"></a>04030     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ae44c7ea33f0a8b65eb6fb9854cce4689">reserved_25_27</a>               : 3;
<a name="l04031"></a>04031     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a656bc8454c75bafb66fa087f0d180d82">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l04032"></a>04032     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1d646f37ba2e54c1a68ba52a6d932275">reserved_17_23</a>               : 7;
<a name="l04033"></a>04033     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a87a49d3d1c181f96c6d8640d3ab53c5e">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l04034"></a>04034     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1de98b78c2316a5ddb6990bdc450e103">reserved_8_15</a>                : 8;
<a name="l04035"></a>04035     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab182505e6a8ceef6477f71027740dd4f">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l04036"></a>04036     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#af601122850aefd68f10144df7de28094">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l04037"></a>04037     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a51e456d4854654a043154b0699b35f59">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l04038"></a>04038     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a6d6d491f5e187b4eea56380de1f4c150">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l04039"></a>04039     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a69ce2efd04d4a175fdf2d4cc5dbb09e6">reserved_1_3</a>                 : 3;
<a name="l04040"></a>04040     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9b33d2fadd18dff259c12f795716fe24">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l04041"></a>04041 <span class="preprocessor">#else</span>
<a name="l04042"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9b33d2fadd18dff259c12f795716fe24">04042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9b33d2fadd18dff259c12f795716fe24">iob</a>                          : 1;
<a name="l04043"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a69ce2efd04d4a175fdf2d4cc5dbb09e6">04043</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a69ce2efd04d4a175fdf2d4cc5dbb09e6">reserved_1_3</a>                 : 3;
<a name="l04044"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a6d6d491f5e187b4eea56380de1f4c150">04044</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a6d6d491f5e187b4eea56380de1f4c150">fpa</a>                          : 1;
<a name="l04045"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a51e456d4854654a043154b0699b35f59">04045</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a51e456d4854654a043154b0699b35f59">ipd</a>                          : 1;
<a name="l04046"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#af601122850aefd68f10144df7de28094">04046</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#af601122850aefd68f10144df7de28094">pip</a>                          : 1;
<a name="l04047"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab182505e6a8ceef6477f71027740dd4f">04047</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab182505e6a8ceef6477f71027740dd4f">pko</a>                          : 1;
<a name="l04048"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1de98b78c2316a5ddb6990bdc450e103">04048</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1de98b78c2316a5ddb6990bdc450e103">reserved_8_15</a>                : 8;
<a name="l04049"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a87a49d3d1c181f96c6d8640d3ab53c5e">04049</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a87a49d3d1c181f96c6d8640d3ab53c5e">sso</a>                          : 1;
<a name="l04050"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1d646f37ba2e54c1a68ba52a6d932275">04050</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1d646f37ba2e54c1a68ba52a6d932275">reserved_17_23</a>               : 7;
<a name="l04051"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a656bc8454c75bafb66fa087f0d180d82">04051</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a656bc8454c75bafb66fa087f0d180d82">zip</a>                          : 1;
<a name="l04052"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ae44c7ea33f0a8b65eb6fb9854cce4689">04052</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ae44c7ea33f0a8b65eb6fb9854cce4689">reserved_25_27</a>               : 3;
<a name="l04053"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1283e6d6774dc58256156f3689e288cf">04053</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a1283e6d6774dc58256156f3689e288cf">tim</a>                          : 1;
<a name="l04054"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a150e450d185e30eae52e6f5022f5b2f8">04054</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a150e450d185e30eae52e6f5022f5b2f8">rad</a>                          : 1;
<a name="l04055"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a15a4be4a0c80914394b6a198788af2ff">04055</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a15a4be4a0c80914394b6a198788af2ff">key</a>                          : 1;
<a name="l04056"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aff4dbe1b28ab4c59edb75a93957490d2">04056</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aff4dbe1b28ab4c59edb75a93957490d2">reserved_31_31</a>               : 1;
<a name="l04057"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a5a18d5475708dd0d23bd4aa2b9b9ee1a">04057</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a5a18d5475708dd0d23bd4aa2b9b9ee1a">sli</a>                          : 1;
<a name="l04058"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a05878dde9355a4eeb93a1203aff52ed9">04058</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a05878dde9355a4eeb93a1203aff52ed9">dpi</a>                          : 1;
<a name="l04059"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9ab7bd1a484871bbe2b48b3e86113d6b">04059</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a9ab7bd1a484871bbe2b48b3e86113d6b">reserved_34_35</a>               : 2;
<a name="l04060"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a93e50438bfaaedd6f9a6abb370e472cc">04060</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a93e50438bfaaedd6f9a6abb370e472cc">dpi_dma</a>                      : 1;
<a name="l04061"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a220e95d2e75d231725b0fdbf399cb0e5">04061</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a220e95d2e75d231725b0fdbf399cb0e5">reserved_37_39</a>               : 3;
<a name="l04062"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a56d829ee8298a06ee72ef6d4232099bd">04062</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a56d829ee8298a06ee72ef6d4232099bd">dfa</a>                          : 1;
<a name="l04063"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a2ea4ac64ce05e3f3aff0bc9bb61e07b8">04063</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a2ea4ac64ce05e3f3aff0bc9bb61e07b8">reserved_41_47</a>               : 7;
<a name="l04064"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aa06a702793fa4279502421b9c78627ed">04064</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#aa06a702793fa4279502421b9c78627ed">l2c</a>                          : 1;
<a name="l04065"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a42143cbd93762ac1aceba323a7eb5da9">04065</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a42143cbd93762ac1aceba323a7eb5da9">reserved_49_51</a>               : 3;
<a name="l04066"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a96ad6c0208206d50fffdb0b905f2d693">04066</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#a96ad6c0208206d50fffdb0b905f2d693">trace</a>                        : 4;
<a name="l04067"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab94a5e736855ac1b8d0a58fdb2900d3e">04067</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html#ab94a5e736855ac1b8d0a58fdb2900d3e">reserved_56_63</a>               : 8;
<a name="l04068"></a>04068 <span class="preprocessor">#endif</span>
<a name="l04069"></a>04069 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#addc5dfc644321f86541c9c41ccb10d0c">s</a>;
<a name="l04070"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#a4e49a37dceb920a0590d20f09d50c8bd">04070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__s.html">cvmx_ciu2_en_ppx_ip2_rml_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#a4e49a37dceb920a0590d20f09d50c8bd">cn68xx</a>;
<a name="l04071"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html">04071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_rml_cn68xxp1</a> {
<a name="l04072"></a>04072 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#aadcc043efcc6167fc689d4c4f0e4b9b5">reserved_56_63</a>               : 8;
<a name="l04074"></a>04074     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a629e14ac30e2e26d24f658b482c0a53e">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l04075"></a>04075     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a2a1842453ecc18cc5f5d90d5ca4b7529">reserved_49_51</a>               : 3;
<a name="l04076"></a>04076     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae73599240eaecc8b8db19d43f6e7fbc3">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l04077"></a>04077     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a9b7f6c96f78d76faf64800a818da7f9b">reserved_41_47</a>               : 7;
<a name="l04078"></a>04078     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afcf858d48807d001c47a16b61bebe78d">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l04079"></a>04079     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afdd35be92714a5493d1fb64df05850e0">reserved_34_39</a>               : 6;
<a name="l04080"></a>04080     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a60d7677a0044e0ab6b90611836ea61ed">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l04081"></a>04081     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#af4b86984b639db52ddc070dc6d6dc273">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l04082"></a>04082     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a21138d8e1435711169843105916a7459">reserved_31_31</a>               : 1;
<a name="l04083"></a>04083     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a4019797447b43fd96b0be9b0da0dd17e">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l04084"></a>04084     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#add00ff1cc50b3056f235524555ea101d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l04085"></a>04085     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a8e8e74381cfacd922c13150a14ba4102">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l04086"></a>04086     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac80d6b68488e7f4de3a5df9edc0a8378">reserved_25_27</a>               : 3;
<a name="l04087"></a>04087     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac28798950d63b9f15f70ccfe48759a54">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l04088"></a>04088     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a38de1feba15178ef092a39b7db5d4e97">reserved_17_23</a>               : 7;
<a name="l04089"></a>04089     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a5f296db7ddb2b0129daa9cd3da9439f2">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l04090"></a>04090     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a36b4307f7f96ab90a705d04ff6e88dc4">reserved_8_15</a>                : 8;
<a name="l04091"></a>04091     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae7d3234ebb513717a44aaf233623968b">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l04092"></a>04092     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a7283ba55d76461a093ab32ea6aabf9ce">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l04093"></a>04093     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a744cf99ec304fbe4963eabee972268be">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l04094"></a>04094     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ab8e3e3d4d48d80b562a81b614cc27cc7">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l04095"></a>04095     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a822ddd626741cf065a35affe62db73a6">reserved_1_3</a>                 : 3;
<a name="l04096"></a>04096     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a1cec7fe72a89e063a85c37c1005c5360">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l04097"></a>04097 <span class="preprocessor">#else</span>
<a name="l04098"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a1cec7fe72a89e063a85c37c1005c5360">04098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a1cec7fe72a89e063a85c37c1005c5360">iob</a>                          : 1;
<a name="l04099"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a822ddd626741cf065a35affe62db73a6">04099</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a822ddd626741cf065a35affe62db73a6">reserved_1_3</a>                 : 3;
<a name="l04100"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ab8e3e3d4d48d80b562a81b614cc27cc7">04100</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ab8e3e3d4d48d80b562a81b614cc27cc7">fpa</a>                          : 1;
<a name="l04101"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a744cf99ec304fbe4963eabee972268be">04101</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a744cf99ec304fbe4963eabee972268be">ipd</a>                          : 1;
<a name="l04102"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a7283ba55d76461a093ab32ea6aabf9ce">04102</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a7283ba55d76461a093ab32ea6aabf9ce">pip</a>                          : 1;
<a name="l04103"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae7d3234ebb513717a44aaf233623968b">04103</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae7d3234ebb513717a44aaf233623968b">pko</a>                          : 1;
<a name="l04104"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a36b4307f7f96ab90a705d04ff6e88dc4">04104</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a36b4307f7f96ab90a705d04ff6e88dc4">reserved_8_15</a>                : 8;
<a name="l04105"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a5f296db7ddb2b0129daa9cd3da9439f2">04105</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a5f296db7ddb2b0129daa9cd3da9439f2">sso</a>                          : 1;
<a name="l04106"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a38de1feba15178ef092a39b7db5d4e97">04106</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a38de1feba15178ef092a39b7db5d4e97">reserved_17_23</a>               : 7;
<a name="l04107"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac28798950d63b9f15f70ccfe48759a54">04107</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac28798950d63b9f15f70ccfe48759a54">zip</a>                          : 1;
<a name="l04108"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac80d6b68488e7f4de3a5df9edc0a8378">04108</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ac80d6b68488e7f4de3a5df9edc0a8378">reserved_25_27</a>               : 3;
<a name="l04109"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a8e8e74381cfacd922c13150a14ba4102">04109</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a8e8e74381cfacd922c13150a14ba4102">tim</a>                          : 1;
<a name="l04110"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#add00ff1cc50b3056f235524555ea101d">04110</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#add00ff1cc50b3056f235524555ea101d">rad</a>                          : 1;
<a name="l04111"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a4019797447b43fd96b0be9b0da0dd17e">04111</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a4019797447b43fd96b0be9b0da0dd17e">key</a>                          : 1;
<a name="l04112"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a21138d8e1435711169843105916a7459">04112</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a21138d8e1435711169843105916a7459">reserved_31_31</a>               : 1;
<a name="l04113"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#af4b86984b639db52ddc070dc6d6dc273">04113</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#af4b86984b639db52ddc070dc6d6dc273">sli</a>                          : 1;
<a name="l04114"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a60d7677a0044e0ab6b90611836ea61ed">04114</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a60d7677a0044e0ab6b90611836ea61ed">dpi</a>                          : 1;
<a name="l04115"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afdd35be92714a5493d1fb64df05850e0">04115</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afdd35be92714a5493d1fb64df05850e0">reserved_34_39</a>               : 6;
<a name="l04116"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afcf858d48807d001c47a16b61bebe78d">04116</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#afcf858d48807d001c47a16b61bebe78d">dfa</a>                          : 1;
<a name="l04117"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a9b7f6c96f78d76faf64800a818da7f9b">04117</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a9b7f6c96f78d76faf64800a818da7f9b">reserved_41_47</a>               : 7;
<a name="l04118"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae73599240eaecc8b8db19d43f6e7fbc3">04118</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#ae73599240eaecc8b8db19d43f6e7fbc3">l2c</a>                          : 1;
<a name="l04119"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a2a1842453ecc18cc5f5d90d5ca4b7529">04119</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a2a1842453ecc18cc5f5d90d5ca4b7529">reserved_49_51</a>               : 3;
<a name="l04120"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a629e14ac30e2e26d24f658b482c0a53e">04120</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#a629e14ac30e2e26d24f658b482c0a53e">trace</a>                        : 4;
<a name="l04121"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#aadcc043efcc6167fc689d4c4f0e4b9b5">04121</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml_1_1cvmx__ciu2__en__ppx__ip2__rml__cn68xxp1.html#aadcc043efcc6167fc689d4c4f0e4b9b5">reserved_56_63</a>               : 8;
<a name="l04122"></a>04122 <span class="preprocessor">#endif</span>
<a name="l04123"></a>04123 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html#a833ab4f16dea86870c56571cc8251533">cn68xxp1</a>;
<a name="l04124"></a>04124 };
<a name="l04125"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae94000fffe5cb015c30af145a76b749e">04125</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html" title="cvmx_ciu2_en_pp::_ip2_rml">cvmx_ciu2_en_ppx_ip2_rml</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml.html" title="cvmx_ciu2_en_pp::_ip2_rml">cvmx_ciu2_en_ppx_ip2_rml_t</a>;
<a name="l04126"></a>04126 <span class="comment"></span>
<a name="l04127"></a>04127 <span class="comment">/**</span>
<a name="l04128"></a>04128 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_rml_w1c</span>
<a name="l04129"></a>04129 <span class="comment"> */</span>
<a name="l04130"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html">04130</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1c">cvmx_ciu2_en_ppx_ip2_rml_w1c</a> {
<a name="l04131"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#aed76b842d0d9d82781b3a337de5dcc8d">04131</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#aed76b842d0d9d82781b3a337de5dcc8d">u64</a>;
<a name="l04132"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html">04132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip2_rml_w1c_s</a> {
<a name="l04133"></a>04133 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04134"></a>04134 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a2e380436c38e4516ab267cdfb54f3504">reserved_56_63</a>               : 8;
<a name="l04135"></a>04135     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#adeb490dd3c57ededd879ed67aac96b33">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l04136"></a>04136     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae9e72fde8fcb5abfc1f6349f28e2446f">reserved_49_51</a>               : 3;
<a name="l04137"></a>04137     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a9deed9c8c5f320accb67242bc84a5cf2">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l04138"></a>04138     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a4476dee6bb6828dd8ce3b9be5b71b69d">reserved_41_47</a>               : 7;
<a name="l04139"></a>04139     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abcac4b8888f2e672651646d2c76d50d0">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l04140"></a>04140     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ab7b8c8afa9457b5ac9e52cfbaee9558f">reserved_37_39</a>               : 3;
<a name="l04141"></a>04141     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa11a1135ea6d46ee9e87e2f263be8c35">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l04142"></a>04142     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a0f74d097bfb4dafef05ee416a5e9831c">reserved_34_35</a>               : 2;
<a name="l04143"></a>04143     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a34816f81fb2421bdefdf6c7d73338da0">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l04144"></a>04144     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a5909e2b5400f5cdd4e8e93e387c6f766">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l04145"></a>04145     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a1b8f1781c0f251d51b73d01f6e1fb71d">reserved_31_31</a>               : 1;
<a name="l04146"></a>04146     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a358e2b336eba247009b34062fa879986">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l04147"></a>04147     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a341b23c392ec593318e8c3bf624c9ddf">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l04148"></a>04148     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3f4ea3c2300da4f8688529a94e996292">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l04149"></a>04149     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3588507d857e68cb3c0c779e1d9258a6">reserved_25_27</a>               : 3;
<a name="l04150"></a>04150     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aecd37129e167109e69ba42c722188c26">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l04151"></a>04151     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#afa0211809ef110ef3384353e7963eee4">reserved_17_23</a>               : 7;
<a name="l04152"></a>04152     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a424fe846d5356e2e65daec2d1dd1dfa3">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l04153"></a>04153     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abbb8cbc95afb64cb19c143076874ce30">reserved_8_15</a>                : 8;
<a name="l04154"></a>04154     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a13407f393e76fbb51b1a98a26a3a73d8">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a12e7e3e0fe4fb43e0104cc350dbbc04b">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l04156"></a>04156     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a07c3881cf0648d612286cf7c82900e80">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l04157"></a>04157     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa952c75a9eedbb53f25fb33a363c75a4">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae93be51f3f654739609929fdd09e94a3">reserved_1_3</a>                 : 3;
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a597a21f906c6ec1a13043f7bd9a7c45b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l04160"></a>04160 <span class="preprocessor">#else</span>
<a name="l04161"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a597a21f906c6ec1a13043f7bd9a7c45b">04161</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a597a21f906c6ec1a13043f7bd9a7c45b">iob</a>                          : 1;
<a name="l04162"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae93be51f3f654739609929fdd09e94a3">04162</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae93be51f3f654739609929fdd09e94a3">reserved_1_3</a>                 : 3;
<a name="l04163"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa952c75a9eedbb53f25fb33a363c75a4">04163</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa952c75a9eedbb53f25fb33a363c75a4">fpa</a>                          : 1;
<a name="l04164"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a07c3881cf0648d612286cf7c82900e80">04164</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a07c3881cf0648d612286cf7c82900e80">ipd</a>                          : 1;
<a name="l04165"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a12e7e3e0fe4fb43e0104cc350dbbc04b">04165</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a12e7e3e0fe4fb43e0104cc350dbbc04b">pip</a>                          : 1;
<a name="l04166"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a13407f393e76fbb51b1a98a26a3a73d8">04166</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a13407f393e76fbb51b1a98a26a3a73d8">pko</a>                          : 1;
<a name="l04167"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abbb8cbc95afb64cb19c143076874ce30">04167</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abbb8cbc95afb64cb19c143076874ce30">reserved_8_15</a>                : 8;
<a name="l04168"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a424fe846d5356e2e65daec2d1dd1dfa3">04168</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a424fe846d5356e2e65daec2d1dd1dfa3">sso</a>                          : 1;
<a name="l04169"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#afa0211809ef110ef3384353e7963eee4">04169</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#afa0211809ef110ef3384353e7963eee4">reserved_17_23</a>               : 7;
<a name="l04170"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aecd37129e167109e69ba42c722188c26">04170</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aecd37129e167109e69ba42c722188c26">zip</a>                          : 1;
<a name="l04171"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3588507d857e68cb3c0c779e1d9258a6">04171</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3588507d857e68cb3c0c779e1d9258a6">reserved_25_27</a>               : 3;
<a name="l04172"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3f4ea3c2300da4f8688529a94e996292">04172</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a3f4ea3c2300da4f8688529a94e996292">tim</a>                          : 1;
<a name="l04173"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a341b23c392ec593318e8c3bf624c9ddf">04173</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a341b23c392ec593318e8c3bf624c9ddf">rad</a>                          : 1;
<a name="l04174"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a358e2b336eba247009b34062fa879986">04174</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a358e2b336eba247009b34062fa879986">key</a>                          : 1;
<a name="l04175"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a1b8f1781c0f251d51b73d01f6e1fb71d">04175</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a1b8f1781c0f251d51b73d01f6e1fb71d">reserved_31_31</a>               : 1;
<a name="l04176"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a5909e2b5400f5cdd4e8e93e387c6f766">04176</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a5909e2b5400f5cdd4e8e93e387c6f766">sli</a>                          : 1;
<a name="l04177"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a34816f81fb2421bdefdf6c7d73338da0">04177</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a34816f81fb2421bdefdf6c7d73338da0">dpi</a>                          : 1;
<a name="l04178"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a0f74d097bfb4dafef05ee416a5e9831c">04178</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a0f74d097bfb4dafef05ee416a5e9831c">reserved_34_35</a>               : 2;
<a name="l04179"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa11a1135ea6d46ee9e87e2f263be8c35">04179</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#aa11a1135ea6d46ee9e87e2f263be8c35">dpi_dma</a>                      : 1;
<a name="l04180"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ab7b8c8afa9457b5ac9e52cfbaee9558f">04180</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ab7b8c8afa9457b5ac9e52cfbaee9558f">reserved_37_39</a>               : 3;
<a name="l04181"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abcac4b8888f2e672651646d2c76d50d0">04181</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#abcac4b8888f2e672651646d2c76d50d0">dfa</a>                          : 1;
<a name="l04182"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a4476dee6bb6828dd8ce3b9be5b71b69d">04182</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a4476dee6bb6828dd8ce3b9be5b71b69d">reserved_41_47</a>               : 7;
<a name="l04183"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a9deed9c8c5f320accb67242bc84a5cf2">04183</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a9deed9c8c5f320accb67242bc84a5cf2">l2c</a>                          : 1;
<a name="l04184"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae9e72fde8fcb5abfc1f6349f28e2446f">04184</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#ae9e72fde8fcb5abfc1f6349f28e2446f">reserved_49_51</a>               : 3;
<a name="l04185"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#adeb490dd3c57ededd879ed67aac96b33">04185</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#adeb490dd3c57ededd879ed67aac96b33">trace</a>                        : 4;
<a name="l04186"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a2e380436c38e4516ab267cdfb54f3504">04186</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html#a2e380436c38e4516ab267cdfb54f3504">reserved_56_63</a>               : 8;
<a name="l04187"></a>04187 <span class="preprocessor">#endif</span>
<a name="l04188"></a>04188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#a28ce3687b6fd9264c6559a9619751dbb">s</a>;
<a name="l04189"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#aecebd3b4557524a6b0028e744f3fdac8">04189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip2_rml_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#aecebd3b4557524a6b0028e744f3fdac8">cn68xx</a>;
<a name="l04190"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html">04190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_rml_w1c_cn68xxp1</a> {
<a name="l04191"></a>04191 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04192"></a>04192 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1b0e2b914d81aa88677b46608b4e1786">reserved_56_63</a>               : 8;
<a name="l04193"></a>04193     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aada796152b8ad33a3310929977cc5875">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l04194"></a>04194     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab812f377cef9497766bb055aa61e6f9a">reserved_49_51</a>               : 3;
<a name="l04195"></a>04195     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a6e3ea422d2618fb016fe35854faad35a">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l04196"></a>04196     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a2e88cff1d53cea7407c258bb683ef39d">reserved_41_47</a>               : 7;
<a name="l04197"></a>04197     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a842b63699cde0731bb0baffa687bfe3c">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l04198"></a>04198     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a48b6aa0bd592cea319a33cb22353cf05">reserved_34_39</a>               : 6;
<a name="l04199"></a>04199     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a5a8194678c7f45c85749b49d2717cc07">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l04200"></a>04200     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aed4b146e3e6974b34fab90e7740e0919">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l04201"></a>04201     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a78c16b9a874f6878abef26514e8347b6">reserved_31_31</a>               : 1;
<a name="l04202"></a>04202     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#adb5efcba8ae5a124b73f99252e1379dc">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l04203"></a>04203     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a478a5fa170dac58bae084bb8dad4cd01">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l04204"></a>04204     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acc1cc0143c69a70ca78b80b92857269a">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l04205"></a>04205     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab8b8ab5090b441a88f94a7b301ab1db3">reserved_25_27</a>               : 3;
<a name="l04206"></a>04206     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad06a26cc0d66139744904eef1621c8f2">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l04207"></a>04207     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a0ced899632ebb536b699254f1a1bc9c2">reserved_17_23</a>               : 7;
<a name="l04208"></a>04208     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a4c68ad743ab3ec1f5cd587322c97f520">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l04209"></a>04209     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acbb83df6d5c06bd6ac9f8eb8c952901c">reserved_8_15</a>                : 8;
<a name="l04210"></a>04210     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad7ad361740c2e370bed9029b7dc0f1d7">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l04211"></a>04211     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a7d7e50a8f226e133a907561eefeb7cce">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l04212"></a>04212     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#abad4d96aaabc38ebb5f0dd9e3bbef18e">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l04213"></a>04213     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aac82e1750047990fd0ac6791aae574d3">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l04214"></a>04214     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aa9a685aa16189883993ecad729d24fd8">reserved_1_3</a>                 : 3;
<a name="l04215"></a>04215     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1e91dc4bdc9d6e1b9e37a59285d0507e">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l04216"></a>04216 <span class="preprocessor">#else</span>
<a name="l04217"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1e91dc4bdc9d6e1b9e37a59285d0507e">04217</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1e91dc4bdc9d6e1b9e37a59285d0507e">iob</a>                          : 1;
<a name="l04218"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aa9a685aa16189883993ecad729d24fd8">04218</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aa9a685aa16189883993ecad729d24fd8">reserved_1_3</a>                 : 3;
<a name="l04219"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aac82e1750047990fd0ac6791aae574d3">04219</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aac82e1750047990fd0ac6791aae574d3">fpa</a>                          : 1;
<a name="l04220"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#abad4d96aaabc38ebb5f0dd9e3bbef18e">04220</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#abad4d96aaabc38ebb5f0dd9e3bbef18e">ipd</a>                          : 1;
<a name="l04221"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a7d7e50a8f226e133a907561eefeb7cce">04221</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a7d7e50a8f226e133a907561eefeb7cce">pip</a>                          : 1;
<a name="l04222"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad7ad361740c2e370bed9029b7dc0f1d7">04222</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad7ad361740c2e370bed9029b7dc0f1d7">pko</a>                          : 1;
<a name="l04223"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acbb83df6d5c06bd6ac9f8eb8c952901c">04223</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acbb83df6d5c06bd6ac9f8eb8c952901c">reserved_8_15</a>                : 8;
<a name="l04224"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a4c68ad743ab3ec1f5cd587322c97f520">04224</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a4c68ad743ab3ec1f5cd587322c97f520">sso</a>                          : 1;
<a name="l04225"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a0ced899632ebb536b699254f1a1bc9c2">04225</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a0ced899632ebb536b699254f1a1bc9c2">reserved_17_23</a>               : 7;
<a name="l04226"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad06a26cc0d66139744904eef1621c8f2">04226</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ad06a26cc0d66139744904eef1621c8f2">zip</a>                          : 1;
<a name="l04227"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab8b8ab5090b441a88f94a7b301ab1db3">04227</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab8b8ab5090b441a88f94a7b301ab1db3">reserved_25_27</a>               : 3;
<a name="l04228"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acc1cc0143c69a70ca78b80b92857269a">04228</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#acc1cc0143c69a70ca78b80b92857269a">tim</a>                          : 1;
<a name="l04229"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a478a5fa170dac58bae084bb8dad4cd01">04229</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a478a5fa170dac58bae084bb8dad4cd01">rad</a>                          : 1;
<a name="l04230"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#adb5efcba8ae5a124b73f99252e1379dc">04230</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#adb5efcba8ae5a124b73f99252e1379dc">key</a>                          : 1;
<a name="l04231"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a78c16b9a874f6878abef26514e8347b6">04231</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a78c16b9a874f6878abef26514e8347b6">reserved_31_31</a>               : 1;
<a name="l04232"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aed4b146e3e6974b34fab90e7740e0919">04232</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aed4b146e3e6974b34fab90e7740e0919">sli</a>                          : 1;
<a name="l04233"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a5a8194678c7f45c85749b49d2717cc07">04233</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a5a8194678c7f45c85749b49d2717cc07">dpi</a>                          : 1;
<a name="l04234"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a48b6aa0bd592cea319a33cb22353cf05">04234</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a48b6aa0bd592cea319a33cb22353cf05">reserved_34_39</a>               : 6;
<a name="l04235"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a842b63699cde0731bb0baffa687bfe3c">04235</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a842b63699cde0731bb0baffa687bfe3c">dfa</a>                          : 1;
<a name="l04236"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a2e88cff1d53cea7407c258bb683ef39d">04236</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a2e88cff1d53cea7407c258bb683ef39d">reserved_41_47</a>               : 7;
<a name="l04237"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a6e3ea422d2618fb016fe35854faad35a">04237</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a6e3ea422d2618fb016fe35854faad35a">l2c</a>                          : 1;
<a name="l04238"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab812f377cef9497766bb055aa61e6f9a">04238</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#ab812f377cef9497766bb055aa61e6f9a">reserved_49_51</a>               : 3;
<a name="l04239"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aada796152b8ad33a3310929977cc5875">04239</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#aada796152b8ad33a3310929977cc5875">trace</a>                        : 4;
<a name="l04240"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1b0e2b914d81aa88677b46608b4e1786">04240</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1c_1_1cvmx__ciu2__en__ppx__ip2__rml__w1c__cn68xxp1.html#a1b0e2b914d81aa88677b46608b4e1786">reserved_56_63</a>               : 8;
<a name="l04241"></a>04241 <span class="preprocessor">#endif</span>
<a name="l04242"></a>04242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html#af01ed418bc3aff83c3b449be7ce1f502">cn68xxp1</a>;
<a name="l04243"></a>04243 };
<a name="l04244"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a48a3688a48dc39741d7347a07444d053">04244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1c">cvmx_ciu2_en_ppx_ip2_rml_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1c">cvmx_ciu2_en_ppx_ip2_rml_w1c_t</a>;
<a name="l04245"></a>04245 <span class="comment"></span>
<a name="l04246"></a>04246 <span class="comment">/**</span>
<a name="l04247"></a>04247 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_rml_w1s</span>
<a name="l04248"></a>04248 <span class="comment"> */</span>
<a name="l04249"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html">04249</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1s">cvmx_ciu2_en_ppx_ip2_rml_w1s</a> {
<a name="l04250"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#a9572a9a4414524ccbc348208a17b37c6">04250</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#a9572a9a4414524ccbc348208a17b37c6">u64</a>;
<a name="l04251"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html">04251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip2_rml_w1s_s</a> {
<a name="l04252"></a>04252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04253"></a>04253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a6e4c84d2d539b654bb92fcc464cfe0da">reserved_56_63</a>               : 8;
<a name="l04254"></a>04254     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a12d147cf60364a66cbd42bb7f529ed07">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l04255"></a>04255     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aadefbdd18474d65ac56f2e25d80202b3">reserved_49_51</a>               : 3;
<a name="l04256"></a>04256     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#af51f6d7cbc2b94cb71c8050b2feaba4f">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l04257"></a>04257     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a78d677883e325e690f61d510e46a50a3">reserved_41_47</a>               : 7;
<a name="l04258"></a>04258     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0e4ca83229fe85d26d1657884176fa38">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l04259"></a>04259     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0c6dd656cc107354ac52d068e799719b">reserved_37_39</a>               : 3;
<a name="l04260"></a>04260     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afe76ad874bd29ebc48551f3fdc108853">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l04261"></a>04261     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5ec030001fb0f900c693a26097bc6356">reserved_34_35</a>               : 2;
<a name="l04262"></a>04262     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a64f745eb1fe1c347a1a8bb3c95b7f3af">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l04263"></a>04263     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aa4bfdacd1ad33c83f6033e0aba6a47ab">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l04264"></a>04264     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a50236720383dc1a845d657ee2330f793">reserved_31_31</a>               : 1;
<a name="l04265"></a>04265     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5da3d06391fd6cbaba8db3ddbefe7ad7">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l04266"></a>04266     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aecbe649cfdfc91c5cd1a827b07d7eab6">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l04267"></a>04267     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ac9f100c28a50bc5eb281ef0cf1c6b980">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l04268"></a>04268     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a20b519095d789ddbd2f30a6812151fd3">reserved_25_27</a>               : 3;
<a name="l04269"></a>04269     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5dc947f2e3e1658515a21342a6e0206f">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l04270"></a>04270     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a99e73871cbddb219367fca497b7b636d">reserved_17_23</a>               : 7;
<a name="l04271"></a>04271     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ade8535e44dd5119c46d7490d767989b3">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l04272"></a>04272     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ad7b254dd55d7d5136d6125bfd88e7b34">reserved_8_15</a>                : 8;
<a name="l04273"></a>04273     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#acdae51de0686cf1366d933295572eaa3">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l04274"></a>04274     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a227e3770d3dafa7c0f321561d5d16db4">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l04275"></a>04275     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a7cdbc3fa34296cc2be411ef610710e39">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l04276"></a>04276     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae49a66968b82054da10dc6a7fd87dc02">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l04277"></a>04277     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afa47059834679f89cd768ac6c0d72f36">reserved_1_3</a>                 : 3;
<a name="l04278"></a>04278     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae241b2d215de44df4589f69e42f4992a">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l04279"></a>04279 <span class="preprocessor">#else</span>
<a name="l04280"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae241b2d215de44df4589f69e42f4992a">04280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae241b2d215de44df4589f69e42f4992a">iob</a>                          : 1;
<a name="l04281"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afa47059834679f89cd768ac6c0d72f36">04281</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afa47059834679f89cd768ac6c0d72f36">reserved_1_3</a>                 : 3;
<a name="l04282"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae49a66968b82054da10dc6a7fd87dc02">04282</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ae49a66968b82054da10dc6a7fd87dc02">fpa</a>                          : 1;
<a name="l04283"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a7cdbc3fa34296cc2be411ef610710e39">04283</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a7cdbc3fa34296cc2be411ef610710e39">ipd</a>                          : 1;
<a name="l04284"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a227e3770d3dafa7c0f321561d5d16db4">04284</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a227e3770d3dafa7c0f321561d5d16db4">pip</a>                          : 1;
<a name="l04285"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#acdae51de0686cf1366d933295572eaa3">04285</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#acdae51de0686cf1366d933295572eaa3">pko</a>                          : 1;
<a name="l04286"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ad7b254dd55d7d5136d6125bfd88e7b34">04286</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ad7b254dd55d7d5136d6125bfd88e7b34">reserved_8_15</a>                : 8;
<a name="l04287"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ade8535e44dd5119c46d7490d767989b3">04287</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ade8535e44dd5119c46d7490d767989b3">sso</a>                          : 1;
<a name="l04288"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a99e73871cbddb219367fca497b7b636d">04288</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a99e73871cbddb219367fca497b7b636d">reserved_17_23</a>               : 7;
<a name="l04289"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5dc947f2e3e1658515a21342a6e0206f">04289</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5dc947f2e3e1658515a21342a6e0206f">zip</a>                          : 1;
<a name="l04290"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a20b519095d789ddbd2f30a6812151fd3">04290</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a20b519095d789ddbd2f30a6812151fd3">reserved_25_27</a>               : 3;
<a name="l04291"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ac9f100c28a50bc5eb281ef0cf1c6b980">04291</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#ac9f100c28a50bc5eb281ef0cf1c6b980">tim</a>                          : 1;
<a name="l04292"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aecbe649cfdfc91c5cd1a827b07d7eab6">04292</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aecbe649cfdfc91c5cd1a827b07d7eab6">rad</a>                          : 1;
<a name="l04293"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5da3d06391fd6cbaba8db3ddbefe7ad7">04293</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5da3d06391fd6cbaba8db3ddbefe7ad7">key</a>                          : 1;
<a name="l04294"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a50236720383dc1a845d657ee2330f793">04294</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a50236720383dc1a845d657ee2330f793">reserved_31_31</a>               : 1;
<a name="l04295"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aa4bfdacd1ad33c83f6033e0aba6a47ab">04295</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aa4bfdacd1ad33c83f6033e0aba6a47ab">sli</a>                          : 1;
<a name="l04296"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a64f745eb1fe1c347a1a8bb3c95b7f3af">04296</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a64f745eb1fe1c347a1a8bb3c95b7f3af">dpi</a>                          : 1;
<a name="l04297"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5ec030001fb0f900c693a26097bc6356">04297</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a5ec030001fb0f900c693a26097bc6356">reserved_34_35</a>               : 2;
<a name="l04298"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afe76ad874bd29ebc48551f3fdc108853">04298</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#afe76ad874bd29ebc48551f3fdc108853">dpi_dma</a>                      : 1;
<a name="l04299"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0c6dd656cc107354ac52d068e799719b">04299</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0c6dd656cc107354ac52d068e799719b">reserved_37_39</a>               : 3;
<a name="l04300"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0e4ca83229fe85d26d1657884176fa38">04300</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a0e4ca83229fe85d26d1657884176fa38">dfa</a>                          : 1;
<a name="l04301"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a78d677883e325e690f61d510e46a50a3">04301</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a78d677883e325e690f61d510e46a50a3">reserved_41_47</a>               : 7;
<a name="l04302"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#af51f6d7cbc2b94cb71c8050b2feaba4f">04302</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#af51f6d7cbc2b94cb71c8050b2feaba4f">l2c</a>                          : 1;
<a name="l04303"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aadefbdd18474d65ac56f2e25d80202b3">04303</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#aadefbdd18474d65ac56f2e25d80202b3">reserved_49_51</a>               : 3;
<a name="l04304"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a12d147cf60364a66cbd42bb7f529ed07">04304</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a12d147cf60364a66cbd42bb7f529ed07">trace</a>                        : 4;
<a name="l04305"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a6e4c84d2d539b654bb92fcc464cfe0da">04305</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html#a6e4c84d2d539b654bb92fcc464cfe0da">reserved_56_63</a>               : 8;
<a name="l04306"></a>04306 <span class="preprocessor">#endif</span>
<a name="l04307"></a>04307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#aa3b055a49d9712ad8bf63625a13cf9bf">s</a>;
<a name="l04308"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#aae7bbb48bdfe0c42efaafb8bc179b91a">04308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip2_rml_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#aae7bbb48bdfe0c42efaafb8bc179b91a">cn68xx</a>;
<a name="l04309"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html">04309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip2_rml_w1s_cn68xxp1</a> {
<a name="l04310"></a>04310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04311"></a>04311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a420179ae334600fb76dde8e77ce38a6e">reserved_56_63</a>               : 8;
<a name="l04312"></a>04312     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a9fe8ca3a7476ffbd813380f15fabf68a">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l04313"></a>04313     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a7beb1c35a5eedfddb3dec49c3d14f954">reserved_49_51</a>               : 3;
<a name="l04314"></a>04314     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa9faff1f389937a009dc4a178e8695b6">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l04315"></a>04315     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1cb81321eb360ea016710c15bf6ea19b">reserved_41_47</a>               : 7;
<a name="l04316"></a>04316     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af4ab9d16032da6ff4703079e50a2c277">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l04317"></a>04317     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0ffd052eee17aa51b5d4d01c861aacaf">reserved_34_39</a>               : 6;
<a name="l04318"></a>04318     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa72ab32503203c5d9e3b4cf1b5e56e22">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l04319"></a>04319     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1bcf1bd9bad59d71471ba04273c844c8">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l04320"></a>04320     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4527ce9e0707aad739c819f831e2442f">reserved_31_31</a>               : 1;
<a name="l04321"></a>04321     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a265bed7161717dc93b86acae11e70888">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l04322"></a>04322     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0bbb19c47fc5ec6a7869f7f919f138e1">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l04323"></a>04323     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a293f63139ad2d940f14cdd1bcce2f329">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l04324"></a>04324     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ae9a731fb885cc1ff9a4a04880609bdb9">reserved_25_27</a>               : 3;
<a name="l04325"></a>04325     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a34e2584a91dd31f8682d35b656a7abba">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af6d2644f15df89a15be89f4bc277e5fa">reserved_17_23</a>               : 7;
<a name="l04327"></a>04327     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a73d3cd8108aebb5ef28aa876dc480c38">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab65e5ed7c7f700802de3b8cfe207dbd5">reserved_8_15</a>                : 8;
<a name="l04329"></a>04329     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a21ac28e0e6eb45082fb6568fbf5cdba7">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l04330"></a>04330     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#adea779a4f37e176491e78ba2c5f247b0">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l04331"></a>04331     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab47f248ebba4032a37274d64c9647351">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a79a44c35a8fa6f31742224a7b91ba278">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l04333"></a>04333     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4a92ced7213d1f7c2f68d30622a54757">reserved_1_3</a>                 : 3;
<a name="l04334"></a>04334     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ac94c9b540a8ab6689d473b45f6e14a47">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l04335"></a>04335 <span class="preprocessor">#else</span>
<a name="l04336"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ac94c9b540a8ab6689d473b45f6e14a47">04336</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ac94c9b540a8ab6689d473b45f6e14a47">iob</a>                          : 1;
<a name="l04337"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4a92ced7213d1f7c2f68d30622a54757">04337</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4a92ced7213d1f7c2f68d30622a54757">reserved_1_3</a>                 : 3;
<a name="l04338"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a79a44c35a8fa6f31742224a7b91ba278">04338</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a79a44c35a8fa6f31742224a7b91ba278">fpa</a>                          : 1;
<a name="l04339"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab47f248ebba4032a37274d64c9647351">04339</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab47f248ebba4032a37274d64c9647351">ipd</a>                          : 1;
<a name="l04340"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#adea779a4f37e176491e78ba2c5f247b0">04340</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#adea779a4f37e176491e78ba2c5f247b0">pip</a>                          : 1;
<a name="l04341"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a21ac28e0e6eb45082fb6568fbf5cdba7">04341</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a21ac28e0e6eb45082fb6568fbf5cdba7">pko</a>                          : 1;
<a name="l04342"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab65e5ed7c7f700802de3b8cfe207dbd5">04342</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ab65e5ed7c7f700802de3b8cfe207dbd5">reserved_8_15</a>                : 8;
<a name="l04343"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a73d3cd8108aebb5ef28aa876dc480c38">04343</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a73d3cd8108aebb5ef28aa876dc480c38">sso</a>                          : 1;
<a name="l04344"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af6d2644f15df89a15be89f4bc277e5fa">04344</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af6d2644f15df89a15be89f4bc277e5fa">reserved_17_23</a>               : 7;
<a name="l04345"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a34e2584a91dd31f8682d35b656a7abba">04345</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a34e2584a91dd31f8682d35b656a7abba">zip</a>                          : 1;
<a name="l04346"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ae9a731fb885cc1ff9a4a04880609bdb9">04346</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#ae9a731fb885cc1ff9a4a04880609bdb9">reserved_25_27</a>               : 3;
<a name="l04347"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a293f63139ad2d940f14cdd1bcce2f329">04347</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a293f63139ad2d940f14cdd1bcce2f329">tim</a>                          : 1;
<a name="l04348"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0bbb19c47fc5ec6a7869f7f919f138e1">04348</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0bbb19c47fc5ec6a7869f7f919f138e1">rad</a>                          : 1;
<a name="l04349"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a265bed7161717dc93b86acae11e70888">04349</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a265bed7161717dc93b86acae11e70888">key</a>                          : 1;
<a name="l04350"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4527ce9e0707aad739c819f831e2442f">04350</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a4527ce9e0707aad739c819f831e2442f">reserved_31_31</a>               : 1;
<a name="l04351"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1bcf1bd9bad59d71471ba04273c844c8">04351</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1bcf1bd9bad59d71471ba04273c844c8">sli</a>                          : 1;
<a name="l04352"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa72ab32503203c5d9e3b4cf1b5e56e22">04352</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa72ab32503203c5d9e3b4cf1b5e56e22">dpi</a>                          : 1;
<a name="l04353"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0ffd052eee17aa51b5d4d01c861aacaf">04353</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a0ffd052eee17aa51b5d4d01c861aacaf">reserved_34_39</a>               : 6;
<a name="l04354"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af4ab9d16032da6ff4703079e50a2c277">04354</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#af4ab9d16032da6ff4703079e50a2c277">dfa</a>                          : 1;
<a name="l04355"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1cb81321eb360ea016710c15bf6ea19b">04355</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a1cb81321eb360ea016710c15bf6ea19b">reserved_41_47</a>               : 7;
<a name="l04356"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa9faff1f389937a009dc4a178e8695b6">04356</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#aa9faff1f389937a009dc4a178e8695b6">l2c</a>                          : 1;
<a name="l04357"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a7beb1c35a5eedfddb3dec49c3d14f954">04357</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a7beb1c35a5eedfddb3dec49c3d14f954">reserved_49_51</a>               : 3;
<a name="l04358"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a9fe8ca3a7476ffbd813380f15fabf68a">04358</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a9fe8ca3a7476ffbd813380f15fabf68a">trace</a>                        : 4;
<a name="l04359"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a420179ae334600fb76dde8e77ce38a6e">04359</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__rml__w1s_1_1cvmx__ciu2__en__ppx__ip2__rml__w1s__cn68xxp1.html#a420179ae334600fb76dde8e77ce38a6e">reserved_56_63</a>               : 8;
<a name="l04360"></a>04360 <span class="preprocessor">#endif</span>
<a name="l04361"></a>04361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html#accc234289e49aa2b3ff1615f6c927799">cn68xxp1</a>;
<a name="l04362"></a>04362 };
<a name="l04363"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a661ab87f1e4810e8fa73b2d88776efae">04363</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1s">cvmx_ciu2_en_ppx_ip2_rml_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip2_rml_w1s">cvmx_ciu2_en_ppx_ip2_rml_w1s_t</a>;
<a name="l04364"></a>04364 <span class="comment"></span>
<a name="l04365"></a>04365 <span class="comment">/**</span>
<a name="l04366"></a>04366 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wdog</span>
<a name="l04367"></a>04367 <span class="comment"> */</span>
<a name="l04368"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html">04368</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html" title="cvmx_ciu2_en_pp::_ip2_wdog">cvmx_ciu2_en_ppx_ip2_wdog</a> {
<a name="l04369"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a9bb768c8f5b86923bff5e45ed7ea22b0">04369</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a9bb768c8f5b86923bff5e45ed7ea22b0">u64</a>;
<a name="l04370"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html">04370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html">cvmx_ciu2_en_ppx_ip2_wdog_s</a> {
<a name="l04371"></a>04371 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04372"></a>04372 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#a5cc2f35425d6f2d49fd40bc51fd68a8f">reserved_32_63</a>               : 32;
<a name="l04373"></a>04373     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#ae26993bf2350526599de1ebd4dad0dde">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupt-enable */</span>
<a name="l04374"></a>04374 <span class="preprocessor">#else</span>
<a name="l04375"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#ae26993bf2350526599de1ebd4dad0dde">04375</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#ae26993bf2350526599de1ebd4dad0dde">wdog</a>                         : 32;
<a name="l04376"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#a5cc2f35425d6f2d49fd40bc51fd68a8f">04376</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html#a5cc2f35425d6f2d49fd40bc51fd68a8f">reserved_32_63</a>               : 32;
<a name="l04377"></a>04377 <span class="preprocessor">#endif</span>
<a name="l04378"></a>04378 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a404ebfeaf0b6eba4e4ce4cb4b8b5309d">s</a>;
<a name="l04379"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a7156739feb029f57f11e54d6acfff2b7">04379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html">cvmx_ciu2_en_ppx_ip2_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a7156739feb029f57f11e54d6acfff2b7">cn68xx</a>;
<a name="l04380"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a7afb0ba5541f9c63a7612fc4591a1e59">04380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog_1_1cvmx__ciu2__en__ppx__ip2__wdog__s.html">cvmx_ciu2_en_ppx_ip2_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html#a7afb0ba5541f9c63a7612fc4591a1e59">cn68xxp1</a>;
<a name="l04381"></a>04381 };
<a name="l04382"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abf7b7e5492c99d662f2567a037fa5eac">04382</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html" title="cvmx_ciu2_en_pp::_ip2_wdog">cvmx_ciu2_en_ppx_ip2_wdog</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog.html" title="cvmx_ciu2_en_pp::_ip2_wdog">cvmx_ciu2_en_ppx_ip2_wdog_t</a>;
<a name="l04383"></a>04383 <span class="comment"></span>
<a name="l04384"></a>04384 <span class="comment">/**</span>
<a name="l04385"></a>04385 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wdog_w1c</span>
<a name="l04386"></a>04386 <span class="comment"> */</span>
<a name="l04387"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html">04387</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1c">cvmx_ciu2_en_ppx_ip2_wdog_w1c</a> {
<a name="l04388"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#a43630f8221e780cde46f96d343eeca00">04388</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#a43630f8221e780cde46f96d343eeca00">u64</a>;
<a name="l04389"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html">04389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1c_s</a> {
<a name="l04390"></a>04390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04391"></a>04391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a6afaee0697c98afda027cace932ce4b6">reserved_32_63</a>               : 32;
<a name="l04392"></a>04392     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a8588833230e6ff91c8fe7bab8cd0a605">wdog</a>                         : 32; <span class="comment">/**&lt; write 1 to clear CIU2_EN_xx_yy_WDOG */</span>
<a name="l04393"></a>04393 <span class="preprocessor">#else</span>
<a name="l04394"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a8588833230e6ff91c8fe7bab8cd0a605">04394</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a8588833230e6ff91c8fe7bab8cd0a605">wdog</a>                         : 32;
<a name="l04395"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a6afaee0697c98afda027cace932ce4b6">04395</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html#a6afaee0697c98afda027cace932ce4b6">reserved_32_63</a>               : 32;
<a name="l04396"></a>04396 <span class="preprocessor">#endif</span>
<a name="l04397"></a>04397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#ac10612fcfab19f539c424059ec0680b7">s</a>;
<a name="l04398"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#aeabaec783aeef841fceab352941df591">04398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#aeabaec783aeef841fceab352941df591">cn68xx</a>;
<a name="l04399"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#ac4b4738f5f15d904b8e858ab3950c38d">04399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html#ac4b4738f5f15d904b8e858ab3950c38d">cn68xxp1</a>;
<a name="l04400"></a>04400 };
<a name="l04401"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac76326db7ad78aba3343e110bbddf4ef">04401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1c">cvmx_ciu2_en_ppx_ip2_wdog_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1c">cvmx_ciu2_en_ppx_ip2_wdog_w1c_t</a>;
<a name="l04402"></a>04402 <span class="comment"></span>
<a name="l04403"></a>04403 <span class="comment">/**</span>
<a name="l04404"></a>04404 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wdog_w1s</span>
<a name="l04405"></a>04405 <span class="comment"> */</span>
<a name="l04406"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html">04406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1s">cvmx_ciu2_en_ppx_ip2_wdog_w1s</a> {
<a name="l04407"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#a2aae494e7ff4393ec5e292599cce840c">04407</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#a2aae494e7ff4393ec5e292599cce840c">u64</a>;
<a name="l04408"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html">04408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1s_s</a> {
<a name="l04409"></a>04409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04410"></a>04410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a21c35b8131aea6c0bf696545f6c98cc1">reserved_32_63</a>               : 32;
<a name="l04411"></a>04411     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a59434402ca70493f323cb69a0ce7b42b">wdog</a>                         : 32; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WDOG[WDOG] */</span>
<a name="l04412"></a>04412 <span class="preprocessor">#else</span>
<a name="l04413"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a59434402ca70493f323cb69a0ce7b42b">04413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a59434402ca70493f323cb69a0ce7b42b">wdog</a>                         : 32;
<a name="l04414"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a21c35b8131aea6c0bf696545f6c98cc1">04414</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html#a21c35b8131aea6c0bf696545f6c98cc1">reserved_32_63</a>               : 32;
<a name="l04415"></a>04415 <span class="preprocessor">#endif</span>
<a name="l04416"></a>04416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#a959a98d925213e1fbc1970a217ff1237">s</a>;
<a name="l04417"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#afee86b08968e81b7ecf4ee188de259b4">04417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#afee86b08968e81b7ecf4ee188de259b4">cn68xx</a>;
<a name="l04418"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#a08b0bfb12e7ff49363faa85117b3eab7">04418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip2__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html#a08b0bfb12e7ff49363faa85117b3eab7">cn68xxp1</a>;
<a name="l04419"></a>04419 };
<a name="l04420"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7401ef6dcb422d7c03d23338330afa88">04420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1s">cvmx_ciu2_en_ppx_ip2_wdog_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wdog_w1s">cvmx_ciu2_en_ppx_ip2_wdog_w1s_t</a>;
<a name="l04421"></a>04421 <span class="comment"></span>
<a name="l04422"></a>04422 <span class="comment">/**</span>
<a name="l04423"></a>04423 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wrkq</span>
<a name="l04424"></a>04424 <span class="comment"> */</span>
<a name="l04425"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html">04425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html" title="cvmx_ciu2_en_pp::_ip2_wrkq">cvmx_ciu2_en_ppx_ip2_wrkq</a> {
<a name="l04426"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a466ba213c25b6a2593c15a7449286ed5">04426</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a466ba213c25b6a2593c15a7449286ed5">u64</a>;
<a name="l04427"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html">04427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_s</a> {
<a name="l04428"></a>04428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04429"></a>04429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html#aac4053f1e47338a5b2554e08faaf3646">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupt-enable */</span>
<a name="l04430"></a>04430 <span class="preprocessor">#else</span>
<a name="l04431"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html#aac4053f1e47338a5b2554e08faaf3646">04431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html#aac4053f1e47338a5b2554e08faaf3646">workq</a>                        : 64;
<a name="l04432"></a>04432 <span class="preprocessor">#endif</span>
<a name="l04433"></a>04433 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a44f9b77719a7d1cf4183b77c447f60e3">s</a>;
<a name="l04434"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a6ec52e25409edb55b009bc598d80021f">04434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a6ec52e25409edb55b009bc598d80021f">cn68xx</a>;
<a name="l04435"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a712ea1f169dd26026a46bf1815b633a7">04435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq_1_1cvmx__ciu2__en__ppx__ip2__wrkq__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html#a712ea1f169dd26026a46bf1815b633a7">cn68xxp1</a>;
<a name="l04436"></a>04436 };
<a name="l04437"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aecff76c939365f90e8897cb5008d80fd">04437</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html" title="cvmx_ciu2_en_pp::_ip2_wrkq">cvmx_ciu2_en_ppx_ip2_wrkq</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq.html" title="cvmx_ciu2_en_pp::_ip2_wrkq">cvmx_ciu2_en_ppx_ip2_wrkq_t</a>;
<a name="l04438"></a>04438 <span class="comment"></span>
<a name="l04439"></a>04439 <span class="comment">/**</span>
<a name="l04440"></a>04440 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wrkq_w1c</span>
<a name="l04441"></a>04441 <span class="comment"> */</span>
<a name="l04442"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html">04442</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1c">cvmx_ciu2_en_ppx_ip2_wrkq_w1c</a> {
<a name="l04443"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#a13c15c5d962fe869fa1154b17d08d9e8">04443</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#a13c15c5d962fe869fa1154b17d08d9e8">u64</a>;
<a name="l04444"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html">04444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1c_s</a> {
<a name="l04445"></a>04445 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04446"></a>04446 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html#aa692b89edd3e51cc4e43e2b7bb36bd1d">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l04447"></a>04447 <span class="comment">                                                         For W1C bits, write 1 to clear the corresponding</span>
<a name="l04448"></a>04448 <span class="comment">                                                         CIU2_EN_xx_yy_WRKQ,write 0 to retain previous value */</span>
<a name="l04449"></a>04449 <span class="preprocessor">#else</span>
<a name="l04450"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html#aa692b89edd3e51cc4e43e2b7bb36bd1d">04450</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html#aa692b89edd3e51cc4e43e2b7bb36bd1d">workq</a>                        : 64;
<a name="l04451"></a>04451 <span class="preprocessor">#endif</span>
<a name="l04452"></a>04452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#afa63f42a3c753be0ae7f64698f221d60">s</a>;
<a name="l04453"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#ae93e34fd77242d580236d7e86e171b12">04453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#ae93e34fd77242d580236d7e86e171b12">cn68xx</a>;
<a name="l04454"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#a98b2a5b41514208eb06a84560abb94e5">04454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html#a98b2a5b41514208eb06a84560abb94e5">cn68xxp1</a>;
<a name="l04455"></a>04455 };
<a name="l04456"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0364749320b35e42082f12feb1a2e959">04456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1c">cvmx_ciu2_en_ppx_ip2_wrkq_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1c">cvmx_ciu2_en_ppx_ip2_wrkq_w1c_t</a>;
<a name="l04457"></a>04457 <span class="comment"></span>
<a name="l04458"></a>04458 <span class="comment">/**</span>
<a name="l04459"></a>04459 <span class="comment"> * cvmx_ciu2_en_pp#_ip2_wrkq_w1s</span>
<a name="l04460"></a>04460 <span class="comment"> */</span>
<a name="l04461"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html">04461</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1s">cvmx_ciu2_en_ppx_ip2_wrkq_w1s</a> {
<a name="l04462"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#ab18090c59183c9fa64c38d000c9e49fc">04462</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#ab18090c59183c9fa64c38d000c9e49fc">u64</a>;
<a name="l04463"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html">04463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1s_s</a> {
<a name="l04464"></a>04464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04465"></a>04465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html#a2e8d04e9b93aa948adae3ad8c3e5be39">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l04466"></a>04466 <span class="comment">                                                         1 bit/group. For all W1S bits, write 1 to enable</span>
<a name="l04467"></a>04467 <span class="comment">                                                         corresponding CIU2_EN_xx_yy_WRKQ[WORKQ] bit,</span>
<a name="l04468"></a>04468 <span class="comment">                                                         writing 0 to retain previous value. */</span>
<a name="l04469"></a>04469 <span class="preprocessor">#else</span>
<a name="l04470"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html#a2e8d04e9b93aa948adae3ad8c3e5be39">04470</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html#a2e8d04e9b93aa948adae3ad8c3e5be39">workq</a>                        : 64;
<a name="l04471"></a>04471 <span class="preprocessor">#endif</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#aa20b6a0fcaf32aa753b8b31983513a94">s</a>;
<a name="l04473"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#a0a61ddecc49dd063e97dab34c1c39a61">04473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#a0a61ddecc49dd063e97dab34c1c39a61">cn68xx</a>;
<a name="l04474"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#a97e8addf7cc49cb5468b4561224d30c8">04474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip2__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip2__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip2_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html#a97e8addf7cc49cb5468b4561224d30c8">cn68xxp1</a>;
<a name="l04475"></a>04475 };
<a name="l04476"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8b195156da55c413d5ff259f5c4a99c0">04476</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1s">cvmx_ciu2_en_ppx_ip2_wrkq_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip2__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip2_wrkq_w1s">cvmx_ciu2_en_ppx_ip2_wrkq_w1s_t</a>;
<a name="l04477"></a>04477 <span class="comment"></span>
<a name="l04478"></a>04478 <span class="comment">/**</span>
<a name="l04479"></a>04479 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_gpio</span>
<a name="l04480"></a>04480 <span class="comment"> */</span>
<a name="l04481"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html">04481</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html" title="cvmx_ciu2_en_pp::_ip3_gpio">cvmx_ciu2_en_ppx_ip3_gpio</a> {
<a name="l04482"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#abb651dd237d74c493f88c650b731e6a5">04482</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#abb651dd237d74c493f88c650b731e6a5">u64</a>;
<a name="l04483"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html">04483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html">cvmx_ciu2_en_ppx_ip3_gpio_s</a> {
<a name="l04484"></a>04484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04485"></a>04485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#ab69f7acad3c11af589386b63d0dcd4c6">reserved_16_63</a>               : 48;
<a name="l04486"></a>04486     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#a7fe1d77d8cc10303341d62bc82e609e0">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt-enable */</span>
<a name="l04487"></a>04487 <span class="preprocessor">#else</span>
<a name="l04488"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#a7fe1d77d8cc10303341d62bc82e609e0">04488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#a7fe1d77d8cc10303341d62bc82e609e0">gpio</a>                         : 16;
<a name="l04489"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#ab69f7acad3c11af589386b63d0dcd4c6">04489</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html#ab69f7acad3c11af589386b63d0dcd4c6">reserved_16_63</a>               : 48;
<a name="l04490"></a>04490 <span class="preprocessor">#endif</span>
<a name="l04491"></a>04491 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#a452f2a988f6bd6d1dcc6dd4dad8c8684">s</a>;
<a name="l04492"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#a993ebd004ee8a3d7306d594012f780c7">04492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html">cvmx_ciu2_en_ppx_ip3_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#a993ebd004ee8a3d7306d594012f780c7">cn68xx</a>;
<a name="l04493"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#a5b14c9adab066c52c6683891a0719b4e">04493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio_1_1cvmx__ciu2__en__ppx__ip3__gpio__s.html">cvmx_ciu2_en_ppx_ip3_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html#a5b14c9adab066c52c6683891a0719b4e">cn68xxp1</a>;
<a name="l04494"></a>04494 };
<a name="l04495"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae2c5d89779928f6e55a5040ac1b50045">04495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html" title="cvmx_ciu2_en_pp::_ip3_gpio">cvmx_ciu2_en_ppx_ip3_gpio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio.html" title="cvmx_ciu2_en_pp::_ip3_gpio">cvmx_ciu2_en_ppx_ip3_gpio_t</a>;
<a name="l04496"></a>04496 <span class="comment"></span>
<a name="l04497"></a>04497 <span class="comment">/**</span>
<a name="l04498"></a>04498 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_gpio_w1c</span>
<a name="l04499"></a>04499 <span class="comment"> */</span>
<a name="l04500"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html">04500</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1c">cvmx_ciu2_en_ppx_ip3_gpio_w1c</a> {
<a name="l04501"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#a2996168fcb0cf6f8ba1ff6803b7d9977">04501</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#a2996168fcb0cf6f8ba1ff6803b7d9977">u64</a>;
<a name="l04502"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html">04502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1c_s</a> {
<a name="l04503"></a>04503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04504"></a>04504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a72d6c67a5e1db05384777ef8104f060f">reserved_16_63</a>               : 48;
<a name="l04505"></a>04505     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a28199eaa1cc26e557ab6ce11418a0cdf">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_GPIO[GPIO] */</span>
<a name="l04506"></a>04506 <span class="preprocessor">#else</span>
<a name="l04507"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a28199eaa1cc26e557ab6ce11418a0cdf">04507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a28199eaa1cc26e557ab6ce11418a0cdf">gpio</a>                         : 16;
<a name="l04508"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a72d6c67a5e1db05384777ef8104f060f">04508</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html#a72d6c67a5e1db05384777ef8104f060f">reserved_16_63</a>               : 48;
<a name="l04509"></a>04509 <span class="preprocessor">#endif</span>
<a name="l04510"></a>04510 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#a11adba7a5d45ae6c3cbeaf9a907d66f3">s</a>;
<a name="l04511"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#a4e7b41899ecdbafd91ecac93c01dfb13">04511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#a4e7b41899ecdbafd91ecac93c01dfb13">cn68xx</a>;
<a name="l04512"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#ab3d7a119213636fd94b5d4cf37d5e2d0">04512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html#ab3d7a119213636fd94b5d4cf37d5e2d0">cn68xxp1</a>;
<a name="l04513"></a>04513 };
<a name="l04514"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5e6523d723885da8803eab8c2981cb2b">04514</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1c">cvmx_ciu2_en_ppx_ip3_gpio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1c">cvmx_ciu2_en_ppx_ip3_gpio_w1c_t</a>;
<a name="l04515"></a>04515 <span class="comment"></span>
<a name="l04516"></a>04516 <span class="comment">/**</span>
<a name="l04517"></a>04517 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_gpio_w1s</span>
<a name="l04518"></a>04518 <span class="comment"> */</span>
<a name="l04519"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html">04519</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1s">cvmx_ciu2_en_ppx_ip3_gpio_w1s</a> {
<a name="l04520"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#abfa8fef10ccf609957523103433ddc22">04520</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#abfa8fef10ccf609957523103433ddc22">u64</a>;
<a name="l04521"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html">04521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1s_s</a> {
<a name="l04522"></a>04522 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04523"></a>04523 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#a0bc296bf3b82d3630b584ecc9b3b0a90">reserved_16_63</a>               : 48;
<a name="l04524"></a>04524     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#abb984a45f91d7a84021c097710fb7fd5">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enable,write 1 to enable CIU2_EN */</span>
<a name="l04525"></a>04525 <span class="preprocessor">#else</span>
<a name="l04526"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#abb984a45f91d7a84021c097710fb7fd5">04526</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#abb984a45f91d7a84021c097710fb7fd5">gpio</a>                         : 16;
<a name="l04527"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#a0bc296bf3b82d3630b584ecc9b3b0a90">04527</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html#a0bc296bf3b82d3630b584ecc9b3b0a90">reserved_16_63</a>               : 48;
<a name="l04528"></a>04528 <span class="preprocessor">#endif</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#abfbc36c283befaceebbb5ebcee28b004">s</a>;
<a name="l04530"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#a1425aad1ceb2aa6476e8f5b8c728a843">04530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#a1425aad1ceb2aa6476e8f5b8c728a843">cn68xx</a>;
<a name="l04531"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#a120e82e02aa2646511f921fbd803665a">04531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip3__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html#a120e82e02aa2646511f921fbd803665a">cn68xxp1</a>;
<a name="l04532"></a>04532 };
<a name="l04533"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae918570dad8af02d7af9c79c6234b003">04533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1s">cvmx_ciu2_en_ppx_ip3_gpio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_gpio_w1s">cvmx_ciu2_en_ppx_ip3_gpio_w1s_t</a>;
<a name="l04534"></a>04534 <span class="comment"></span>
<a name="l04535"></a>04535 <span class="comment">/**</span>
<a name="l04536"></a>04536 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_io</span>
<a name="l04537"></a>04537 <span class="comment"> */</span>
<a name="l04538"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html">04538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html" title="cvmx_ciu2_en_pp::_ip3_io">cvmx_ciu2_en_ppx_ip3_io</a> {
<a name="l04539"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a28c1a70914f41fe0d9a0f9e980ae3e8d">04539</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a28c1a70914f41fe0d9a0f9e980ae3e8d">u64</a>;
<a name="l04540"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html">04540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html">cvmx_ciu2_en_ppx_ip3_io_s</a> {
<a name="l04541"></a>04541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04542"></a>04542 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5d222841e2c720b4813a7b5ac1ef1ff6">reserved_34_63</a>               : 30;
<a name="l04543"></a>04543     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af3f07748d3dfc5b68957b10fdc097fc2">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt-enable */</span>
<a name="l04544"></a>04544     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa60a41767eace839fa810e6bc85f3c3e">reserved_18_31</a>               : 14;
<a name="l04545"></a>04545     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5475aca330936cdd21eefa51ef8e9a52">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA interrupt-enable */</span>
<a name="l04546"></a>04546     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a778729bf93e37a637c1fe160c04b2814">reserved_13_15</a>               : 3;
<a name="l04547"></a>04547     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#acb27f3c373ff5529e9923dafe98e5b06">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit interrupt-enable</span>
<a name="l04548"></a>04548 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l04549"></a>04549     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a29de9d5f1c28e258349d4d7461231e2e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI  interrupt-enable */</span>
<a name="l04550"></a>04550     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af66f51b6da2b321e7f5b387752def469">reserved_4_7</a>                 : 4;
<a name="l04551"></a>04551     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa451768c370a2e3aa9d1fce5ac01e43d">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt-enable */</span>
<a name="l04552"></a>04552 <span class="preprocessor">#else</span>
<a name="l04553"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa451768c370a2e3aa9d1fce5ac01e43d">04553</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa451768c370a2e3aa9d1fce5ac01e43d">pci_intr</a>                     : 4;
<a name="l04554"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af66f51b6da2b321e7f5b387752def469">04554</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af66f51b6da2b321e7f5b387752def469">reserved_4_7</a>                 : 4;
<a name="l04555"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a29de9d5f1c28e258349d4d7461231e2e">04555</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a29de9d5f1c28e258349d4d7461231e2e">pci_msi</a>                      : 4;
<a name="l04556"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#acb27f3c373ff5529e9923dafe98e5b06">04556</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#acb27f3c373ff5529e9923dafe98e5b06">msired</a>                       : 1;
<a name="l04557"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a778729bf93e37a637c1fe160c04b2814">04557</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a778729bf93e37a637c1fe160c04b2814">reserved_13_15</a>               : 3;
<a name="l04558"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5475aca330936cdd21eefa51ef8e9a52">04558</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5475aca330936cdd21eefa51ef8e9a52">pci_inta</a>                     : 2;
<a name="l04559"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa60a41767eace839fa810e6bc85f3c3e">04559</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#aa60a41767eace839fa810e6bc85f3c3e">reserved_18_31</a>               : 14;
<a name="l04560"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af3f07748d3dfc5b68957b10fdc097fc2">04560</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#af3f07748d3dfc5b68957b10fdc097fc2">pem</a>                          : 2;
<a name="l04561"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5d222841e2c720b4813a7b5ac1ef1ff6">04561</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html#a5d222841e2c720b4813a7b5ac1ef1ff6">reserved_34_63</a>               : 30;
<a name="l04562"></a>04562 <span class="preprocessor">#endif</span>
<a name="l04563"></a>04563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a7566f476835592208745a6eef3d9c120">s</a>;
<a name="l04564"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a0b761c0ac0668c3da2beba18c8d9f54a">04564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html">cvmx_ciu2_en_ppx_ip3_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a0b761c0ac0668c3da2beba18c8d9f54a">cn68xx</a>;
<a name="l04565"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a1ef9f55b9df21368afb3e3ea83aafb06">04565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io_1_1cvmx__ciu2__en__ppx__ip3__io__s.html">cvmx_ciu2_en_ppx_ip3_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html#a1ef9f55b9df21368afb3e3ea83aafb06">cn68xxp1</a>;
<a name="l04566"></a>04566 };
<a name="l04567"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0c2d0f9a78351aae9ffdc2f0a1886175">04567</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html" title="cvmx_ciu2_en_pp::_ip3_io">cvmx_ciu2_en_ppx_ip3_io</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io.html" title="cvmx_ciu2_en_pp::_ip3_io">cvmx_ciu2_en_ppx_ip3_io_t</a>;
<a name="l04568"></a>04568 <span class="comment"></span>
<a name="l04569"></a>04569 <span class="comment">/**</span>
<a name="l04570"></a>04570 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_io_w1c</span>
<a name="l04571"></a>04571 <span class="comment"> */</span>
<a name="l04572"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html">04572</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html" title="cvmx_ciu2_en_pp::_ip3_io_w1c">cvmx_ciu2_en_ppx_ip3_io_w1c</a> {
<a name="l04573"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#a19b65e064354e3b689eabf051a9485d8">04573</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#a19b65e064354e3b689eabf051a9485d8">u64</a>;
<a name="l04574"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html">04574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html">cvmx_ciu2_en_ppx_ip3_io_w1c_s</a> {
<a name="l04575"></a>04575 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04576"></a>04576 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a04051adb4533619cd3a233c03fa2100c">reserved_34_63</a>               : 30;
<a name="l04577"></a>04577     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a5289a118fe8f5294243f90340e5b7fcc">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l04578"></a>04578     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a63c8b784edc1d9f11a75e598099de45d">reserved_18_31</a>               : 14;
<a name="l04579"></a>04579     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e242a9d36947a7309c08660e0744079">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l04580"></a>04580     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a218c743bc452ca5285bae557e09af65f">reserved_13_15</a>               : 3;
<a name="l04581"></a>04581     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7959cf092a7555346a8e049812dfc736">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l04582"></a>04582 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l04583"></a>04583     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a715b386bfc769f9d102489e0ee4098af">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l04584"></a>04584     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e83a2e83250b26fd46b1531f3da8950">reserved_4_7</a>                 : 4;
<a name="l04585"></a>04585     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#ad98d4351561326413276839e0a8efc54">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l04586"></a>04586 <span class="preprocessor">#else</span>
<a name="l04587"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#ad98d4351561326413276839e0a8efc54">04587</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#ad98d4351561326413276839e0a8efc54">pci_intr</a>                     : 4;
<a name="l04588"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e83a2e83250b26fd46b1531f3da8950">04588</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e83a2e83250b26fd46b1531f3da8950">reserved_4_7</a>                 : 4;
<a name="l04589"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a715b386bfc769f9d102489e0ee4098af">04589</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a715b386bfc769f9d102489e0ee4098af">pci_msi</a>                      : 4;
<a name="l04590"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7959cf092a7555346a8e049812dfc736">04590</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7959cf092a7555346a8e049812dfc736">msired</a>                       : 1;
<a name="l04591"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a218c743bc452ca5285bae557e09af65f">04591</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a218c743bc452ca5285bae557e09af65f">reserved_13_15</a>               : 3;
<a name="l04592"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e242a9d36947a7309c08660e0744079">04592</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a7e242a9d36947a7309c08660e0744079">pci_inta</a>                     : 2;
<a name="l04593"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a63c8b784edc1d9f11a75e598099de45d">04593</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a63c8b784edc1d9f11a75e598099de45d">reserved_18_31</a>               : 14;
<a name="l04594"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a5289a118fe8f5294243f90340e5b7fcc">04594</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a5289a118fe8f5294243f90340e5b7fcc">pem</a>                          : 2;
<a name="l04595"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a04051adb4533619cd3a233c03fa2100c">04595</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html#a04051adb4533619cd3a233c03fa2100c">reserved_34_63</a>               : 30;
<a name="l04596"></a>04596 <span class="preprocessor">#endif</span>
<a name="l04597"></a>04597 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#a2ecc00765ad6a06e94b505ac5cdedbe7">s</a>;
<a name="l04598"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#abed9681fd40ee85e9b04f0357e29cda0">04598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html">cvmx_ciu2_en_ppx_ip3_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#abed9681fd40ee85e9b04f0357e29cda0">cn68xx</a>;
<a name="l04599"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#a52d4ec33200e07c9b6e13e3c4231efb6">04599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1c_1_1cvmx__ciu2__en__ppx__ip3__io__w1c__s.html">cvmx_ciu2_en_ppx_ip3_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html#a52d4ec33200e07c9b6e13e3c4231efb6">cn68xxp1</a>;
<a name="l04600"></a>04600 };
<a name="l04601"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae73cd9e5d98dff6eb31783882a318a2c">04601</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html" title="cvmx_ciu2_en_pp::_ip3_io_w1c">cvmx_ciu2_en_ppx_ip3_io_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1c.html" title="cvmx_ciu2_en_pp::_ip3_io_w1c">cvmx_ciu2_en_ppx_ip3_io_w1c_t</a>;
<a name="l04602"></a>04602 <span class="comment"></span>
<a name="l04603"></a>04603 <span class="comment">/**</span>
<a name="l04604"></a>04604 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_io_w1s</span>
<a name="l04605"></a>04605 <span class="comment"> */</span>
<a name="l04606"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html">04606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html" title="cvmx_ciu2_en_pp::_ip3_io_w1s">cvmx_ciu2_en_ppx_ip3_io_w1s</a> {
<a name="l04607"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a5d9d61796d2f9f76e6039e16ddd6c482">04607</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a5d9d61796d2f9f76e6039e16ddd6c482">u64</a>;
<a name="l04608"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html">04608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html">cvmx_ciu2_en_ppx_ip3_io_w1s_s</a> {
<a name="l04609"></a>04609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04610"></a>04610 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#acd7d6b0b29ad382dfdb3300b906ebb0d">reserved_34_63</a>               : 30;
<a name="l04611"></a>04611     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#afb12b44678392e43fbb49a35a47d21d6">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l04612"></a>04612     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a96f89bc2fcdc763a3b0d908ca27cfbea">reserved_18_31</a>               : 14;
<a name="l04613"></a>04613     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#af817e5aed9c184dd49048c19afb7c945">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l04614"></a>04614     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab8b86787e68a5eb46f62b4874bc8f392">reserved_13_15</a>               : 3;
<a name="l04615"></a>04615     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab7943d345afec56c78c5f79f1face95d">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l04616"></a>04616 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l04617"></a>04617     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a5fd7ed2b58630fd7a5e1de532428e59c">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l04618"></a>04618     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a00e55bb92026e6f528fdebd82d4f559d">reserved_4_7</a>                 : 4;
<a name="l04619"></a>04619     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a8f1959b99086e3fc56c2a139ff5e7139">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l04620"></a>04620 <span class="preprocessor">#else</span>
<a name="l04621"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a8f1959b99086e3fc56c2a139ff5e7139">04621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a8f1959b99086e3fc56c2a139ff5e7139">pci_intr</a>                     : 4;
<a name="l04622"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a00e55bb92026e6f528fdebd82d4f559d">04622</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a00e55bb92026e6f528fdebd82d4f559d">reserved_4_7</a>                 : 4;
<a name="l04623"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a5fd7ed2b58630fd7a5e1de532428e59c">04623</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a5fd7ed2b58630fd7a5e1de532428e59c">pci_msi</a>                      : 4;
<a name="l04624"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab7943d345afec56c78c5f79f1face95d">04624</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab7943d345afec56c78c5f79f1face95d">msired</a>                       : 1;
<a name="l04625"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab8b86787e68a5eb46f62b4874bc8f392">04625</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#ab8b86787e68a5eb46f62b4874bc8f392">reserved_13_15</a>               : 3;
<a name="l04626"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#af817e5aed9c184dd49048c19afb7c945">04626</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#af817e5aed9c184dd49048c19afb7c945">pci_inta</a>                     : 2;
<a name="l04627"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a96f89bc2fcdc763a3b0d908ca27cfbea">04627</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#a96f89bc2fcdc763a3b0d908ca27cfbea">reserved_18_31</a>               : 14;
<a name="l04628"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#afb12b44678392e43fbb49a35a47d21d6">04628</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#afb12b44678392e43fbb49a35a47d21d6">pem</a>                          : 2;
<a name="l04629"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#acd7d6b0b29ad382dfdb3300b906ebb0d">04629</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html#acd7d6b0b29ad382dfdb3300b906ebb0d">reserved_34_63</a>               : 30;
<a name="l04630"></a>04630 <span class="preprocessor">#endif</span>
<a name="l04631"></a>04631 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a801fb058e1ca32cb1989e16d448d2229">s</a>;
<a name="l04632"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a94359cb12838ad8773eceb864e17fb1f">04632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html">cvmx_ciu2_en_ppx_ip3_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a94359cb12838ad8773eceb864e17fb1f">cn68xx</a>;
<a name="l04633"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a3acc35c53f2450f60189d55d6fda5ab7">04633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__io__w1s_1_1cvmx__ciu2__en__ppx__ip3__io__w1s__s.html">cvmx_ciu2_en_ppx_ip3_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html#a3acc35c53f2450f60189d55d6fda5ab7">cn68xxp1</a>;
<a name="l04634"></a>04634 };
<a name="l04635"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afeaa05fd1cc3a203595819787f8cc5ae">04635</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html" title="cvmx_ciu2_en_pp::_ip3_io_w1s">cvmx_ciu2_en_ppx_ip3_io_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__io__w1s.html" title="cvmx_ciu2_en_pp::_ip3_io_w1s">cvmx_ciu2_en_ppx_ip3_io_w1s_t</a>;
<a name="l04636"></a>04636 <span class="comment"></span>
<a name="l04637"></a>04637 <span class="comment">/**</span>
<a name="l04638"></a>04638 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mbox</span>
<a name="l04639"></a>04639 <span class="comment"> */</span>
<a name="l04640"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html">04640</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html" title="cvmx_ciu2_en_pp::_ip3_mbox">cvmx_ciu2_en_ppx_ip3_mbox</a> {
<a name="l04641"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#aee341c6025a5bfa15581eb03761455c2">04641</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#aee341c6025a5bfa15581eb03761455c2">u64</a>;
<a name="l04642"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html">04642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html">cvmx_ciu2_en_ppx_ip3_mbox_s</a> {
<a name="l04643"></a>04643 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04644"></a>04644 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#ac293c6ae0676d2a2f9204850f5715539">reserved_4_63</a>                : 60;
<a name="l04645"></a>04645     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#a71c5afed185b577fc87910904f690d36">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt-enable, use with CIU2_MBOX</span>
<a name="l04646"></a>04646 <span class="comment">                                                         to generate CIU2_SRC_xx_yy_MBOX */</span>
<a name="l04647"></a>04647 <span class="preprocessor">#else</span>
<a name="l04648"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#a71c5afed185b577fc87910904f690d36">04648</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#a71c5afed185b577fc87910904f690d36">mbox</a>                         : 4;
<a name="l04649"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#ac293c6ae0676d2a2f9204850f5715539">04649</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html#ac293c6ae0676d2a2f9204850f5715539">reserved_4_63</a>                : 60;
<a name="l04650"></a>04650 <span class="preprocessor">#endif</span>
<a name="l04651"></a>04651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#a6694e3087aa6e3656e745e9f9deaf11e">s</a>;
<a name="l04652"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#a71c3f52ce8986a26e457db945b7eaccb">04652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html">cvmx_ciu2_en_ppx_ip3_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#a71c3f52ce8986a26e457db945b7eaccb">cn68xx</a>;
<a name="l04653"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#a7dca4226937aa5964998aecc0eb4e811">04653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox_1_1cvmx__ciu2__en__ppx__ip3__mbox__s.html">cvmx_ciu2_en_ppx_ip3_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html#a7dca4226937aa5964998aecc0eb4e811">cn68xxp1</a>;
<a name="l04654"></a>04654 };
<a name="l04655"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab2bc9c1de03ee16ac6b791d8cdad48ad">04655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html" title="cvmx_ciu2_en_pp::_ip3_mbox">cvmx_ciu2_en_ppx_ip3_mbox</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox.html" title="cvmx_ciu2_en_pp::_ip3_mbox">cvmx_ciu2_en_ppx_ip3_mbox_t</a>;
<a name="l04656"></a>04656 <span class="comment"></span>
<a name="l04657"></a>04657 <span class="comment">/**</span>
<a name="l04658"></a>04658 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mbox_w1c</span>
<a name="l04659"></a>04659 <span class="comment"> */</span>
<a name="l04660"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html">04660</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1c">cvmx_ciu2_en_ppx_ip3_mbox_w1c</a> {
<a name="l04661"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#aa16f57aa52e32788f1ec114df6b8fdee">04661</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#aa16f57aa52e32788f1ec114df6b8fdee">u64</a>;
<a name="l04662"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html">04662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1c_s</a> {
<a name="l04663"></a>04663 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04664"></a>04664 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#a7d7ddabc0adc875c483365d01e6ecfa1">reserved_4_63</a>                : 60;
<a name="l04665"></a>04665     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#ab30cf2fe9e85fc8ffddddca51e5f1ed1">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l04666"></a>04666 <span class="preprocessor">#else</span>
<a name="l04667"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#ab30cf2fe9e85fc8ffddddca51e5f1ed1">04667</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#ab30cf2fe9e85fc8ffddddca51e5f1ed1">mbox</a>                         : 4;
<a name="l04668"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#a7d7ddabc0adc875c483365d01e6ecfa1">04668</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html#a7d7ddabc0adc875c483365d01e6ecfa1">reserved_4_63</a>                : 60;
<a name="l04669"></a>04669 <span class="preprocessor">#endif</span>
<a name="l04670"></a>04670 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#add3dbca833e1377184ed3f390d7a07e4">s</a>;
<a name="l04671"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#af19482106789d0fa2980940da58cf728">04671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#af19482106789d0fa2980940da58cf728">cn68xx</a>;
<a name="l04672"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#ac3dc17738f53125d59110bbc941e9ac2">04672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html#ac3dc17738f53125d59110bbc941e9ac2">cn68xxp1</a>;
<a name="l04673"></a>04673 };
<a name="l04674"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a00f765e2fb628cc0947cf56be331a89e">04674</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1c">cvmx_ciu2_en_ppx_ip3_mbox_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1c">cvmx_ciu2_en_ppx_ip3_mbox_w1c_t</a>;
<a name="l04675"></a>04675 <span class="comment"></span>
<a name="l04676"></a>04676 <span class="comment">/**</span>
<a name="l04677"></a>04677 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mbox_w1s</span>
<a name="l04678"></a>04678 <span class="comment"> */</span>
<a name="l04679"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html">04679</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1s">cvmx_ciu2_en_ppx_ip3_mbox_w1s</a> {
<a name="l04680"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#aeaddea811210825feed8ce1fb475bd69">04680</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#aeaddea811210825feed8ce1fb475bd69">u64</a>;
<a name="l04681"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html">04681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1s_s</a> {
<a name="l04682"></a>04682 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04683"></a>04683 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#ac4b8f1cfa416d542b053c2ccf8db3670">reserved_4_63</a>                : 60;
<a name="l04684"></a>04684     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#aa9aec0d3146a252e86686d4bec48c599">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l04685"></a>04685 <span class="preprocessor">#else</span>
<a name="l04686"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#aa9aec0d3146a252e86686d4bec48c599">04686</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#aa9aec0d3146a252e86686d4bec48c599">mbox</a>                         : 4;
<a name="l04687"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#ac4b8f1cfa416d542b053c2ccf8db3670">04687</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html#ac4b8f1cfa416d542b053c2ccf8db3670">reserved_4_63</a>                : 60;
<a name="l04688"></a>04688 <span class="preprocessor">#endif</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#ac7efbdc228d0a8b05f8656b215989766">s</a>;
<a name="l04690"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#af6f32359a10ea3944b7577592870ea49">04690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#af6f32359a10ea3944b7577592870ea49">cn68xx</a>;
<a name="l04691"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#a9d869e2121cffcfaca692095f7dd5f2d">04691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip3__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html#a9d869e2121cffcfaca692095f7dd5f2d">cn68xxp1</a>;
<a name="l04692"></a>04692 };
<a name="l04693"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af9a1fc0defa764d0a5144d275a4b9668">04693</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1s">cvmx_ciu2_en_ppx_ip3_mbox_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mbox_w1s">cvmx_ciu2_en_ppx_ip3_mbox_w1s_t</a>;
<a name="l04694"></a>04694 <span class="comment"></span>
<a name="l04695"></a>04695 <span class="comment">/**</span>
<a name="l04696"></a>04696 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mem</span>
<a name="l04697"></a>04697 <span class="comment"> */</span>
<a name="l04698"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html">04698</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html" title="cvmx_ciu2_en_pp::_ip3_mem">cvmx_ciu2_en_ppx_ip3_mem</a> {
<a name="l04699"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#a42d0f75c8fa256a5bb7a63cd82f4412b">04699</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#a42d0f75c8fa256a5bb7a63cd82f4412b">u64</a>;
<a name="l04700"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html">04700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html">cvmx_ciu2_en_ppx_ip3_mem_s</a> {
<a name="l04701"></a>04701 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04702"></a>04702 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a62de86371885db48fc309e4898406858">reserved_4_63</a>                : 60;
<a name="l04703"></a>04703     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a058707a85b0016482337329d1602628a">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt-enable */</span>
<a name="l04704"></a>04704 <span class="preprocessor">#else</span>
<a name="l04705"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a058707a85b0016482337329d1602628a">04705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a058707a85b0016482337329d1602628a">lmc</a>                          : 4;
<a name="l04706"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a62de86371885db48fc309e4898406858">04706</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html#a62de86371885db48fc309e4898406858">reserved_4_63</a>                : 60;
<a name="l04707"></a>04707 <span class="preprocessor">#endif</span>
<a name="l04708"></a>04708 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#a079adc0dd6e39e90003131ea39796a09">s</a>;
<a name="l04709"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#aa214c27006a958cd894c752449b8bbc4">04709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html">cvmx_ciu2_en_ppx_ip3_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#aa214c27006a958cd894c752449b8bbc4">cn68xx</a>;
<a name="l04710"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#a0a31f2c7ad443834ce2913fce3b19fa9">04710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem_1_1cvmx__ciu2__en__ppx__ip3__mem__s.html">cvmx_ciu2_en_ppx_ip3_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html#a0a31f2c7ad443834ce2913fce3b19fa9">cn68xxp1</a>;
<a name="l04711"></a>04711 };
<a name="l04712"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa0693fd547b5beb0f6c0171533ca7ccb">04712</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html" title="cvmx_ciu2_en_pp::_ip3_mem">cvmx_ciu2_en_ppx_ip3_mem</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem.html" title="cvmx_ciu2_en_pp::_ip3_mem">cvmx_ciu2_en_ppx_ip3_mem_t</a>;
<a name="l04713"></a>04713 <span class="comment"></span>
<a name="l04714"></a>04714 <span class="comment">/**</span>
<a name="l04715"></a>04715 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mem_w1c</span>
<a name="l04716"></a>04716 <span class="comment"> */</span>
<a name="l04717"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html">04717</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1c">cvmx_ciu2_en_ppx_ip3_mem_w1c</a> {
<a name="l04718"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#a5384e5ba11bf770e87740d618c1f8721">04718</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#a5384e5ba11bf770e87740d618c1f8721">u64</a>;
<a name="l04719"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html">04719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1c_s</a> {
<a name="l04720"></a>04720 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04721"></a>04721 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#a70811579bc00e5f7883f2c6f5c5cb56d">reserved_4_63</a>                : 60;
<a name="l04722"></a>04722     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#ad0557c1f20462f8cd6e0d5a3d40e40c4">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l04723"></a>04723 <span class="preprocessor">#else</span>
<a name="l04724"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#ad0557c1f20462f8cd6e0d5a3d40e40c4">04724</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#ad0557c1f20462f8cd6e0d5a3d40e40c4">lmc</a>                          : 4;
<a name="l04725"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#a70811579bc00e5f7883f2c6f5c5cb56d">04725</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html#a70811579bc00e5f7883f2c6f5c5cb56d">reserved_4_63</a>                : 60;
<a name="l04726"></a>04726 <span class="preprocessor">#endif</span>
<a name="l04727"></a>04727 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#a2160feeb9653d78e8754cf5ad92001b2">s</a>;
<a name="l04728"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#abeef6c78c850509e8d92f91a1d269a9c">04728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#abeef6c78c850509e8d92f91a1d269a9c">cn68xx</a>;
<a name="l04729"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#a038d61abb9491676114b46332d076098">04729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1c_1_1cvmx__ciu2__en__ppx__ip3__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html#a038d61abb9491676114b46332d076098">cn68xxp1</a>;
<a name="l04730"></a>04730 };
<a name="l04731"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa9c4ee325165e27908110b7f9a72d0c8">04731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1c">cvmx_ciu2_en_ppx_ip3_mem_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1c">cvmx_ciu2_en_ppx_ip3_mem_w1c_t</a>;
<a name="l04732"></a>04732 <span class="comment"></span>
<a name="l04733"></a>04733 <span class="comment">/**</span>
<a name="l04734"></a>04734 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mem_w1s</span>
<a name="l04735"></a>04735 <span class="comment"> */</span>
<a name="l04736"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html">04736</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1s">cvmx_ciu2_en_ppx_ip3_mem_w1s</a> {
<a name="l04737"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#a1a35ffd7a875883d3469e53e6b7c3097">04737</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#a1a35ffd7a875883d3469e53e6b7c3097">u64</a>;
<a name="l04738"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html">04738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1s_s</a> {
<a name="l04739"></a>04739 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04740"></a>04740 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#adde2ec52015758ba32edec2d4ff1b82f">reserved_4_63</a>                : 60;
<a name="l04741"></a>04741     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#a3a573e881c4e2671783b68d6059456c6">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l04742"></a>04742 <span class="preprocessor">#else</span>
<a name="l04743"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#a3a573e881c4e2671783b68d6059456c6">04743</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#a3a573e881c4e2671783b68d6059456c6">lmc</a>                          : 4;
<a name="l04744"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#adde2ec52015758ba32edec2d4ff1b82f">04744</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html#adde2ec52015758ba32edec2d4ff1b82f">reserved_4_63</a>                : 60;
<a name="l04745"></a>04745 <span class="preprocessor">#endif</span>
<a name="l04746"></a>04746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#ad8d316d27154cf01c9d54453789c2973">s</a>;
<a name="l04747"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#ad519758e2c5f5f2361daacfbcb540a82">04747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#ad519758e2c5f5f2361daacfbcb540a82">cn68xx</a>;
<a name="l04748"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#ada56454260c89e5c6cb6341f27643ad6">04748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mem__w1s_1_1cvmx__ciu2__en__ppx__ip3__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html#ada56454260c89e5c6cb6341f27643ad6">cn68xxp1</a>;
<a name="l04749"></a>04749 };
<a name="l04750"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3a2a21850c22efa210832ddf9f016e1c">04750</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1s">cvmx_ciu2_en_ppx_ip3_mem_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mem_w1s">cvmx_ciu2_en_ppx_ip3_mem_w1s_t</a>;
<a name="l04751"></a>04751 <span class="comment"></span>
<a name="l04752"></a>04752 <span class="comment">/**</span>
<a name="l04753"></a>04753 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mio</span>
<a name="l04754"></a>04754 <span class="comment"> */</span>
<a name="l04755"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html">04755</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html" title="cvmx_ciu2_en_pp::_ip3_mio">cvmx_ciu2_en_ppx_ip3_mio</a> {
<a name="l04756"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#ade1456c9c7e36cd933d1b5a313ebbf2d">04756</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#ade1456c9c7e36cd933d1b5a313ebbf2d">u64</a>;
<a name="l04757"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html">04757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html">cvmx_ciu2_en_ppx_ip3_mio_s</a> {
<a name="l04758"></a>04758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a615c79228e6e49876edde5a8b8a50981">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt-enable */</span>
<a name="l04760"></a>04760     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affd766ca30f93ae91cac45dc1eacf94e">reserved_49_62</a>               : 14;
<a name="l04761"></a>04761     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a7637cbf63b86f9698c72dc2fec23e87b">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt-enable */</span>
<a name="l04762"></a>04762     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ae102e184d8f75149de3b50a73895e155">reserved_45_47</a>               : 3;
<a name="l04763"></a>04763     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a004027e1a2bfa35e4dda342d8e4bf198">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt-enable */</span>
<a name="l04764"></a>04764     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a40ecb2fc7c9d8da55f30a0d99c158e00">reserved_41_43</a>               : 3;
<a name="l04765"></a>04765     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a8057fc106bf1b102e3747293a9d80f0c">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt-enable */</span>
<a name="l04766"></a>04766     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a54c6d7f7648abcf14ad7d80bb52a22c4">reserved_38_39</a>               : 2;
<a name="l04767"></a>04767     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a09380d9725fd27c6ef0c091c943128ad">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt-enable */</span>
<a name="l04768"></a>04768     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affc7fcbd7a8f16acbc4808f21550095f">reserved_34_35</a>               : 2;
<a name="l04769"></a>04769     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a6e4cd21262a4cbffd4281066fe5f82c0">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x interrupt-enable */</span>
<a name="l04770"></a>04770     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a873c805b2e8f56d715af68fee666776b">reserved_19_31</a>               : 13;
<a name="l04771"></a>04771     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a51b5b55c82cf09c5e5bd0f9e25d9b5cd">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines interrupt-enable */</span>
<a name="l04772"></a>04772     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a4ea4b72936fb61030c8d91bb5021d30a">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt-enable */</span>
<a name="l04773"></a>04773     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ab2f1970ff0516c20b601d57059100f36">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt-enable */</span>
<a name="l04774"></a>04774     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a5e95e5355b162e16f75994b77ee8877e">reserved_12_15</a>               : 4;
<a name="l04775"></a>04775     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a24db7619140cc83b5c50547eafa22b0e">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt-enable */</span>
<a name="l04776"></a>04776     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a282bc358b119e117473866e3e52716f7">reserved_3_7</a>                 : 5;
<a name="l04777"></a>04777     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a906a9084d39c9b03c8ab23aff897cce3">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt-enable */</span>
<a name="l04778"></a>04778     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#acca13f89cc4eea071ddc67ac685ee18f">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt-enable */</span>
<a name="l04779"></a>04779     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a0c4501c0772c97f4ad9421f3c2931e45">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt-enable */</span>
<a name="l04780"></a>04780 <span class="preprocessor">#else</span>
<a name="l04781"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a0c4501c0772c97f4ad9421f3c2931e45">04781</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a0c4501c0772c97f4ad9421f3c2931e45">ipdppthr</a>                     : 1;
<a name="l04782"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#acca13f89cc4eea071ddc67ac685ee18f">04782</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#acca13f89cc4eea071ddc67ac685ee18f">ssoiq</a>                        : 1;
<a name="l04783"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a906a9084d39c9b03c8ab23aff897cce3">04783</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a906a9084d39c9b03c8ab23aff897cce3">ipd_drp</a>                      : 1;
<a name="l04784"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a282bc358b119e117473866e3e52716f7">04784</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a282bc358b119e117473866e3e52716f7">reserved_3_7</a>                 : 5;
<a name="l04785"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a24db7619140cc83b5c50547eafa22b0e">04785</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a24db7619140cc83b5c50547eafa22b0e">timer</a>                        : 4;
<a name="l04786"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a5e95e5355b162e16f75994b77ee8877e">04786</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a5e95e5355b162e16f75994b77ee8877e">reserved_12_15</a>               : 4;
<a name="l04787"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ab2f1970ff0516c20b601d57059100f36">04787</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ab2f1970ff0516c20b601d57059100f36">nand</a>                         : 1;
<a name="l04788"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a4ea4b72936fb61030c8d91bb5021d30a">04788</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a4ea4b72936fb61030c8d91bb5021d30a">mio</a>                          : 1;
<a name="l04789"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a51b5b55c82cf09c5e5bd0f9e25d9b5cd">04789</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a51b5b55c82cf09c5e5bd0f9e25d9b5cd">bootdma</a>                      : 1;
<a name="l04790"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a873c805b2e8f56d715af68fee666776b">04790</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a873c805b2e8f56d715af68fee666776b">reserved_19_31</a>               : 13;
<a name="l04791"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a6e4cd21262a4cbffd4281066fe5f82c0">04791</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a6e4cd21262a4cbffd4281066fe5f82c0">twsi</a>                         : 2;
<a name="l04792"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affc7fcbd7a8f16acbc4808f21550095f">04792</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affc7fcbd7a8f16acbc4808f21550095f">reserved_34_35</a>               : 2;
<a name="l04793"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a09380d9725fd27c6ef0c091c943128ad">04793</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a09380d9725fd27c6ef0c091c943128ad">uart</a>                         : 2;
<a name="l04794"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a54c6d7f7648abcf14ad7d80bb52a22c4">04794</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a54c6d7f7648abcf14ad7d80bb52a22c4">reserved_38_39</a>               : 2;
<a name="l04795"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a8057fc106bf1b102e3747293a9d80f0c">04795</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a8057fc106bf1b102e3747293a9d80f0c">usb_uctl</a>                     : 1;
<a name="l04796"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a40ecb2fc7c9d8da55f30a0d99c158e00">04796</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a40ecb2fc7c9d8da55f30a0d99c158e00">reserved_41_43</a>               : 3;
<a name="l04797"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a004027e1a2bfa35e4dda342d8e4bf198">04797</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a004027e1a2bfa35e4dda342d8e4bf198">usb_hci</a>                      : 1;
<a name="l04798"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ae102e184d8f75149de3b50a73895e155">04798</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#ae102e184d8f75149de3b50a73895e155">reserved_45_47</a>               : 3;
<a name="l04799"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a7637cbf63b86f9698c72dc2fec23e87b">04799</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a7637cbf63b86f9698c72dc2fec23e87b">ptp</a>                          : 1;
<a name="l04800"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affd766ca30f93ae91cac45dc1eacf94e">04800</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#affd766ca30f93ae91cac45dc1eacf94e">reserved_49_62</a>               : 14;
<a name="l04801"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a615c79228e6e49876edde5a8b8a50981">04801</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html#a615c79228e6e49876edde5a8b8a50981">rst</a>                          : 1;
<a name="l04802"></a>04802 <span class="preprocessor">#endif</span>
<a name="l04803"></a>04803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#ac053f069d6c3c3db8ab6947e591723d1">s</a>;
<a name="l04804"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#a0941b28c224e23532c128a786592c615">04804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html">cvmx_ciu2_en_ppx_ip3_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#a0941b28c224e23532c128a786592c615">cn68xx</a>;
<a name="l04805"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#a83960b398d6dfc7ca8278c6c89db1b78">04805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio_1_1cvmx__ciu2__en__ppx__ip3__mio__s.html">cvmx_ciu2_en_ppx_ip3_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html#a83960b398d6dfc7ca8278c6c89db1b78">cn68xxp1</a>;
<a name="l04806"></a>04806 };
<a name="l04807"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a907eef5c4deaafbd2f13d029f5c05cdd">04807</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html" title="cvmx_ciu2_en_pp::_ip3_mio">cvmx_ciu2_en_ppx_ip3_mio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio.html" title="cvmx_ciu2_en_pp::_ip3_mio">cvmx_ciu2_en_ppx_ip3_mio_t</a>;
<a name="l04808"></a>04808 <span class="comment"></span>
<a name="l04809"></a>04809 <span class="comment">/**</span>
<a name="l04810"></a>04810 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mio_w1c</span>
<a name="l04811"></a>04811 <span class="comment"> */</span>
<a name="l04812"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html">04812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1c">cvmx_ciu2_en_ppx_ip3_mio_w1c</a> {
<a name="l04813"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#a71b090913e3304a12a0e840ad32fbfe9">04813</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#a71b090913e3304a12a0e840ad32fbfe9">u64</a>;
<a name="l04814"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html">04814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1c_s</a> {
<a name="l04815"></a>04815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04816"></a>04816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a36e5b1f8aacb291237cc8fa6bd59dd54">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l04817"></a>04817     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a4ef279ad28f99f6d3156bc3cf5a249ad">reserved_49_62</a>               : 14;
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a704f9f6cc4bc1dc92d14a7cddd878974">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l04819"></a>04819     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a3ebcf807c6e611e325c47d628da57889">reserved_45_47</a>               : 3;
<a name="l04820"></a>04820     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ac0dffb01d99767446b10d64a5756e0dd">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l04821"></a>04821     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a436fac345ca6bcdc2e48f127c660db47">reserved_41_43</a>               : 3;
<a name="l04822"></a>04822     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a8196b280b3a31457e50ec4c11f9c8298">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l04823"></a>04823     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a659cb15e2dc167d82d7b68d13280a94f">reserved_38_39</a>               : 2;
<a name="l04824"></a>04824     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1d9e8a7b654a1bcc3c4b3303e8fbd81b">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l04825"></a>04825     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a46464d043b40318ea2ddcbb5e566e533">reserved_34_35</a>               : 2;
<a name="l04826"></a>04826     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a303f16945da87cf535fa76b382760307">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l04827"></a>04827     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a59b54cb98b224ee5bb3c2ef7ef97aed9">reserved_19_31</a>               : 13;
<a name="l04828"></a>04828     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aeb435d1b07f4ffbe79a9895e7fb5792d">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l04829"></a>04829     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a58ff2117f5e8e62095fdffb1e98845b7">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l04830"></a>04830     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1a21ce4e6d52d1094c404b9e8aa32f3f">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l04831"></a>04831     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ae4dbb4824631c99d9ce148b7e5ee01e4">reserved_12_15</a>               : 4;
<a name="l04832"></a>04832     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aedac77509ea5fdfe69a5d5e086fb5607">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l04833"></a>04833     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a7b9d0c0d4a2f16c0c06581d5201a5bf8">reserved_3_7</a>                 : 5;
<a name="l04834"></a>04834     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a491f111d8ea54e791190f4931d986127">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l04835"></a>04835     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a235100ee6ecb94429f188c96637ebf77">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l04836"></a>04836     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ad62c3d090c708106621653700db6343f">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l04837"></a>04837 <span class="preprocessor">#else</span>
<a name="l04838"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ad62c3d090c708106621653700db6343f">04838</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ad62c3d090c708106621653700db6343f">ipdppthr</a>                     : 1;
<a name="l04839"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a235100ee6ecb94429f188c96637ebf77">04839</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a235100ee6ecb94429f188c96637ebf77">ssoiq</a>                        : 1;
<a name="l04840"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a491f111d8ea54e791190f4931d986127">04840</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a491f111d8ea54e791190f4931d986127">ipd_drp</a>                      : 1;
<a name="l04841"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a7b9d0c0d4a2f16c0c06581d5201a5bf8">04841</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a7b9d0c0d4a2f16c0c06581d5201a5bf8">reserved_3_7</a>                 : 5;
<a name="l04842"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aedac77509ea5fdfe69a5d5e086fb5607">04842</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aedac77509ea5fdfe69a5d5e086fb5607">timer</a>                        : 4;
<a name="l04843"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ae4dbb4824631c99d9ce148b7e5ee01e4">04843</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ae4dbb4824631c99d9ce148b7e5ee01e4">reserved_12_15</a>               : 4;
<a name="l04844"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1a21ce4e6d52d1094c404b9e8aa32f3f">04844</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1a21ce4e6d52d1094c404b9e8aa32f3f">nand</a>                         : 1;
<a name="l04845"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a58ff2117f5e8e62095fdffb1e98845b7">04845</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a58ff2117f5e8e62095fdffb1e98845b7">mio</a>                          : 1;
<a name="l04846"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aeb435d1b07f4ffbe79a9895e7fb5792d">04846</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#aeb435d1b07f4ffbe79a9895e7fb5792d">bootdma</a>                      : 1;
<a name="l04847"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a59b54cb98b224ee5bb3c2ef7ef97aed9">04847</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a59b54cb98b224ee5bb3c2ef7ef97aed9">reserved_19_31</a>               : 13;
<a name="l04848"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a303f16945da87cf535fa76b382760307">04848</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a303f16945da87cf535fa76b382760307">twsi</a>                         : 2;
<a name="l04849"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a46464d043b40318ea2ddcbb5e566e533">04849</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a46464d043b40318ea2ddcbb5e566e533">reserved_34_35</a>               : 2;
<a name="l04850"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1d9e8a7b654a1bcc3c4b3303e8fbd81b">04850</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a1d9e8a7b654a1bcc3c4b3303e8fbd81b">uart</a>                         : 2;
<a name="l04851"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a659cb15e2dc167d82d7b68d13280a94f">04851</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a659cb15e2dc167d82d7b68d13280a94f">reserved_38_39</a>               : 2;
<a name="l04852"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a8196b280b3a31457e50ec4c11f9c8298">04852</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a8196b280b3a31457e50ec4c11f9c8298">usb_uctl</a>                     : 1;
<a name="l04853"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a436fac345ca6bcdc2e48f127c660db47">04853</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a436fac345ca6bcdc2e48f127c660db47">reserved_41_43</a>               : 3;
<a name="l04854"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ac0dffb01d99767446b10d64a5756e0dd">04854</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#ac0dffb01d99767446b10d64a5756e0dd">usb_hci</a>                      : 1;
<a name="l04855"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a3ebcf807c6e611e325c47d628da57889">04855</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a3ebcf807c6e611e325c47d628da57889">reserved_45_47</a>               : 3;
<a name="l04856"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a704f9f6cc4bc1dc92d14a7cddd878974">04856</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a704f9f6cc4bc1dc92d14a7cddd878974">ptp</a>                          : 1;
<a name="l04857"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a4ef279ad28f99f6d3156bc3cf5a249ad">04857</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a4ef279ad28f99f6d3156bc3cf5a249ad">reserved_49_62</a>               : 14;
<a name="l04858"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a36e5b1f8aacb291237cc8fa6bd59dd54">04858</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html#a36e5b1f8aacb291237cc8fa6bd59dd54">rst</a>                          : 1;
<a name="l04859"></a>04859 <span class="preprocessor">#endif</span>
<a name="l04860"></a>04860 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#a0f0beb1b94d19b6399613c815c64dbc5">s</a>;
<a name="l04861"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#ae777978e75736f5b312d0d29c2ebd893">04861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#ae777978e75736f5b312d0d29c2ebd893">cn68xx</a>;
<a name="l04862"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#aef53d122c375b427a081934532ef39ac">04862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1c_1_1cvmx__ciu2__en__ppx__ip3__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html#aef53d122c375b427a081934532ef39ac">cn68xxp1</a>;
<a name="l04863"></a>04863 };
<a name="l04864"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ada7b908397a54ad46ac0b38cc2e83832">04864</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1c">cvmx_ciu2_en_ppx_ip3_mio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1c">cvmx_ciu2_en_ppx_ip3_mio_w1c_t</a>;
<a name="l04865"></a>04865 <span class="comment"></span>
<a name="l04866"></a>04866 <span class="comment">/**</span>
<a name="l04867"></a>04867 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_mio_w1s</span>
<a name="l04868"></a>04868 <span class="comment"> */</span>
<a name="l04869"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html">04869</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1s">cvmx_ciu2_en_ppx_ip3_mio_w1s</a> {
<a name="l04870"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#aeb662ab4073b29f03292b870bf3ef54a">04870</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#aeb662ab4073b29f03292b870bf3ef54a">u64</a>;
<a name="l04871"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html">04871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1s_s</a> {
<a name="l04872"></a>04872 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04873"></a>04873 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a92fa4484f05a9cbe765f834e0384df4c">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l04874"></a>04874     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a9707c7dd8af36d91941ca191f6802611">reserved_49_62</a>               : 14;
<a name="l04875"></a>04875     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a87fcb2c2777b9f3417da7e79833c5a08">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l04876"></a>04876     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a736c1a567374665cba8597cfe1ef4dd6">reserved_45_47</a>               : 3;
<a name="l04877"></a>04877     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a61f73e5b572ac3d2cd2234e9f215b57b">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l04878"></a>04878     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#aa0762cc0e77bd4a79df71d44a7869f45">reserved_41_43</a>               : 3;
<a name="l04879"></a>04879     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a1ceacd2ecc292abf2de960ea6ad70530">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l04880"></a>04880     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a63755bf7e384679bfba6aacdf6618e6d">reserved_38_39</a>               : 2;
<a name="l04881"></a>04881     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8a73972f70f6143391886649eb30221c">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a23b97ab65bfd857cb3ecc91592d27897">reserved_34_35</a>               : 2;
<a name="l04883"></a>04883     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8fe5d468a0288bf9f588e5e010ca3780">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l04884"></a>04884     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a7a15286876d1c92f85f70d94252c02ad">reserved_19_31</a>               : 13;
<a name="l04885"></a>04885     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab0a65e9564d94264f086051f11da7e3a">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l04886"></a>04886     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a547a96a3907639eea11bd7158d1828e6">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l04887"></a>04887     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3cb06f4315d3ac4e9c021d4246771c27">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l04888"></a>04888     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab6471d3cc9f770b6a463e5b4fc82593a">reserved_12_15</a>               : 4;
<a name="l04889"></a>04889     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ace989d504cbe532388d2c91ad6c6f946">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l04890"></a>04890     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3d42aa129dde22f450ac1eff8d8780c9">reserved_3_7</a>                 : 5;
<a name="l04891"></a>04891     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a07e4e2a6b5d0db00c7b64ef665d12fbb">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l04892"></a>04892     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a80403ac47406863d1dbc6c012163c52e">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l04893"></a>04893     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a2a5c82a83c9a40b45d839928fba75530">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l04894"></a>04894 <span class="preprocessor">#else</span>
<a name="l04895"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a2a5c82a83c9a40b45d839928fba75530">04895</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a2a5c82a83c9a40b45d839928fba75530">ipdppthr</a>                     : 1;
<a name="l04896"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a80403ac47406863d1dbc6c012163c52e">04896</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a80403ac47406863d1dbc6c012163c52e">ssoiq</a>                        : 1;
<a name="l04897"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a07e4e2a6b5d0db00c7b64ef665d12fbb">04897</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a07e4e2a6b5d0db00c7b64ef665d12fbb">ipd_drp</a>                      : 1;
<a name="l04898"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3d42aa129dde22f450ac1eff8d8780c9">04898</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3d42aa129dde22f450ac1eff8d8780c9">reserved_3_7</a>                 : 5;
<a name="l04899"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ace989d504cbe532388d2c91ad6c6f946">04899</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ace989d504cbe532388d2c91ad6c6f946">timer</a>                        : 4;
<a name="l04900"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab6471d3cc9f770b6a463e5b4fc82593a">04900</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab6471d3cc9f770b6a463e5b4fc82593a">reserved_12_15</a>               : 4;
<a name="l04901"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3cb06f4315d3ac4e9c021d4246771c27">04901</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a3cb06f4315d3ac4e9c021d4246771c27">nand</a>                         : 1;
<a name="l04902"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a547a96a3907639eea11bd7158d1828e6">04902</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a547a96a3907639eea11bd7158d1828e6">mio</a>                          : 1;
<a name="l04903"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab0a65e9564d94264f086051f11da7e3a">04903</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#ab0a65e9564d94264f086051f11da7e3a">bootdma</a>                      : 1;
<a name="l04904"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a7a15286876d1c92f85f70d94252c02ad">04904</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a7a15286876d1c92f85f70d94252c02ad">reserved_19_31</a>               : 13;
<a name="l04905"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8fe5d468a0288bf9f588e5e010ca3780">04905</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8fe5d468a0288bf9f588e5e010ca3780">twsi</a>                         : 2;
<a name="l04906"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a23b97ab65bfd857cb3ecc91592d27897">04906</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a23b97ab65bfd857cb3ecc91592d27897">reserved_34_35</a>               : 2;
<a name="l04907"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8a73972f70f6143391886649eb30221c">04907</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a8a73972f70f6143391886649eb30221c">uart</a>                         : 2;
<a name="l04908"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a63755bf7e384679bfba6aacdf6618e6d">04908</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a63755bf7e384679bfba6aacdf6618e6d">reserved_38_39</a>               : 2;
<a name="l04909"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a1ceacd2ecc292abf2de960ea6ad70530">04909</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a1ceacd2ecc292abf2de960ea6ad70530">usb_uctl</a>                     : 1;
<a name="l04910"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#aa0762cc0e77bd4a79df71d44a7869f45">04910</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#aa0762cc0e77bd4a79df71d44a7869f45">reserved_41_43</a>               : 3;
<a name="l04911"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a61f73e5b572ac3d2cd2234e9f215b57b">04911</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a61f73e5b572ac3d2cd2234e9f215b57b">usb_hci</a>                      : 1;
<a name="l04912"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a736c1a567374665cba8597cfe1ef4dd6">04912</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a736c1a567374665cba8597cfe1ef4dd6">reserved_45_47</a>               : 3;
<a name="l04913"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a87fcb2c2777b9f3417da7e79833c5a08">04913</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a87fcb2c2777b9f3417da7e79833c5a08">ptp</a>                          : 1;
<a name="l04914"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a9707c7dd8af36d91941ca191f6802611">04914</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a9707c7dd8af36d91941ca191f6802611">reserved_49_62</a>               : 14;
<a name="l04915"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a92fa4484f05a9cbe765f834e0384df4c">04915</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html#a92fa4484f05a9cbe765f834e0384df4c">rst</a>                          : 1;
<a name="l04916"></a>04916 <span class="preprocessor">#endif</span>
<a name="l04917"></a>04917 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#ab0a3f455b75067017ded78f9105428a6">s</a>;
<a name="l04918"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#ae7caac6f01098a7428af6746761ad883">04918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#ae7caac6f01098a7428af6746761ad883">cn68xx</a>;
<a name="l04919"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#a1b0a87457258f050c3529c5100215fff">04919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__mio__w1s_1_1cvmx__ciu2__en__ppx__ip3__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip3_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html#a1b0a87457258f050c3529c5100215fff">cn68xxp1</a>;
<a name="l04920"></a>04920 };
<a name="l04921"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a470ead25fcb46e5592402b1c279921e2">04921</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1s">cvmx_ciu2_en_ppx_ip3_mio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip3_mio_w1s">cvmx_ciu2_en_ppx_ip3_mio_w1s_t</a>;
<a name="l04922"></a>04922 <span class="comment"></span>
<a name="l04923"></a>04923 <span class="comment">/**</span>
<a name="l04924"></a>04924 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_pkt</span>
<a name="l04925"></a>04925 <span class="comment"> */</span>
<a name="l04926"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html">04926</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html" title="cvmx_ciu2_en_pp::_ip3_pkt">cvmx_ciu2_en_ppx_ip3_pkt</a> {
<a name="l04927"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#a655be9477d0c640f25107ffdce8fd30b">04927</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#a655be9477d0c640f25107ffdce8fd30b">u64</a>;
<a name="l04928"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html">04928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html">cvmx_ciu2_en_ppx_ip3_pkt_s</a> {
<a name="l04929"></a>04929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04930"></a>04930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a136c8300b5188e59b31be9bdd67f4594">reserved_54_63</a>               : 10;
<a name="l04931"></a>04931     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a83694af4247c49231a2528f51cfab83f">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt-enable */</span>
<a name="l04932"></a>04932     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae88b379376d5e36494d3dd177edca3a9">reserved_49_51</a>               : 3;
<a name="l04933"></a>04933     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#aaf832ebffbfad37b5adeb56efd5598d2">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l04934"></a>04934     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a4e1e57b4a63ef6272fe2190892983664">reserved_41_47</a>               : 7;
<a name="l04935"></a>04935     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#adca4bd9e0450e35076be967230216391">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l04936"></a>04936     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ab859cf40ac5dca3a2a8851b9518b5c35">reserved_33_39</a>               : 7;
<a name="l04937"></a>04937     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae498d3a92eca2bee7d46b7e576680da5">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l04938"></a>04938     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a11fd33878d76e5c5b07e077d698febd2">reserved_13_31</a>               : 19;
<a name="l04939"></a>04939     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#af421d43f7cee755d073a3885d480fdb9">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l04940"></a>04940     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a690619e4bcee5b5b9aabc30e73c179bf">reserved_5_7</a>                 : 3;
<a name="l04941"></a>04941     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a82ce3f6c8bb95980ec466c23de4f6471">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l04942"></a>04942 <span class="preprocessor">#else</span>
<a name="l04943"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a82ce3f6c8bb95980ec466c23de4f6471">04943</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a82ce3f6c8bb95980ec466c23de4f6471">agx</a>                          : 5;
<a name="l04944"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a690619e4bcee5b5b9aabc30e73c179bf">04944</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a690619e4bcee5b5b9aabc30e73c179bf">reserved_5_7</a>                 : 3;
<a name="l04945"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#af421d43f7cee755d073a3885d480fdb9">04945</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#af421d43f7cee755d073a3885d480fdb9">gmx_drp</a>                      : 5;
<a name="l04946"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a11fd33878d76e5c5b07e077d698febd2">04946</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a11fd33878d76e5c5b07e077d698febd2">reserved_13_31</a>               : 19;
<a name="l04947"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae498d3a92eca2bee7d46b7e576680da5">04947</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae498d3a92eca2bee7d46b7e576680da5">agl</a>                          : 1;
<a name="l04948"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ab859cf40ac5dca3a2a8851b9518b5c35">04948</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ab859cf40ac5dca3a2a8851b9518b5c35">reserved_33_39</a>               : 7;
<a name="l04949"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#adca4bd9e0450e35076be967230216391">04949</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#adca4bd9e0450e35076be967230216391">mii</a>                          : 1;
<a name="l04950"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a4e1e57b4a63ef6272fe2190892983664">04950</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a4e1e57b4a63ef6272fe2190892983664">reserved_41_47</a>               : 7;
<a name="l04951"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#aaf832ebffbfad37b5adeb56efd5598d2">04951</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#aaf832ebffbfad37b5adeb56efd5598d2">ilk</a>                          : 1;
<a name="l04952"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae88b379376d5e36494d3dd177edca3a9">04952</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#ae88b379376d5e36494d3dd177edca3a9">reserved_49_51</a>               : 3;
<a name="l04953"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a83694af4247c49231a2528f51cfab83f">04953</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a83694af4247c49231a2528f51cfab83f">ilk_drp</a>                      : 2;
<a name="l04954"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a136c8300b5188e59b31be9bdd67f4594">04954</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html#a136c8300b5188e59b31be9bdd67f4594">reserved_54_63</a>               : 10;
<a name="l04955"></a>04955 <span class="preprocessor">#endif</span>
<a name="l04956"></a>04956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#a1ba14dedfe43a388a1ca3dfe8710996a">s</a>;
<a name="l04957"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#a7400ea6f5063352abc3ece49e33908d9">04957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__s.html">cvmx_ciu2_en_ppx_ip3_pkt_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#a7400ea6f5063352abc3ece49e33908d9">cn68xx</a>;
<a name="l04958"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html">04958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_pkt_cn68xxp1</a> {
<a name="l04959"></a>04959 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04960"></a>04960 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#acdc104e78622fcecafd8f41523e8d1f7">reserved_49_63</a>               : 15;
<a name="l04961"></a>04961     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a2342f551f4f2722d55807fd1d2615f03">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l04962"></a>04962     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a90acf07c4e4bc9de3539aab0c81d7103">reserved_41_47</a>               : 7;
<a name="l04963"></a>04963     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ab068e620d0e2e9eab1d1d7134291a1e8">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l04964"></a>04964     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a1d3814342b4252a92cae6159ad86d04b">reserved_33_39</a>               : 7;
<a name="l04965"></a>04965     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#af44e5e0d3c82f34a4bd49f6838f53eb9">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l04966"></a>04966     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ac679ad16a5ced601c0904c8846c8d00b">reserved_13_31</a>               : 19;
<a name="l04967"></a>04967     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a540fa03fb66bdf5c642e044a316ed28d">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l04968"></a>04968     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a33dc3ec4502669531f3f6e637f4745b3">reserved_5_7</a>                 : 3;
<a name="l04969"></a>04969     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a4507f96c1041fddb76f68d5d7a49ee76">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l04970"></a>04970 <span class="preprocessor">#else</span>
<a name="l04971"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a4507f96c1041fddb76f68d5d7a49ee76">04971</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a4507f96c1041fddb76f68d5d7a49ee76">agx</a>                          : 5;
<a name="l04972"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a33dc3ec4502669531f3f6e637f4745b3">04972</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a33dc3ec4502669531f3f6e637f4745b3">reserved_5_7</a>                 : 3;
<a name="l04973"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a540fa03fb66bdf5c642e044a316ed28d">04973</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a540fa03fb66bdf5c642e044a316ed28d">gmx_drp</a>                      : 5;
<a name="l04974"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ac679ad16a5ced601c0904c8846c8d00b">04974</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ac679ad16a5ced601c0904c8846c8d00b">reserved_13_31</a>               : 19;
<a name="l04975"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#af44e5e0d3c82f34a4bd49f6838f53eb9">04975</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#af44e5e0d3c82f34a4bd49f6838f53eb9">agl</a>                          : 1;
<a name="l04976"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a1d3814342b4252a92cae6159ad86d04b">04976</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a1d3814342b4252a92cae6159ad86d04b">reserved_33_39</a>               : 7;
<a name="l04977"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ab068e620d0e2e9eab1d1d7134291a1e8">04977</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#ab068e620d0e2e9eab1d1d7134291a1e8">mii</a>                          : 1;
<a name="l04978"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a90acf07c4e4bc9de3539aab0c81d7103">04978</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a90acf07c4e4bc9de3539aab0c81d7103">reserved_41_47</a>               : 7;
<a name="l04979"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a2342f551f4f2722d55807fd1d2615f03">04979</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#a2342f551f4f2722d55807fd1d2615f03">ilk</a>                          : 1;
<a name="l04980"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#acdc104e78622fcecafd8f41523e8d1f7">04980</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt_1_1cvmx__ciu2__en__ppx__ip3__pkt__cn68xxp1.html#acdc104e78622fcecafd8f41523e8d1f7">reserved_49_63</a>               : 15;
<a name="l04981"></a>04981 <span class="preprocessor">#endif</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html#aafccd52c150b47b0902df04af59ef8fa">cn68xxp1</a>;
<a name="l04983"></a>04983 };
<a name="l04984"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3c6fc903ecb7b28d72dac648756aea50">04984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html" title="cvmx_ciu2_en_pp::_ip3_pkt">cvmx_ciu2_en_ppx_ip3_pkt</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt.html" title="cvmx_ciu2_en_pp::_ip3_pkt">cvmx_ciu2_en_ppx_ip3_pkt_t</a>;
<a name="l04985"></a>04985 <span class="comment"></span>
<a name="l04986"></a>04986 <span class="comment">/**</span>
<a name="l04987"></a>04987 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_pkt_w1c</span>
<a name="l04988"></a>04988 <span class="comment"> */</span>
<a name="l04989"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html">04989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1c">cvmx_ciu2_en_ppx_ip3_pkt_w1c</a> {
<a name="l04990"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#aef9db3353862480d9792c61d722e612d">04990</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#aef9db3353862480d9792c61d722e612d">u64</a>;
<a name="l04991"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html">04991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip3_pkt_w1c_s</a> {
<a name="l04992"></a>04992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a535e5e24c30797a5125127515c517616">reserved_54_63</a>               : 10;
<a name="l04994"></a>04994     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3d9c5e6b41b93812af8b3b270410e9c2">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l04995"></a>04995     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ae8a4be30236cf0d891453bef8f817c7f">reserved_49_51</a>               : 3;
<a name="l04996"></a>04996     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a9d84f609c7c00a6d518f24dacbc25770">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l04997"></a>04997     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a47904e9f86bdd274f2aec2db20019fa1">reserved_41_47</a>               : 7;
<a name="l04998"></a>04998     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a95b72f88a8af3340e2c46bfc5f79eddd">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l04999"></a>04999     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7a6408de6e2c79e009c2609943db5a42">reserved_33_39</a>               : 7;
<a name="l05000"></a>05000     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a00cc54d5f002810c772ee19785de0a2f">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l05001"></a>05001     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a92c89cffb69127480067f54244a98e28">reserved_13_31</a>               : 19;
<a name="l05002"></a>05002     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3e6bd481399796f34448aede9cf4d245">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l05003"></a>05003     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ad7541eab7486a7bffa40e0a1fed5b064">reserved_5_7</a>                 : 3;
<a name="l05004"></a>05004     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7af65442a58d1ad4f7bd6aab1c5201b2">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l05005"></a>05005 <span class="preprocessor">#else</span>
<a name="l05006"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7af65442a58d1ad4f7bd6aab1c5201b2">05006</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7af65442a58d1ad4f7bd6aab1c5201b2">agx</a>                          : 5;
<a name="l05007"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ad7541eab7486a7bffa40e0a1fed5b064">05007</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ad7541eab7486a7bffa40e0a1fed5b064">reserved_5_7</a>                 : 3;
<a name="l05008"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3e6bd481399796f34448aede9cf4d245">05008</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3e6bd481399796f34448aede9cf4d245">gmx_drp</a>                      : 5;
<a name="l05009"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a92c89cffb69127480067f54244a98e28">05009</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a92c89cffb69127480067f54244a98e28">reserved_13_31</a>               : 19;
<a name="l05010"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a00cc54d5f002810c772ee19785de0a2f">05010</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a00cc54d5f002810c772ee19785de0a2f">agl</a>                          : 1;
<a name="l05011"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7a6408de6e2c79e009c2609943db5a42">05011</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a7a6408de6e2c79e009c2609943db5a42">reserved_33_39</a>               : 7;
<a name="l05012"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a95b72f88a8af3340e2c46bfc5f79eddd">05012</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a95b72f88a8af3340e2c46bfc5f79eddd">mii</a>                          : 1;
<a name="l05013"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a47904e9f86bdd274f2aec2db20019fa1">05013</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a47904e9f86bdd274f2aec2db20019fa1">reserved_41_47</a>               : 7;
<a name="l05014"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a9d84f609c7c00a6d518f24dacbc25770">05014</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a9d84f609c7c00a6d518f24dacbc25770">ilk</a>                          : 1;
<a name="l05015"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ae8a4be30236cf0d891453bef8f817c7f">05015</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#ae8a4be30236cf0d891453bef8f817c7f">reserved_49_51</a>               : 3;
<a name="l05016"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3d9c5e6b41b93812af8b3b270410e9c2">05016</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a3d9c5e6b41b93812af8b3b270410e9c2">ilk_drp</a>                      : 2;
<a name="l05017"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a535e5e24c30797a5125127515c517616">05017</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html#a535e5e24c30797a5125127515c517616">reserved_54_63</a>               : 10;
<a name="l05018"></a>05018 <span class="preprocessor">#endif</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#a90b6221beb46a7ffbd095754dff054f6">s</a>;
<a name="l05020"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#aecb1429401f7acd52cf4e73b3507329d">05020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip3_pkt_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#aecb1429401f7acd52cf4e73b3507329d">cn68xx</a>;
<a name="l05021"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html">05021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_pkt_w1c_cn68xxp1</a> {
<a name="l05022"></a>05022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#afa9fbc39e4142cfa6c5069cb9cbf278f">reserved_49_63</a>               : 15;
<a name="l05024"></a>05024     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2902d485765264b3d28c4e241993e4d2">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l05025"></a>05025     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#af3f87d901488f800d702bb5fb51833d0">reserved_41_47</a>               : 7;
<a name="l05026"></a>05026     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a986da6ce7a2320346bdefeb7d3b7908c">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l05027"></a>05027     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a1700cebd4df8ebe6c82245606fa4d66b">reserved_33_39</a>               : 7;
<a name="l05028"></a>05028     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a4c99398daddf922b9f0fa59ecb73e5e9">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l05029"></a>05029     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2d11af9a7fa261bedc3d21292475c40d">reserved_13_31</a>               : 19;
<a name="l05030"></a>05030     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ac7e7e5bfa1fbf09e404d819badb2b5a1">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l05031"></a>05031     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a6f25f96b240ac65829e8c2bdc358525e">reserved_5_7</a>                 : 3;
<a name="l05032"></a>05032     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ad9bc2c0c6034b13524d4cf92dc4c3926">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l05033"></a>05033 <span class="preprocessor">#else</span>
<a name="l05034"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ad9bc2c0c6034b13524d4cf92dc4c3926">05034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ad9bc2c0c6034b13524d4cf92dc4c3926">agx</a>                          : 5;
<a name="l05035"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a6f25f96b240ac65829e8c2bdc358525e">05035</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a6f25f96b240ac65829e8c2bdc358525e">reserved_5_7</a>                 : 3;
<a name="l05036"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ac7e7e5bfa1fbf09e404d819badb2b5a1">05036</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#ac7e7e5bfa1fbf09e404d819badb2b5a1">gmx_drp</a>                      : 5;
<a name="l05037"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2d11af9a7fa261bedc3d21292475c40d">05037</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2d11af9a7fa261bedc3d21292475c40d">reserved_13_31</a>               : 19;
<a name="l05038"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a4c99398daddf922b9f0fa59ecb73e5e9">05038</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a4c99398daddf922b9f0fa59ecb73e5e9">agl</a>                          : 1;
<a name="l05039"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a1700cebd4df8ebe6c82245606fa4d66b">05039</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a1700cebd4df8ebe6c82245606fa4d66b">reserved_33_39</a>               : 7;
<a name="l05040"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a986da6ce7a2320346bdefeb7d3b7908c">05040</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a986da6ce7a2320346bdefeb7d3b7908c">mii</a>                          : 1;
<a name="l05041"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#af3f87d901488f800d702bb5fb51833d0">05041</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#af3f87d901488f800d702bb5fb51833d0">reserved_41_47</a>               : 7;
<a name="l05042"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2902d485765264b3d28c4e241993e4d2">05042</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#a2902d485765264b3d28c4e241993e4d2">ilk</a>                          : 1;
<a name="l05043"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#afa9fbc39e4142cfa6c5069cb9cbf278f">05043</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1c__cn68xxp1.html#afa9fbc39e4142cfa6c5069cb9cbf278f">reserved_49_63</a>               : 15;
<a name="l05044"></a>05044 <span class="preprocessor">#endif</span>
<a name="l05045"></a>05045 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html#a438afbab6e0d9100e7c16d6976e0945e">cn68xxp1</a>;
<a name="l05046"></a>05046 };
<a name="l05047"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3c77e680836f87d294e42ae5a4a01f12">05047</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1c">cvmx_ciu2_en_ppx_ip3_pkt_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1c">cvmx_ciu2_en_ppx_ip3_pkt_w1c_t</a>;
<a name="l05048"></a>05048 <span class="comment"></span>
<a name="l05049"></a>05049 <span class="comment">/**</span>
<a name="l05050"></a>05050 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_pkt_w1s</span>
<a name="l05051"></a>05051 <span class="comment"> */</span>
<a name="l05052"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html">05052</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1s">cvmx_ciu2_en_ppx_ip3_pkt_w1s</a> {
<a name="l05053"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#a2bae3ad1ed370ed2f6deaa872f664d11">05053</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#a2bae3ad1ed370ed2f6deaa872f664d11">u64</a>;
<a name="l05054"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html">05054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip3_pkt_w1s_s</a> {
<a name="l05055"></a>05055 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05056"></a>05056 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a87c692794a0d72748c8246e06927a77a">reserved_54_63</a>               : 10;
<a name="l05057"></a>05057     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a09b7c9117c7d18fd8b2bdf31af0a90d0">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l05058"></a>05058     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a602367dd24ece6d168bb0ee44dde0df7">reserved_49_51</a>               : 3;
<a name="l05059"></a>05059     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#afda5ff15728f24785991549b3ca115e2">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l05060"></a>05060     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aabf3446b320eeaa1729347af61abe4bf">reserved_41_47</a>               : 7;
<a name="l05061"></a>05061     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bf9dbbfef50fa7a41556ed2f3167cd7">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l05062"></a>05062     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bfd1995b4fc52c5a59ff6e6076bacf0">reserved_33_39</a>               : 7;
<a name="l05063"></a>05063     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aedb605de6aca86b56c79a8f2be740d49">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l05064"></a>05064     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a242f3c5518cb43c43cfa4e6df899e183">reserved_13_31</a>               : 19;
<a name="l05065"></a>05065     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a89e1e784b657ac02d1a3c5bf1be86e76">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l05066"></a>05066     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a02f0a8221c9612aa4c48d9b05b3cbe74">reserved_5_7</a>                 : 3;
<a name="l05067"></a>05067     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#ae143915e06c1225e57e4ab753b8a2a59">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l05068"></a>05068 <span class="preprocessor">#else</span>
<a name="l05069"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#ae143915e06c1225e57e4ab753b8a2a59">05069</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#ae143915e06c1225e57e4ab753b8a2a59">agx</a>                          : 5;
<a name="l05070"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a02f0a8221c9612aa4c48d9b05b3cbe74">05070</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a02f0a8221c9612aa4c48d9b05b3cbe74">reserved_5_7</a>                 : 3;
<a name="l05071"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a89e1e784b657ac02d1a3c5bf1be86e76">05071</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a89e1e784b657ac02d1a3c5bf1be86e76">gmx_drp</a>                      : 5;
<a name="l05072"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a242f3c5518cb43c43cfa4e6df899e183">05072</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a242f3c5518cb43c43cfa4e6df899e183">reserved_13_31</a>               : 19;
<a name="l05073"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aedb605de6aca86b56c79a8f2be740d49">05073</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aedb605de6aca86b56c79a8f2be740d49">agl</a>                          : 1;
<a name="l05074"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bfd1995b4fc52c5a59ff6e6076bacf0">05074</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bfd1995b4fc52c5a59ff6e6076bacf0">reserved_33_39</a>               : 7;
<a name="l05075"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bf9dbbfef50fa7a41556ed2f3167cd7">05075</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a5bf9dbbfef50fa7a41556ed2f3167cd7">mii</a>                          : 1;
<a name="l05076"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aabf3446b320eeaa1729347af61abe4bf">05076</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#aabf3446b320eeaa1729347af61abe4bf">reserved_41_47</a>               : 7;
<a name="l05077"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#afda5ff15728f24785991549b3ca115e2">05077</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#afda5ff15728f24785991549b3ca115e2">ilk</a>                          : 1;
<a name="l05078"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a602367dd24ece6d168bb0ee44dde0df7">05078</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a602367dd24ece6d168bb0ee44dde0df7">reserved_49_51</a>               : 3;
<a name="l05079"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a09b7c9117c7d18fd8b2bdf31af0a90d0">05079</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a09b7c9117c7d18fd8b2bdf31af0a90d0">ilk_drp</a>                      : 2;
<a name="l05080"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a87c692794a0d72748c8246e06927a77a">05080</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html#a87c692794a0d72748c8246e06927a77a">reserved_54_63</a>               : 10;
<a name="l05081"></a>05081 <span class="preprocessor">#endif</span>
<a name="l05082"></a>05082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#af5dfc37ce2f61c7ba3aeb3c55b6d370f">s</a>;
<a name="l05083"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#a39ba3f35499f78493f221dbbfec0f33b">05083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip3_pkt_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#a39ba3f35499f78493f221dbbfec0f33b">cn68xx</a>;
<a name="l05084"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html">05084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_pkt_w1s_cn68xxp1</a> {
<a name="l05085"></a>05085 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05086"></a>05086 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a735ffe45a359a05c0a20a993ae3ef1ea">reserved_49_63</a>               : 15;
<a name="l05087"></a>05087     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aa650d56566dfa21d2cee8224e5b5447d">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l05088"></a>05088     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a1ac355fe13e6ee7a38fd0aa5a8729471">reserved_41_47</a>               : 7;
<a name="l05089"></a>05089     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aeab81dc3469fbbce2eda4788b1cf8f3e">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l05090"></a>05090     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a4a08729a244c5538d8013d7bb409f21d">reserved_33_39</a>               : 7;
<a name="l05091"></a>05091     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a2624db61e9fbbaecf8061ece10f3deb2">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l05092"></a>05092     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a805204d0b045672b0c33a538f125c413">reserved_13_31</a>               : 19;
<a name="l05093"></a>05093     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a6e004ab5ddd3322bb1a33f75fcc7ed49">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l05094"></a>05094     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a86bf26ffa4d1af29a8a42bcb79b3a3ca">reserved_5_7</a>                 : 3;
<a name="l05095"></a>05095     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a5a021b08b5fc66663ae21577e066c72b">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l05096"></a>05096 <span class="preprocessor">#else</span>
<a name="l05097"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a5a021b08b5fc66663ae21577e066c72b">05097</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a5a021b08b5fc66663ae21577e066c72b">agx</a>                          : 5;
<a name="l05098"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a86bf26ffa4d1af29a8a42bcb79b3a3ca">05098</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a86bf26ffa4d1af29a8a42bcb79b3a3ca">reserved_5_7</a>                 : 3;
<a name="l05099"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a6e004ab5ddd3322bb1a33f75fcc7ed49">05099</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a6e004ab5ddd3322bb1a33f75fcc7ed49">gmx_drp</a>                      : 5;
<a name="l05100"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a805204d0b045672b0c33a538f125c413">05100</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a805204d0b045672b0c33a538f125c413">reserved_13_31</a>               : 19;
<a name="l05101"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a2624db61e9fbbaecf8061ece10f3deb2">05101</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a2624db61e9fbbaecf8061ece10f3deb2">agl</a>                          : 1;
<a name="l05102"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a4a08729a244c5538d8013d7bb409f21d">05102</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a4a08729a244c5538d8013d7bb409f21d">reserved_33_39</a>               : 7;
<a name="l05103"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aeab81dc3469fbbce2eda4788b1cf8f3e">05103</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aeab81dc3469fbbce2eda4788b1cf8f3e">mii</a>                          : 1;
<a name="l05104"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a1ac355fe13e6ee7a38fd0aa5a8729471">05104</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a1ac355fe13e6ee7a38fd0aa5a8729471">reserved_41_47</a>               : 7;
<a name="l05105"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aa650d56566dfa21d2cee8224e5b5447d">05105</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#aa650d56566dfa21d2cee8224e5b5447d">ilk</a>                          : 1;
<a name="l05106"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a735ffe45a359a05c0a20a993ae3ef1ea">05106</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip3__pkt__w1s__cn68xxp1.html#a735ffe45a359a05c0a20a993ae3ef1ea">reserved_49_63</a>               : 15;
<a name="l05107"></a>05107 <span class="preprocessor">#endif</span>
<a name="l05108"></a>05108 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html#ad821c179b1fc825f40548db906e2189e">cn68xxp1</a>;
<a name="l05109"></a>05109 };
<a name="l05110"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0619b4283493c63ec6d1d86b60f71f7c">05110</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1s">cvmx_ciu2_en_ppx_ip3_pkt_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip3_pkt_w1s">cvmx_ciu2_en_ppx_ip3_pkt_w1s_t</a>;
<a name="l05111"></a>05111 <span class="comment"></span>
<a name="l05112"></a>05112 <span class="comment">/**</span>
<a name="l05113"></a>05113 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_rml</span>
<a name="l05114"></a>05114 <span class="comment"> */</span>
<a name="l05115"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html">05115</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html" title="cvmx_ciu2_en_pp::_ip3_rml">cvmx_ciu2_en_ppx_ip3_rml</a> {
<a name="l05116"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#a8db87329a1b8426c9d8dacf2bdbd1e86">05116</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#a8db87329a1b8426c9d8dacf2bdbd1e86">u64</a>;
<a name="l05117"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html">05117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html">cvmx_ciu2_en_ppx_ip3_rml_s</a> {
<a name="l05118"></a>05118 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05119"></a>05119 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ab016fb52629b7d503d82ab8b0b0a64f9">reserved_56_63</a>               : 8;
<a name="l05120"></a>05120     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aa528b8e6a770d3380ed87ede722ebf11">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l05121"></a>05121     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a287c27d2887dad4ce7eaf3a498606804">reserved_49_51</a>               : 3;
<a name="l05122"></a>05122     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a82507a4fae5aa5ea5316188be57a73d3">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l05123"></a>05123     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aab38863eb4fd43a02919de91d2be2e8e">reserved_41_47</a>               : 7;
<a name="l05124"></a>05124     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0b53ed8269410cc15d113e55b4b4d971">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l05125"></a>05125     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ad7b55df03897a8f6649a77113b95126f">reserved_37_39</a>               : 3;
<a name="l05126"></a>05126     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a5828f0cb49fa83e7f8256ba16984ab8a">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA interrupt-enable */</span>
<a name="l05127"></a>05127     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0d8914813c7501d0a52810d531a68d07">reserved_34_35</a>               : 2;
<a name="l05128"></a>05128     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a1081347c51410434c1c0db0aa5da5546">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l05129"></a>05129     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac572b442fa3b358cf5e81a4ed8b1c0a9">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l05130"></a>05130     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a13faf3077e6e24a4a9d0d7f7859a17bf">reserved_31_31</a>               : 1;
<a name="l05131"></a>05131     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aeb47d559a20c4d7ec4b8edc24371eb44">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l05132"></a>05132     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a9f9bb9013047c84269b77b3112a83e95">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l05133"></a>05133     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aed18f2e8691dca91f05070259991c09e">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l05134"></a>05134     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac01914131ea3b1b192f701be37cd603a">reserved_25_27</a>               : 3;
<a name="l05135"></a>05135     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a971e2022d8e8679d8c3ad186def0a2b1">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l05136"></a>05136     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae92564069e9709f24e106dded87732e5">reserved_17_23</a>               : 7;
<a name="l05137"></a>05137     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a49fb2700d00d9849f181eb9a688a1930">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l05138"></a>05138     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a6bd6f6ec5e1320d1b2f85b51f85bd16d">reserved_8_15</a>                : 8;
<a name="l05139"></a>05139     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#afc3f862a24dc2df3ffdeff555efa6735">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l05140"></a>05140     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#af287c31bfe3cd2e89d12ba397a2ece38">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l05141"></a>05141     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a7f466c7f68caab9d662dd6d0a14b3ca6">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l05142"></a>05142     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a74e2d5da01ba2afc8542a303e0498f36">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l05143"></a>05143     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae223fc324a49ca505d36130508ab2da4">reserved_1_3</a>                 : 3;
<a name="l05144"></a>05144     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#abcbc6a89fbfe85f0bf699bcd8c6db7bf">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l05145"></a>05145 <span class="preprocessor">#else</span>
<a name="l05146"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#abcbc6a89fbfe85f0bf699bcd8c6db7bf">05146</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#abcbc6a89fbfe85f0bf699bcd8c6db7bf">iob</a>                          : 1;
<a name="l05147"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae223fc324a49ca505d36130508ab2da4">05147</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae223fc324a49ca505d36130508ab2da4">reserved_1_3</a>                 : 3;
<a name="l05148"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a74e2d5da01ba2afc8542a303e0498f36">05148</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a74e2d5da01ba2afc8542a303e0498f36">fpa</a>                          : 1;
<a name="l05149"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a7f466c7f68caab9d662dd6d0a14b3ca6">05149</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a7f466c7f68caab9d662dd6d0a14b3ca6">ipd</a>                          : 1;
<a name="l05150"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#af287c31bfe3cd2e89d12ba397a2ece38">05150</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#af287c31bfe3cd2e89d12ba397a2ece38">pip</a>                          : 1;
<a name="l05151"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#afc3f862a24dc2df3ffdeff555efa6735">05151</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#afc3f862a24dc2df3ffdeff555efa6735">pko</a>                          : 1;
<a name="l05152"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a6bd6f6ec5e1320d1b2f85b51f85bd16d">05152</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a6bd6f6ec5e1320d1b2f85b51f85bd16d">reserved_8_15</a>                : 8;
<a name="l05153"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a49fb2700d00d9849f181eb9a688a1930">05153</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a49fb2700d00d9849f181eb9a688a1930">sso</a>                          : 1;
<a name="l05154"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae92564069e9709f24e106dded87732e5">05154</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ae92564069e9709f24e106dded87732e5">reserved_17_23</a>               : 7;
<a name="l05155"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a971e2022d8e8679d8c3ad186def0a2b1">05155</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a971e2022d8e8679d8c3ad186def0a2b1">zip</a>                          : 1;
<a name="l05156"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac01914131ea3b1b192f701be37cd603a">05156</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac01914131ea3b1b192f701be37cd603a">reserved_25_27</a>               : 3;
<a name="l05157"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aed18f2e8691dca91f05070259991c09e">05157</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aed18f2e8691dca91f05070259991c09e">tim</a>                          : 1;
<a name="l05158"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a9f9bb9013047c84269b77b3112a83e95">05158</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a9f9bb9013047c84269b77b3112a83e95">rad</a>                          : 1;
<a name="l05159"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aeb47d559a20c4d7ec4b8edc24371eb44">05159</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aeb47d559a20c4d7ec4b8edc24371eb44">key</a>                          : 1;
<a name="l05160"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a13faf3077e6e24a4a9d0d7f7859a17bf">05160</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a13faf3077e6e24a4a9d0d7f7859a17bf">reserved_31_31</a>               : 1;
<a name="l05161"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac572b442fa3b358cf5e81a4ed8b1c0a9">05161</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ac572b442fa3b358cf5e81a4ed8b1c0a9">sli</a>                          : 1;
<a name="l05162"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a1081347c51410434c1c0db0aa5da5546">05162</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a1081347c51410434c1c0db0aa5da5546">dpi</a>                          : 1;
<a name="l05163"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0d8914813c7501d0a52810d531a68d07">05163</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0d8914813c7501d0a52810d531a68d07">reserved_34_35</a>               : 2;
<a name="l05164"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a5828f0cb49fa83e7f8256ba16984ab8a">05164</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a5828f0cb49fa83e7f8256ba16984ab8a">dpi_dma</a>                      : 1;
<a name="l05165"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ad7b55df03897a8f6649a77113b95126f">05165</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ad7b55df03897a8f6649a77113b95126f">reserved_37_39</a>               : 3;
<a name="l05166"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0b53ed8269410cc15d113e55b4b4d971">05166</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a0b53ed8269410cc15d113e55b4b4d971">dfa</a>                          : 1;
<a name="l05167"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aab38863eb4fd43a02919de91d2be2e8e">05167</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aab38863eb4fd43a02919de91d2be2e8e">reserved_41_47</a>               : 7;
<a name="l05168"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a82507a4fae5aa5ea5316188be57a73d3">05168</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a82507a4fae5aa5ea5316188be57a73d3">l2c</a>                          : 1;
<a name="l05169"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a287c27d2887dad4ce7eaf3a498606804">05169</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#a287c27d2887dad4ce7eaf3a498606804">reserved_49_51</a>               : 3;
<a name="l05170"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aa528b8e6a770d3380ed87ede722ebf11">05170</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#aa528b8e6a770d3380ed87ede722ebf11">trace</a>                        : 4;
<a name="l05171"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ab016fb52629b7d503d82ab8b0b0a64f9">05171</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html#ab016fb52629b7d503d82ab8b0b0a64f9">reserved_56_63</a>               : 8;
<a name="l05172"></a>05172 <span class="preprocessor">#endif</span>
<a name="l05173"></a>05173 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#af1b34b17196df5ac6bf3e12ccd314005">s</a>;
<a name="l05174"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#a50fc0d8fca6b4ac0ab4d5980b83d15c5">05174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__s.html">cvmx_ciu2_en_ppx_ip3_rml_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#a50fc0d8fca6b4ac0ab4d5980b83d15c5">cn68xx</a>;
<a name="l05175"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html">05175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_rml_cn68xxp1</a> {
<a name="l05176"></a>05176 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae0e133bb5bf25ef78b60463bcc70771b">reserved_56_63</a>               : 8;
<a name="l05178"></a>05178     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a6b5d5b90a0af68307c2a9b00a4e72b79">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l05179"></a>05179     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a131a96e03723da444f454c78a5152c63">reserved_49_51</a>               : 3;
<a name="l05180"></a>05180     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9a715b9c5324de77ab8467c071112af1">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l05181"></a>05181     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ab5ccf1137abde4368bc5c7c0eb9c473c">reserved_41_47</a>               : 7;
<a name="l05182"></a>05182     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a92fb4e372aec9c78f5c6b7c502a77871">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l05183"></a>05183     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a8bc9634f93ab3afb6a504bc72da99184">reserved_34_39</a>               : 6;
<a name="l05184"></a>05184     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#abca494dbb791e82aebad38c0a2e59fc1">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l05185"></a>05185     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a5970897763529d398af65289c8221aee">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l05186"></a>05186     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a30616e6ef6898921a8246549c9bbc7ff">reserved_31_31</a>               : 1;
<a name="l05187"></a>05187     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a13bab7fe48b4c20dc29c855668e803e9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l05188"></a>05188     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a2d2ab0a2128c1db3140060af48a4106a">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l05189"></a>05189     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae713b1e6a913509582893d32da37b5f7">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l05190"></a>05190     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a38c4fe6576e182e7a8203e15e1de25b2">reserved_25_27</a>               : 3;
<a name="l05191"></a>05191     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a57bc5588479506e04e87fb9cd3403a6b">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l05192"></a>05192     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#aaffdd0072faf66a9e54b585bcca9dda4">reserved_17_23</a>               : 7;
<a name="l05193"></a>05193     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a7a5f82051f0637b328e1f33fbf5e3ae4">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l05194"></a>05194     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a04c64fceddef431bea58d6767a24da45">reserved_8_15</a>                : 8;
<a name="l05195"></a>05195     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a64b3a1fcd243b14add3eeceb5a3411d2">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l05196"></a>05196     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9f892c1d6ee152c668b365089175ed2b">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l05197"></a>05197     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a3822775cd75c2b2ba6ba59538ad05704">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l05198"></a>05198     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a09534598e243c0604de25563f2ae70a5">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l05199"></a>05199     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a43794887445aac67bd9362d26bbf5149">reserved_1_3</a>                 : 3;
<a name="l05200"></a>05200     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae85581816d762a98a32befd56151917e">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l05201"></a>05201 <span class="preprocessor">#else</span>
<a name="l05202"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae85581816d762a98a32befd56151917e">05202</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae85581816d762a98a32befd56151917e">iob</a>                          : 1;
<a name="l05203"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a43794887445aac67bd9362d26bbf5149">05203</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a43794887445aac67bd9362d26bbf5149">reserved_1_3</a>                 : 3;
<a name="l05204"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a09534598e243c0604de25563f2ae70a5">05204</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a09534598e243c0604de25563f2ae70a5">fpa</a>                          : 1;
<a name="l05205"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a3822775cd75c2b2ba6ba59538ad05704">05205</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a3822775cd75c2b2ba6ba59538ad05704">ipd</a>                          : 1;
<a name="l05206"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9f892c1d6ee152c668b365089175ed2b">05206</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9f892c1d6ee152c668b365089175ed2b">pip</a>                          : 1;
<a name="l05207"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a64b3a1fcd243b14add3eeceb5a3411d2">05207</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a64b3a1fcd243b14add3eeceb5a3411d2">pko</a>                          : 1;
<a name="l05208"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a04c64fceddef431bea58d6767a24da45">05208</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a04c64fceddef431bea58d6767a24da45">reserved_8_15</a>                : 8;
<a name="l05209"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a7a5f82051f0637b328e1f33fbf5e3ae4">05209</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a7a5f82051f0637b328e1f33fbf5e3ae4">sso</a>                          : 1;
<a name="l05210"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#aaffdd0072faf66a9e54b585bcca9dda4">05210</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#aaffdd0072faf66a9e54b585bcca9dda4">reserved_17_23</a>               : 7;
<a name="l05211"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a57bc5588479506e04e87fb9cd3403a6b">05211</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a57bc5588479506e04e87fb9cd3403a6b">zip</a>                          : 1;
<a name="l05212"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a38c4fe6576e182e7a8203e15e1de25b2">05212</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a38c4fe6576e182e7a8203e15e1de25b2">reserved_25_27</a>               : 3;
<a name="l05213"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae713b1e6a913509582893d32da37b5f7">05213</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae713b1e6a913509582893d32da37b5f7">tim</a>                          : 1;
<a name="l05214"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a2d2ab0a2128c1db3140060af48a4106a">05214</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a2d2ab0a2128c1db3140060af48a4106a">rad</a>                          : 1;
<a name="l05215"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a13bab7fe48b4c20dc29c855668e803e9">05215</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a13bab7fe48b4c20dc29c855668e803e9">key</a>                          : 1;
<a name="l05216"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a30616e6ef6898921a8246549c9bbc7ff">05216</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a30616e6ef6898921a8246549c9bbc7ff">reserved_31_31</a>               : 1;
<a name="l05217"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a5970897763529d398af65289c8221aee">05217</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a5970897763529d398af65289c8221aee">sli</a>                          : 1;
<a name="l05218"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#abca494dbb791e82aebad38c0a2e59fc1">05218</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#abca494dbb791e82aebad38c0a2e59fc1">dpi</a>                          : 1;
<a name="l05219"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a8bc9634f93ab3afb6a504bc72da99184">05219</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a8bc9634f93ab3afb6a504bc72da99184">reserved_34_39</a>               : 6;
<a name="l05220"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a92fb4e372aec9c78f5c6b7c502a77871">05220</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a92fb4e372aec9c78f5c6b7c502a77871">dfa</a>                          : 1;
<a name="l05221"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ab5ccf1137abde4368bc5c7c0eb9c473c">05221</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ab5ccf1137abde4368bc5c7c0eb9c473c">reserved_41_47</a>               : 7;
<a name="l05222"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9a715b9c5324de77ab8467c071112af1">05222</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a9a715b9c5324de77ab8467c071112af1">l2c</a>                          : 1;
<a name="l05223"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a131a96e03723da444f454c78a5152c63">05223</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a131a96e03723da444f454c78a5152c63">reserved_49_51</a>               : 3;
<a name="l05224"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a6b5d5b90a0af68307c2a9b00a4e72b79">05224</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#a6b5d5b90a0af68307c2a9b00a4e72b79">trace</a>                        : 4;
<a name="l05225"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae0e133bb5bf25ef78b60463bcc70771b">05225</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml_1_1cvmx__ciu2__en__ppx__ip3__rml__cn68xxp1.html#ae0e133bb5bf25ef78b60463bcc70771b">reserved_56_63</a>               : 8;
<a name="l05226"></a>05226 <span class="preprocessor">#endif</span>
<a name="l05227"></a>05227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html#ab775fccb4900efe0ccfd76a712766bc0">cn68xxp1</a>;
<a name="l05228"></a>05228 };
<a name="l05229"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a531c0dfad5927d52c70b1facb014aa1b">05229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html" title="cvmx_ciu2_en_pp::_ip3_rml">cvmx_ciu2_en_ppx_ip3_rml</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml.html" title="cvmx_ciu2_en_pp::_ip3_rml">cvmx_ciu2_en_ppx_ip3_rml_t</a>;
<a name="l05230"></a>05230 <span class="comment"></span>
<a name="l05231"></a>05231 <span class="comment">/**</span>
<a name="l05232"></a>05232 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_rml_w1c</span>
<a name="l05233"></a>05233 <span class="comment"> */</span>
<a name="l05234"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html">05234</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1c">cvmx_ciu2_en_ppx_ip3_rml_w1c</a> {
<a name="l05235"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#a8ee0a0665cf3704ab1a8866619e68de2">05235</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#a8ee0a0665cf3704ab1a8866619e68de2">u64</a>;
<a name="l05236"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip3_rml_w1c_s</a> {
<a name="l05237"></a>05237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1f251697b2c8fa9ae28f4661d042031a">reserved_56_63</a>               : 8;
<a name="l05239"></a>05239     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a0ac86060db54cbc99d4f0dc518e27b9e">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l05240"></a>05240     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a61b74b958c34abd2b6e976b735d237aa">reserved_49_51</a>               : 3;
<a name="l05241"></a>05241     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aaaa7dd8b0451107770eb8e68e5dab5e7">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l05242"></a>05242     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#abee6b7a51688c30abcc6d1be6b2e80f3">reserved_41_47</a>               : 7;
<a name="l05243"></a>05243     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7af89484db7a1d343b04a9998716b24d">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a80829fa0353f6c163667cf40ff77ff23">reserved_37_39</a>               : 3;
<a name="l05245"></a>05245     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aa2c40252cf0c3351cf2fd89f6b24f0c5">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l05246"></a>05246     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a15c4398052ce834ceef7e0963c760a38">reserved_34_35</a>               : 2;
<a name="l05247"></a>05247     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7e6cdb3db2fb119eaacccc73ac3d3cc7">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l05248"></a>05248     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a9d900af683487034bcc2eb1891069bd8">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l05249"></a>05249     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1cfd4e34c6e3ed83b5aba237cb882737">reserved_31_31</a>               : 1;
<a name="l05250"></a>05250     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a070ebc28adab922cfcfc5212412c001c">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l05251"></a>05251     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae540aab5793f75e7aae2271785f987a6">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l05252"></a>05252     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae5d60b1bb7906f1d7080c206e03da875">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l05253"></a>05253     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ab6d2316135410010785e17bf8e764ad8">reserved_25_27</a>               : 3;
<a name="l05254"></a>05254     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a42a76257eb40e6af142f485bf097351e">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l05255"></a>05255     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a2500f6d8be4a947042da175fd263a2e1">reserved_17_23</a>               : 7;
<a name="l05256"></a>05256     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7cffd2b726d4be615debcecd18c09291">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l05257"></a>05257     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a471268d16fddfe3ad847eeac6711e7eb">reserved_8_15</a>                : 8;
<a name="l05258"></a>05258     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a032ba17b7d24c5ea648c129915e9b499">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l05259"></a>05259     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a4e1e58fdbbe9fd1b5fdcab22bc986db1">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l05260"></a>05260     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a998a938263816daf41e6376ecd52bd39">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l05261"></a>05261     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#adcd41ed9071f62f79aba76842ba2ff42">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l05262"></a>05262     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a185d4c407e8038504bb17e49649386f7">reserved_1_3</a>                 : 3;
<a name="l05263"></a>05263     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a20df28720b11490b68963976a5f66782">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l05264"></a>05264 <span class="preprocessor">#else</span>
<a name="l05265"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a20df28720b11490b68963976a5f66782">05265</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a20df28720b11490b68963976a5f66782">iob</a>                          : 1;
<a name="l05266"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a185d4c407e8038504bb17e49649386f7">05266</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a185d4c407e8038504bb17e49649386f7">reserved_1_3</a>                 : 3;
<a name="l05267"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#adcd41ed9071f62f79aba76842ba2ff42">05267</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#adcd41ed9071f62f79aba76842ba2ff42">fpa</a>                          : 1;
<a name="l05268"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a998a938263816daf41e6376ecd52bd39">05268</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a998a938263816daf41e6376ecd52bd39">ipd</a>                          : 1;
<a name="l05269"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a4e1e58fdbbe9fd1b5fdcab22bc986db1">05269</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a4e1e58fdbbe9fd1b5fdcab22bc986db1">pip</a>                          : 1;
<a name="l05270"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a032ba17b7d24c5ea648c129915e9b499">05270</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a032ba17b7d24c5ea648c129915e9b499">pko</a>                          : 1;
<a name="l05271"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a471268d16fddfe3ad847eeac6711e7eb">05271</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a471268d16fddfe3ad847eeac6711e7eb">reserved_8_15</a>                : 8;
<a name="l05272"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7cffd2b726d4be615debcecd18c09291">05272</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7cffd2b726d4be615debcecd18c09291">sso</a>                          : 1;
<a name="l05273"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a2500f6d8be4a947042da175fd263a2e1">05273</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a2500f6d8be4a947042da175fd263a2e1">reserved_17_23</a>               : 7;
<a name="l05274"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a42a76257eb40e6af142f485bf097351e">05274</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a42a76257eb40e6af142f485bf097351e">zip</a>                          : 1;
<a name="l05275"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ab6d2316135410010785e17bf8e764ad8">05275</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ab6d2316135410010785e17bf8e764ad8">reserved_25_27</a>               : 3;
<a name="l05276"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae5d60b1bb7906f1d7080c206e03da875">05276</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae5d60b1bb7906f1d7080c206e03da875">tim</a>                          : 1;
<a name="l05277"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae540aab5793f75e7aae2271785f987a6">05277</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#ae540aab5793f75e7aae2271785f987a6">rad</a>                          : 1;
<a name="l05278"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a070ebc28adab922cfcfc5212412c001c">05278</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a070ebc28adab922cfcfc5212412c001c">key</a>                          : 1;
<a name="l05279"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1cfd4e34c6e3ed83b5aba237cb882737">05279</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1cfd4e34c6e3ed83b5aba237cb882737">reserved_31_31</a>               : 1;
<a name="l05280"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a9d900af683487034bcc2eb1891069bd8">05280</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a9d900af683487034bcc2eb1891069bd8">sli</a>                          : 1;
<a name="l05281"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7e6cdb3db2fb119eaacccc73ac3d3cc7">05281</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7e6cdb3db2fb119eaacccc73ac3d3cc7">dpi</a>                          : 1;
<a name="l05282"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a15c4398052ce834ceef7e0963c760a38">05282</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a15c4398052ce834ceef7e0963c760a38">reserved_34_35</a>               : 2;
<a name="l05283"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aa2c40252cf0c3351cf2fd89f6b24f0c5">05283</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aa2c40252cf0c3351cf2fd89f6b24f0c5">dpi_dma</a>                      : 1;
<a name="l05284"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a80829fa0353f6c163667cf40ff77ff23">05284</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a80829fa0353f6c163667cf40ff77ff23">reserved_37_39</a>               : 3;
<a name="l05285"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7af89484db7a1d343b04a9998716b24d">05285</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a7af89484db7a1d343b04a9998716b24d">dfa</a>                          : 1;
<a name="l05286"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#abee6b7a51688c30abcc6d1be6b2e80f3">05286</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#abee6b7a51688c30abcc6d1be6b2e80f3">reserved_41_47</a>               : 7;
<a name="l05287"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aaaa7dd8b0451107770eb8e68e5dab5e7">05287</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#aaaa7dd8b0451107770eb8e68e5dab5e7">l2c</a>                          : 1;
<a name="l05288"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a61b74b958c34abd2b6e976b735d237aa">05288</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a61b74b958c34abd2b6e976b735d237aa">reserved_49_51</a>               : 3;
<a name="l05289"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a0ac86060db54cbc99d4f0dc518e27b9e">05289</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a0ac86060db54cbc99d4f0dc518e27b9e">trace</a>                        : 4;
<a name="l05290"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1f251697b2c8fa9ae28f4661d042031a">05290</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html#a1f251697b2c8fa9ae28f4661d042031a">reserved_56_63</a>               : 8;
<a name="l05291"></a>05291 <span class="preprocessor">#endif</span>
<a name="l05292"></a>05292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#acc839b93b8c964805795e696cfba3950">s</a>;
<a name="l05293"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#a37fa1306bf3d7f05d3d83a7cda4fef03">05293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip3_rml_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#a37fa1306bf3d7f05d3d83a7cda4fef03">cn68xx</a>;
<a name="l05294"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html">05294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_rml_w1c_cn68xxp1</a> {
<a name="l05295"></a>05295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05296"></a>05296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aec58516f0873689f3bb69b5fe57cf951">reserved_56_63</a>               : 8;
<a name="l05297"></a>05297     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3127d6904b4dc3eb3abfe4f2796067c7">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l05298"></a>05298     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a741e1e52f35a552a35ecc2b37e0226d5">reserved_49_51</a>               : 3;
<a name="l05299"></a>05299     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aab2d987be4e2ea9aaf6f2a9eef2ae247">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l05300"></a>05300     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae824debedb4cad1694a654fcc23aef9d">reserved_41_47</a>               : 7;
<a name="l05301"></a>05301     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae06a7e4f02fb3a750358c5b922af0c84">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l05302"></a>05302     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ac486eabddbe2a77100850b25ad02ff58">reserved_34_39</a>               : 6;
<a name="l05303"></a>05303     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7386967c428b1e6d3410e622388b5dfb">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l05304"></a>05304     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a4cee436f42195c2154e59091b6c2f2d3">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l05305"></a>05305     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aa05ed35576745e0f608b904fedcc4b2b">reserved_31_31</a>               : 1;
<a name="l05306"></a>05306     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7e99bc8f0b3444b99d31eb1e5a8f8740">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l05307"></a>05307     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a76e6df900a9d4a23c029d0f28ca1179e">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l05308"></a>05308     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6e1c602a911d272ee5861f108f375513">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l05309"></a>05309     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a0787aa8c9a3f99425e7a3d2368e2b20c">reserved_25_27</a>               : 3;
<a name="l05310"></a>05310     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a1f55d75e230957b52c265f9def09e4f3">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l05311"></a>05311     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a477850b01e2e01cb61d48bbaaaf8e661">reserved_17_23</a>               : 7;
<a name="l05312"></a>05312     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a05b3992397ae5fcac354a00a318246f7">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l05313"></a>05313     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6ad397e4baae4e712b357679bfe6754e">reserved_8_15</a>                : 8;
<a name="l05314"></a>05314     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3cead1a31213544352383d984349fec3">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l05315"></a>05315     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a26c50c1bdb79d0376dcd227f1591d12d">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l05316"></a>05316     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a047e0fd876b2aa4c3c9c82c73432d317">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l05317"></a>05317     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a848944b46f2277f05d09a15b8c2affcd">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l05318"></a>05318     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a88477da9234b3a371a9f274a4ffdfc6e">reserved_1_3</a>                 : 3;
<a name="l05319"></a>05319     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a139e8721e92fffda8584b87b75e0dfd4">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l05320"></a>05320 <span class="preprocessor">#else</span>
<a name="l05321"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a139e8721e92fffda8584b87b75e0dfd4">05321</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a139e8721e92fffda8584b87b75e0dfd4">iob</a>                          : 1;
<a name="l05322"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a88477da9234b3a371a9f274a4ffdfc6e">05322</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a88477da9234b3a371a9f274a4ffdfc6e">reserved_1_3</a>                 : 3;
<a name="l05323"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a848944b46f2277f05d09a15b8c2affcd">05323</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a848944b46f2277f05d09a15b8c2affcd">fpa</a>                          : 1;
<a name="l05324"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a047e0fd876b2aa4c3c9c82c73432d317">05324</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a047e0fd876b2aa4c3c9c82c73432d317">ipd</a>                          : 1;
<a name="l05325"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a26c50c1bdb79d0376dcd227f1591d12d">05325</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a26c50c1bdb79d0376dcd227f1591d12d">pip</a>                          : 1;
<a name="l05326"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3cead1a31213544352383d984349fec3">05326</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3cead1a31213544352383d984349fec3">pko</a>                          : 1;
<a name="l05327"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6ad397e4baae4e712b357679bfe6754e">05327</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6ad397e4baae4e712b357679bfe6754e">reserved_8_15</a>                : 8;
<a name="l05328"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a05b3992397ae5fcac354a00a318246f7">05328</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a05b3992397ae5fcac354a00a318246f7">sso</a>                          : 1;
<a name="l05329"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a477850b01e2e01cb61d48bbaaaf8e661">05329</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a477850b01e2e01cb61d48bbaaaf8e661">reserved_17_23</a>               : 7;
<a name="l05330"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a1f55d75e230957b52c265f9def09e4f3">05330</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a1f55d75e230957b52c265f9def09e4f3">zip</a>                          : 1;
<a name="l05331"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a0787aa8c9a3f99425e7a3d2368e2b20c">05331</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a0787aa8c9a3f99425e7a3d2368e2b20c">reserved_25_27</a>               : 3;
<a name="l05332"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6e1c602a911d272ee5861f108f375513">05332</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a6e1c602a911d272ee5861f108f375513">tim</a>                          : 1;
<a name="l05333"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a76e6df900a9d4a23c029d0f28ca1179e">05333</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a76e6df900a9d4a23c029d0f28ca1179e">rad</a>                          : 1;
<a name="l05334"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7e99bc8f0b3444b99d31eb1e5a8f8740">05334</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7e99bc8f0b3444b99d31eb1e5a8f8740">key</a>                          : 1;
<a name="l05335"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aa05ed35576745e0f608b904fedcc4b2b">05335</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aa05ed35576745e0f608b904fedcc4b2b">reserved_31_31</a>               : 1;
<a name="l05336"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a4cee436f42195c2154e59091b6c2f2d3">05336</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a4cee436f42195c2154e59091b6c2f2d3">sli</a>                          : 1;
<a name="l05337"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7386967c428b1e6d3410e622388b5dfb">05337</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a7386967c428b1e6d3410e622388b5dfb">dpi</a>                          : 1;
<a name="l05338"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ac486eabddbe2a77100850b25ad02ff58">05338</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ac486eabddbe2a77100850b25ad02ff58">reserved_34_39</a>               : 6;
<a name="l05339"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae06a7e4f02fb3a750358c5b922af0c84">05339</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae06a7e4f02fb3a750358c5b922af0c84">dfa</a>                          : 1;
<a name="l05340"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae824debedb4cad1694a654fcc23aef9d">05340</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#ae824debedb4cad1694a654fcc23aef9d">reserved_41_47</a>               : 7;
<a name="l05341"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aab2d987be4e2ea9aaf6f2a9eef2ae247">05341</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aab2d987be4e2ea9aaf6f2a9eef2ae247">l2c</a>                          : 1;
<a name="l05342"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a741e1e52f35a552a35ecc2b37e0226d5">05342</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a741e1e52f35a552a35ecc2b37e0226d5">reserved_49_51</a>               : 3;
<a name="l05343"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3127d6904b4dc3eb3abfe4f2796067c7">05343</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#a3127d6904b4dc3eb3abfe4f2796067c7">trace</a>                        : 4;
<a name="l05344"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aec58516f0873689f3bb69b5fe57cf951">05344</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1c_1_1cvmx__ciu2__en__ppx__ip3__rml__w1c__cn68xxp1.html#aec58516f0873689f3bb69b5fe57cf951">reserved_56_63</a>               : 8;
<a name="l05345"></a>05345 <span class="preprocessor">#endif</span>
<a name="l05346"></a>05346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html#a8597198dddc1a2ddf32d0514699bc53f">cn68xxp1</a>;
<a name="l05347"></a>05347 };
<a name="l05348"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa1a01950b7334ece3a40b34c72e9ea8b">05348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1c">cvmx_ciu2_en_ppx_ip3_rml_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1c">cvmx_ciu2_en_ppx_ip3_rml_w1c_t</a>;
<a name="l05349"></a>05349 <span class="comment"></span>
<a name="l05350"></a>05350 <span class="comment">/**</span>
<a name="l05351"></a>05351 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_rml_w1s</span>
<a name="l05352"></a>05352 <span class="comment"> */</span>
<a name="l05353"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html">05353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1s">cvmx_ciu2_en_ppx_ip3_rml_w1s</a> {
<a name="l05354"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#a82655a5cea5537b45397a6edb9f93df0">05354</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#a82655a5cea5537b45397a6edb9f93df0">u64</a>;
<a name="l05355"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html">05355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip3_rml_w1s_s</a> {
<a name="l05356"></a>05356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05357"></a>05357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa5b2a89fd8476204107e447afb0d45c0">reserved_56_63</a>               : 8;
<a name="l05358"></a>05358     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a989c925c28c8c0a7cc24627f6c39e7e8">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l05359"></a>05359     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aab4e6107a301b37ea2693c20533320c1">reserved_49_51</a>               : 3;
<a name="l05360"></a>05360     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a882357a89a6aa8aaae1a92efb07a1fac">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l05361"></a>05361     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#afdda6b8a0abc56c0949c618923f7a1f6">reserved_41_47</a>               : 7;
<a name="l05362"></a>05362     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a608a77cac1b44aa45a2cb0d256d30d70">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l05363"></a>05363     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a09993abd1bf6e7832273cb1dc418251c">reserved_37_39</a>               : 3;
<a name="l05364"></a>05364     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#af0251ce0a362046d8ecefeb5af3f4261">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l05365"></a>05365     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac94716e58c42c748014efae70694dc8b">reserved_34_35</a>               : 2;
<a name="l05366"></a>05366     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a44f8cf1a9322403b304e86ee7c97c193">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l05367"></a>05367     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a1df840b7657c30ecc116d07263f090c3">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l05368"></a>05368     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a6aaa3ea808937f27515287a70e555790">reserved_31_31</a>               : 1;
<a name="l05369"></a>05369     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8c8b57518de300dc4c1fec97d9b88b98">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l05370"></a>05370     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ab6609732b14c87c612d95660671b0b77">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l05371"></a>05371     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a29d560f70d826b47468266bb6751c55a">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l05372"></a>05372     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aed747d7c03f2d863db654512b92d2be5">reserved_25_27</a>               : 3;
<a name="l05373"></a>05373     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5c1e2cfd768bba4c5a440108afcdcbb4">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l05374"></a>05374     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a00a6758e6c4eb6e15b24e2bb5729a028">reserved_17_23</a>               : 7;
<a name="l05375"></a>05375     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ad71081c0574106fcddbfade618f6d99a">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l05376"></a>05376     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a196edd94e937c8993e3495d26c909882">reserved_8_15</a>                : 8;
<a name="l05377"></a>05377     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#accfaae32d4f7128ec255aed7ccde72f1">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l05378"></a>05378     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac33cd818ad1fe26bd10fe332e7a2fac4">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l05379"></a>05379     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8f078bd1181341d40f638723e62fdb87">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l05380"></a>05380     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5030f89851cb0199f3404fb709ca7793">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l05381"></a>05381     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a9dc2aa3e289e3dd73cb0c98dc0549955">reserved_1_3</a>                 : 3;
<a name="l05382"></a>05382     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa10472328152a1f36e432d464995025e">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l05383"></a>05383 <span class="preprocessor">#else</span>
<a name="l05384"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa10472328152a1f36e432d464995025e">05384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa10472328152a1f36e432d464995025e">iob</a>                          : 1;
<a name="l05385"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a9dc2aa3e289e3dd73cb0c98dc0549955">05385</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a9dc2aa3e289e3dd73cb0c98dc0549955">reserved_1_3</a>                 : 3;
<a name="l05386"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5030f89851cb0199f3404fb709ca7793">05386</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5030f89851cb0199f3404fb709ca7793">fpa</a>                          : 1;
<a name="l05387"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8f078bd1181341d40f638723e62fdb87">05387</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8f078bd1181341d40f638723e62fdb87">ipd</a>                          : 1;
<a name="l05388"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac33cd818ad1fe26bd10fe332e7a2fac4">05388</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac33cd818ad1fe26bd10fe332e7a2fac4">pip</a>                          : 1;
<a name="l05389"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#accfaae32d4f7128ec255aed7ccde72f1">05389</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#accfaae32d4f7128ec255aed7ccde72f1">pko</a>                          : 1;
<a name="l05390"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a196edd94e937c8993e3495d26c909882">05390</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a196edd94e937c8993e3495d26c909882">reserved_8_15</a>                : 8;
<a name="l05391"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ad71081c0574106fcddbfade618f6d99a">05391</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ad71081c0574106fcddbfade618f6d99a">sso</a>                          : 1;
<a name="l05392"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a00a6758e6c4eb6e15b24e2bb5729a028">05392</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a00a6758e6c4eb6e15b24e2bb5729a028">reserved_17_23</a>               : 7;
<a name="l05393"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5c1e2cfd768bba4c5a440108afcdcbb4">05393</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a5c1e2cfd768bba4c5a440108afcdcbb4">zip</a>                          : 1;
<a name="l05394"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aed747d7c03f2d863db654512b92d2be5">05394</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aed747d7c03f2d863db654512b92d2be5">reserved_25_27</a>               : 3;
<a name="l05395"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a29d560f70d826b47468266bb6751c55a">05395</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a29d560f70d826b47468266bb6751c55a">tim</a>                          : 1;
<a name="l05396"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ab6609732b14c87c612d95660671b0b77">05396</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ab6609732b14c87c612d95660671b0b77">rad</a>                          : 1;
<a name="l05397"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8c8b57518de300dc4c1fec97d9b88b98">05397</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a8c8b57518de300dc4c1fec97d9b88b98">key</a>                          : 1;
<a name="l05398"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a6aaa3ea808937f27515287a70e555790">05398</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a6aaa3ea808937f27515287a70e555790">reserved_31_31</a>               : 1;
<a name="l05399"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a1df840b7657c30ecc116d07263f090c3">05399</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a1df840b7657c30ecc116d07263f090c3">sli</a>                          : 1;
<a name="l05400"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a44f8cf1a9322403b304e86ee7c97c193">05400</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a44f8cf1a9322403b304e86ee7c97c193">dpi</a>                          : 1;
<a name="l05401"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac94716e58c42c748014efae70694dc8b">05401</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#ac94716e58c42c748014efae70694dc8b">reserved_34_35</a>               : 2;
<a name="l05402"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#af0251ce0a362046d8ecefeb5af3f4261">05402</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#af0251ce0a362046d8ecefeb5af3f4261">dpi_dma</a>                      : 1;
<a name="l05403"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a09993abd1bf6e7832273cb1dc418251c">05403</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a09993abd1bf6e7832273cb1dc418251c">reserved_37_39</a>               : 3;
<a name="l05404"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a608a77cac1b44aa45a2cb0d256d30d70">05404</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a608a77cac1b44aa45a2cb0d256d30d70">dfa</a>                          : 1;
<a name="l05405"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#afdda6b8a0abc56c0949c618923f7a1f6">05405</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#afdda6b8a0abc56c0949c618923f7a1f6">reserved_41_47</a>               : 7;
<a name="l05406"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a882357a89a6aa8aaae1a92efb07a1fac">05406</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a882357a89a6aa8aaae1a92efb07a1fac">l2c</a>                          : 1;
<a name="l05407"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aab4e6107a301b37ea2693c20533320c1">05407</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aab4e6107a301b37ea2693c20533320c1">reserved_49_51</a>               : 3;
<a name="l05408"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a989c925c28c8c0a7cc24627f6c39e7e8">05408</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#a989c925c28c8c0a7cc24627f6c39e7e8">trace</a>                        : 4;
<a name="l05409"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa5b2a89fd8476204107e447afb0d45c0">05409</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html#aa5b2a89fd8476204107e447afb0d45c0">reserved_56_63</a>               : 8;
<a name="l05410"></a>05410 <span class="preprocessor">#endif</span>
<a name="l05411"></a>05411 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#a52dfc7b70cfec9819e8c5a35f3e27291">s</a>;
<a name="l05412"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#afd4082b760c96177da4fce0dcbc3d98c">05412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip3_rml_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#afd4082b760c96177da4fce0dcbc3d98c">cn68xx</a>;
<a name="l05413"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html">05413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip3_rml_w1s_cn68xxp1</a> {
<a name="l05414"></a>05414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05415"></a>05415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#aa6d8460962a6f05a0a72f3d9f2de713f">reserved_56_63</a>               : 8;
<a name="l05416"></a>05416     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a01cb83e9c1fdc1fdb11dafcc0b4c85df">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l05417"></a>05417     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ac288815702c58702ef3d78aa1d15091b">reserved_49_51</a>               : 3;
<a name="l05418"></a>05418     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abba3afe803c19507af936e42a3a71675">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l05419"></a>05419     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#af3a25ad59324edd75ce729e9e9faf751">reserved_41_47</a>               : 7;
<a name="l05420"></a>05420     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a0cd0821db1c01542ec9b51859c60a0fe">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l05421"></a>05421     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ab69b288ad57576ef6c189ed1a8ae7ff8">reserved_34_39</a>               : 6;
<a name="l05422"></a>05422     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ad76bcdc41c53449e5cc631c56e1daeb7">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l05423"></a>05423     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a5f41dab5468c2b3f4475d4e04c6f97bf">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l05424"></a>05424     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a277af71575e0477224c0b3a6114758b9">reserved_31_31</a>               : 1;
<a name="l05425"></a>05425     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a050edb578f2091e04b6c48e596254f3e">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l05426"></a>05426     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a8b5f2328c41f27e60201414a2b924f90">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l05427"></a>05427     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adc9c52c473f07af7d0d4f6575f62df11">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l05428"></a>05428     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#afc0a83b16abea05b43abdc782b4a2470">reserved_25_27</a>               : 3;
<a name="l05429"></a>05429     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a4f5df98d1cc88579ccbabf700d981d87">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l05430"></a>05430     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abc9b0ad069daa099948a557f734a6593">reserved_17_23</a>               : 7;
<a name="l05431"></a>05431     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a3e0a4630dc421fe33f3afa3cbe3631e9">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l05432"></a>05432     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adec6edb1517267f2944126536d704ad2">reserved_8_15</a>                : 8;
<a name="l05433"></a>05433     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a1c919975833a0b10e0fa8045979c4ec4">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l05434"></a>05434     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a23abf2642233c25edf6c530ca670efe7">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a716a2e03502b403710edc330995143c0">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l05436"></a>05436     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a565c766ea4d15adaa13ba91bf6b476cc">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a9b77ebe7d3f063e322494a137887d0a6">reserved_1_3</a>                 : 3;
<a name="l05438"></a>05438     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a688115446264a51f2a3821da09920ff9">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l05439"></a>05439 <span class="preprocessor">#else</span>
<a name="l05440"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a688115446264a51f2a3821da09920ff9">05440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a688115446264a51f2a3821da09920ff9">iob</a>                          : 1;
<a name="l05441"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a9b77ebe7d3f063e322494a137887d0a6">05441</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a9b77ebe7d3f063e322494a137887d0a6">reserved_1_3</a>                 : 3;
<a name="l05442"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a565c766ea4d15adaa13ba91bf6b476cc">05442</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a565c766ea4d15adaa13ba91bf6b476cc">fpa</a>                          : 1;
<a name="l05443"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a716a2e03502b403710edc330995143c0">05443</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a716a2e03502b403710edc330995143c0">ipd</a>                          : 1;
<a name="l05444"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a23abf2642233c25edf6c530ca670efe7">05444</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a23abf2642233c25edf6c530ca670efe7">pip</a>                          : 1;
<a name="l05445"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a1c919975833a0b10e0fa8045979c4ec4">05445</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a1c919975833a0b10e0fa8045979c4ec4">pko</a>                          : 1;
<a name="l05446"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adec6edb1517267f2944126536d704ad2">05446</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adec6edb1517267f2944126536d704ad2">reserved_8_15</a>                : 8;
<a name="l05447"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a3e0a4630dc421fe33f3afa3cbe3631e9">05447</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a3e0a4630dc421fe33f3afa3cbe3631e9">sso</a>                          : 1;
<a name="l05448"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abc9b0ad069daa099948a557f734a6593">05448</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abc9b0ad069daa099948a557f734a6593">reserved_17_23</a>               : 7;
<a name="l05449"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a4f5df98d1cc88579ccbabf700d981d87">05449</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a4f5df98d1cc88579ccbabf700d981d87">zip</a>                          : 1;
<a name="l05450"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#afc0a83b16abea05b43abdc782b4a2470">05450</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#afc0a83b16abea05b43abdc782b4a2470">reserved_25_27</a>               : 3;
<a name="l05451"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adc9c52c473f07af7d0d4f6575f62df11">05451</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#adc9c52c473f07af7d0d4f6575f62df11">tim</a>                          : 1;
<a name="l05452"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a8b5f2328c41f27e60201414a2b924f90">05452</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a8b5f2328c41f27e60201414a2b924f90">rad</a>                          : 1;
<a name="l05453"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a050edb578f2091e04b6c48e596254f3e">05453</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a050edb578f2091e04b6c48e596254f3e">key</a>                          : 1;
<a name="l05454"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a277af71575e0477224c0b3a6114758b9">05454</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a277af71575e0477224c0b3a6114758b9">reserved_31_31</a>               : 1;
<a name="l05455"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a5f41dab5468c2b3f4475d4e04c6f97bf">05455</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a5f41dab5468c2b3f4475d4e04c6f97bf">sli</a>                          : 1;
<a name="l05456"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ad76bcdc41c53449e5cc631c56e1daeb7">05456</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ad76bcdc41c53449e5cc631c56e1daeb7">dpi</a>                          : 1;
<a name="l05457"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ab69b288ad57576ef6c189ed1a8ae7ff8">05457</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ab69b288ad57576ef6c189ed1a8ae7ff8">reserved_34_39</a>               : 6;
<a name="l05458"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a0cd0821db1c01542ec9b51859c60a0fe">05458</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a0cd0821db1c01542ec9b51859c60a0fe">dfa</a>                          : 1;
<a name="l05459"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#af3a25ad59324edd75ce729e9e9faf751">05459</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#af3a25ad59324edd75ce729e9e9faf751">reserved_41_47</a>               : 7;
<a name="l05460"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abba3afe803c19507af936e42a3a71675">05460</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#abba3afe803c19507af936e42a3a71675">l2c</a>                          : 1;
<a name="l05461"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ac288815702c58702ef3d78aa1d15091b">05461</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#ac288815702c58702ef3d78aa1d15091b">reserved_49_51</a>               : 3;
<a name="l05462"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a01cb83e9c1fdc1fdb11dafcc0b4c85df">05462</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#a01cb83e9c1fdc1fdb11dafcc0b4c85df">trace</a>                        : 4;
<a name="l05463"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#aa6d8460962a6f05a0a72f3d9f2de713f">05463</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__rml__w1s_1_1cvmx__ciu2__en__ppx__ip3__rml__w1s__cn68xxp1.html#aa6d8460962a6f05a0a72f3d9f2de713f">reserved_56_63</a>               : 8;
<a name="l05464"></a>05464 <span class="preprocessor">#endif</span>
<a name="l05465"></a>05465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html#a6d8210cdc18144275688be28b0980c61">cn68xxp1</a>;
<a name="l05466"></a>05466 };
<a name="l05467"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a38891abb2e924b61ea58849a98206bbc">05467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1s">cvmx_ciu2_en_ppx_ip3_rml_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip3_rml_w1s">cvmx_ciu2_en_ppx_ip3_rml_w1s_t</a>;
<a name="l05468"></a>05468 <span class="comment"></span>
<a name="l05469"></a>05469 <span class="comment">/**</span>
<a name="l05470"></a>05470 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wdog</span>
<a name="l05471"></a>05471 <span class="comment"> */</span>
<a name="l05472"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html">05472</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html" title="cvmx_ciu2_en_pp::_ip3_wdog">cvmx_ciu2_en_ppx_ip3_wdog</a> {
<a name="l05473"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#ab3d9b08bebf45af3d551a236d3cd869f">05473</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#ab3d9b08bebf45af3d551a236d3cd869f">u64</a>;
<a name="l05474"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html">05474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html">cvmx_ciu2_en_ppx_ip3_wdog_s</a> {
<a name="l05475"></a>05475 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05476"></a>05476 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#a47c52e2b7f6fed7176ec0bb282639f02">reserved_32_63</a>               : 32;
<a name="l05477"></a>05477     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#aa2602abbcee2313d4c65938eb5c8b8c1">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupt-enable */</span>
<a name="l05478"></a>05478 <span class="preprocessor">#else</span>
<a name="l05479"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#aa2602abbcee2313d4c65938eb5c8b8c1">05479</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#aa2602abbcee2313d4c65938eb5c8b8c1">wdog</a>                         : 32;
<a name="l05480"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#a47c52e2b7f6fed7176ec0bb282639f02">05480</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html#a47c52e2b7f6fed7176ec0bb282639f02">reserved_32_63</a>               : 32;
<a name="l05481"></a>05481 <span class="preprocessor">#endif</span>
<a name="l05482"></a>05482 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#a266ce128179a4a9d999dbbe66b265d6c">s</a>;
<a name="l05483"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#a25283896522ced56415e541f4b52b75e">05483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html">cvmx_ciu2_en_ppx_ip3_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#a25283896522ced56415e541f4b52b75e">cn68xx</a>;
<a name="l05484"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#a4a9da695422e36b2a38ad2c8a0f8e76e">05484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog_1_1cvmx__ciu2__en__ppx__ip3__wdog__s.html">cvmx_ciu2_en_ppx_ip3_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html#a4a9da695422e36b2a38ad2c8a0f8e76e">cn68xxp1</a>;
<a name="l05485"></a>05485 };
<a name="l05486"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a709d9a495389470ed2d4e6972584d4c6">05486</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html" title="cvmx_ciu2_en_pp::_ip3_wdog">cvmx_ciu2_en_ppx_ip3_wdog</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog.html" title="cvmx_ciu2_en_pp::_ip3_wdog">cvmx_ciu2_en_ppx_ip3_wdog_t</a>;
<a name="l05487"></a>05487 <span class="comment"></span>
<a name="l05488"></a>05488 <span class="comment">/**</span>
<a name="l05489"></a>05489 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wdog_w1c</span>
<a name="l05490"></a>05490 <span class="comment"> */</span>
<a name="l05491"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html">05491</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1c">cvmx_ciu2_en_ppx_ip3_wdog_w1c</a> {
<a name="l05492"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#a173a7144b019d19e927c828689ae4d0b">05492</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#a173a7144b019d19e927c828689ae4d0b">u64</a>;
<a name="l05493"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html">05493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1c_s</a> {
<a name="l05494"></a>05494 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#aa04c66c6425f5c927d2088f670be1f75">reserved_32_63</a>               : 32;
<a name="l05496"></a>05496     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#a7f5e8d00a7d66b11bcdd3c8fd3f1525f">wdog</a>                         : 32; <span class="comment">/**&lt; write 1 to clear CIU2_EN_xx_yy_WDOG */</span>
<a name="l05497"></a>05497 <span class="preprocessor">#else</span>
<a name="l05498"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#a7f5e8d00a7d66b11bcdd3c8fd3f1525f">05498</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#a7f5e8d00a7d66b11bcdd3c8fd3f1525f">wdog</a>                         : 32;
<a name="l05499"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#aa04c66c6425f5c927d2088f670be1f75">05499</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html#aa04c66c6425f5c927d2088f670be1f75">reserved_32_63</a>               : 32;
<a name="l05500"></a>05500 <span class="preprocessor">#endif</span>
<a name="l05501"></a>05501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#a281e817e1416cd7be902314979ee2222">s</a>;
<a name="l05502"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#afd9c4a0e849ce4572a7e33a3bb25b294">05502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#afd9c4a0e849ce4572a7e33a3bb25b294">cn68xx</a>;
<a name="l05503"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#a523a303a9ee51d84e3dc4dc675a2e590">05503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html#a523a303a9ee51d84e3dc4dc675a2e590">cn68xxp1</a>;
<a name="l05504"></a>05504 };
<a name="l05505"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa810efea1b2523bba046b9a53b755288">05505</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1c">cvmx_ciu2_en_ppx_ip3_wdog_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1c">cvmx_ciu2_en_ppx_ip3_wdog_w1c_t</a>;
<a name="l05506"></a>05506 <span class="comment"></span>
<a name="l05507"></a>05507 <span class="comment">/**</span>
<a name="l05508"></a>05508 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wdog_w1s</span>
<a name="l05509"></a>05509 <span class="comment"> */</span>
<a name="l05510"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html">05510</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1s">cvmx_ciu2_en_ppx_ip3_wdog_w1s</a> {
<a name="l05511"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a52192ca7027997bd7b4ed837d1a9a8cb">05511</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a52192ca7027997bd7b4ed837d1a9a8cb">u64</a>;
<a name="l05512"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html">05512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1s_s</a> {
<a name="l05513"></a>05513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05514"></a>05514 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#a1ef23ce961a110960efbf02145866a6f">reserved_32_63</a>               : 32;
<a name="l05515"></a>05515     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#aeb9fcb3c7d9e3dcfc352757149cd7360">wdog</a>                         : 32; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WDOG[WDOG] */</span>
<a name="l05516"></a>05516 <span class="preprocessor">#else</span>
<a name="l05517"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#aeb9fcb3c7d9e3dcfc352757149cd7360">05517</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#aeb9fcb3c7d9e3dcfc352757149cd7360">wdog</a>                         : 32;
<a name="l05518"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#a1ef23ce961a110960efbf02145866a6f">05518</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html#a1ef23ce961a110960efbf02145866a6f">reserved_32_63</a>               : 32;
<a name="l05519"></a>05519 <span class="preprocessor">#endif</span>
<a name="l05520"></a>05520 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a40e0a9021524bfb680b31939af5296dd">s</a>;
<a name="l05521"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a0c7f1ed87a8f789901c40ac63a47f09c">05521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a0c7f1ed87a8f789901c40ac63a47f09c">cn68xx</a>;
<a name="l05522"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a55e9be48c03ffb83de5363e3f4ecf830">05522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip3__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html#a55e9be48c03ffb83de5363e3f4ecf830">cn68xxp1</a>;
<a name="l05523"></a>05523 };
<a name="l05524"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa6802ab9bba52055cb34041a7c89a63f">05524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1s">cvmx_ciu2_en_ppx_ip3_wdog_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wdog_w1s">cvmx_ciu2_en_ppx_ip3_wdog_w1s_t</a>;
<a name="l05525"></a>05525 <span class="comment"></span>
<a name="l05526"></a>05526 <span class="comment">/**</span>
<a name="l05527"></a>05527 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wrkq</span>
<a name="l05528"></a>05528 <span class="comment"> */</span>
<a name="l05529"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html">05529</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html" title="cvmx_ciu2_en_pp::_ip3_wrkq">cvmx_ciu2_en_ppx_ip3_wrkq</a> {
<a name="l05530"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#a2125ffde3b3559828b333debfa521c89">05530</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#a2125ffde3b3559828b333debfa521c89">u64</a>;
<a name="l05531"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html">05531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_s</a> {
<a name="l05532"></a>05532 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05533"></a>05533 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html#a4cea983d3dc49ec2b640f3041178c0b3">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupt-enable */</span>
<a name="l05534"></a>05534 <span class="preprocessor">#else</span>
<a name="l05535"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html#a4cea983d3dc49ec2b640f3041178c0b3">05535</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html#a4cea983d3dc49ec2b640f3041178c0b3">workq</a>                        : 64;
<a name="l05536"></a>05536 <span class="preprocessor">#endif</span>
<a name="l05537"></a>05537 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#a6c23118b4fe84b5dfb2bd4ffc3062b37">s</a>;
<a name="l05538"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#ab18f16b354b16af5abd7c22fde050216">05538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#ab18f16b354b16af5abd7c22fde050216">cn68xx</a>;
<a name="l05539"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#a7946c90494b0710559fbcc689106a7ec">05539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq_1_1cvmx__ciu2__en__ppx__ip3__wrkq__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html#a7946c90494b0710559fbcc689106a7ec">cn68xxp1</a>;
<a name="l05540"></a>05540 };
<a name="l05541"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acb14385728937e0b3988e5229788633c">05541</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html" title="cvmx_ciu2_en_pp::_ip3_wrkq">cvmx_ciu2_en_ppx_ip3_wrkq</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq.html" title="cvmx_ciu2_en_pp::_ip3_wrkq">cvmx_ciu2_en_ppx_ip3_wrkq_t</a>;
<a name="l05542"></a>05542 <span class="comment"></span>
<a name="l05543"></a>05543 <span class="comment">/**</span>
<a name="l05544"></a>05544 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wrkq_w1c</span>
<a name="l05545"></a>05545 <span class="comment"> */</span>
<a name="l05546"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html">05546</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1c">cvmx_ciu2_en_ppx_ip3_wrkq_w1c</a> {
<a name="l05547"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#a6ba6a3f6b98c657f013a4c5b89a2c068">05547</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#a6ba6a3f6b98c657f013a4c5b89a2c068">u64</a>;
<a name="l05548"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html">05548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1c_s</a> {
<a name="l05549"></a>05549 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05550"></a>05550 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html#a9024a76d3449e3de03ff8673a6a98e27">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l05551"></a>05551 <span class="comment">                                                         For W1C bits, write 1 to clear the corresponding</span>
<a name="l05552"></a>05552 <span class="comment">                                                         CIU2_EN_xx_yy_WRKQ,write 0 to retain previous value */</span>
<a name="l05553"></a>05553 <span class="preprocessor">#else</span>
<a name="l05554"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html#a9024a76d3449e3de03ff8673a6a98e27">05554</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html#a9024a76d3449e3de03ff8673a6a98e27">workq</a>                        : 64;
<a name="l05555"></a>05555 <span class="preprocessor">#endif</span>
<a name="l05556"></a>05556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#a94ac7b28ff3e31d35eb195e9223f7102">s</a>;
<a name="l05557"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#aa1f31096098c01521900d57f785c62d0">05557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#aa1f31096098c01521900d57f785c62d0">cn68xx</a>;
<a name="l05558"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#ac62a568a00132ceb0873616bd83e3864">05558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html#ac62a568a00132ceb0873616bd83e3864">cn68xxp1</a>;
<a name="l05559"></a>05559 };
<a name="l05560"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6d2f5789420974abb0583b49193e1b3b">05560</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1c">cvmx_ciu2_en_ppx_ip3_wrkq_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1c">cvmx_ciu2_en_ppx_ip3_wrkq_w1c_t</a>;
<a name="l05561"></a>05561 <span class="comment"></span>
<a name="l05562"></a>05562 <span class="comment">/**</span>
<a name="l05563"></a>05563 <span class="comment"> * cvmx_ciu2_en_pp#_ip3_wrkq_w1s</span>
<a name="l05564"></a>05564 <span class="comment"> */</span>
<a name="l05565"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html">05565</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1s">cvmx_ciu2_en_ppx_ip3_wrkq_w1s</a> {
<a name="l05566"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#ae9c3452ae568194f28cc778c2102b5a5">05566</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#ae9c3452ae568194f28cc778c2102b5a5">u64</a>;
<a name="l05567"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html">05567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1s_s</a> {
<a name="l05568"></a>05568 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05569"></a>05569 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html#afd52706038dbc927d535864a23008e70">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l05570"></a>05570 <span class="comment">                                                         1 bit/group. For all W1S bits, write 1 to enable</span>
<a name="l05571"></a>05571 <span class="comment">                                                         corresponding CIU2_EN_xx_yy_WRKQ[WORKQ] bit,</span>
<a name="l05572"></a>05572 <span class="comment">                                                         writing 0 to retain previous value. */</span>
<a name="l05573"></a>05573 <span class="preprocessor">#else</span>
<a name="l05574"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html#afd52706038dbc927d535864a23008e70">05574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html#afd52706038dbc927d535864a23008e70">workq</a>                        : 64;
<a name="l05575"></a>05575 <span class="preprocessor">#endif</span>
<a name="l05576"></a>05576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#a564e332f3f7919f02a3f234e405e9ff7">s</a>;
<a name="l05577"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#ab80a9a7907b2eee037a7f1fd37d52cd5">05577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#ab80a9a7907b2eee037a7f1fd37d52cd5">cn68xx</a>;
<a name="l05578"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#a653e90030ecf91880ae19ec864514b03">05578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip3__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip3__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip3_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html#a653e90030ecf91880ae19ec864514b03">cn68xxp1</a>;
<a name="l05579"></a>05579 };
<a name="l05580"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a139463414397afe50dc3c11fcf06807e">05580</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1s">cvmx_ciu2_en_ppx_ip3_wrkq_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip3__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip3_wrkq_w1s">cvmx_ciu2_en_ppx_ip3_wrkq_w1s_t</a>;
<a name="l05581"></a>05581 <span class="comment"></span>
<a name="l05582"></a>05582 <span class="comment">/**</span>
<a name="l05583"></a>05583 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_gpio</span>
<a name="l05584"></a>05584 <span class="comment"> */</span>
<a name="l05585"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html">05585</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html" title="cvmx_ciu2_en_pp::_ip4_gpio">cvmx_ciu2_en_ppx_ip4_gpio</a> {
<a name="l05586"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#af85eae62ec886ba9128e9f7fcd2e49da">05586</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#af85eae62ec886ba9128e9f7fcd2e49da">u64</a>;
<a name="l05587"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html">05587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html">cvmx_ciu2_en_ppx_ip4_gpio_s</a> {
<a name="l05588"></a>05588 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05589"></a>05589 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca6332a1e8cb8ec6f55122b7a64cfaeb">reserved_16_63</a>               : 48;
<a name="l05590"></a>05590     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca9bbe21dc5de7e564ab2e61f2c56f7c">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt-enable */</span>
<a name="l05591"></a>05591 <span class="preprocessor">#else</span>
<a name="l05592"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca9bbe21dc5de7e564ab2e61f2c56f7c">05592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca9bbe21dc5de7e564ab2e61f2c56f7c">gpio</a>                         : 16;
<a name="l05593"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca6332a1e8cb8ec6f55122b7a64cfaeb">05593</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html#aca6332a1e8cb8ec6f55122b7a64cfaeb">reserved_16_63</a>               : 48;
<a name="l05594"></a>05594 <span class="preprocessor">#endif</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#a18dc5eebb5256ebc003660a12e5206bc">s</a>;
<a name="l05596"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#ace6c38011f6da3b00c94cd296ea3e25b">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html">cvmx_ciu2_en_ppx_ip4_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#ace6c38011f6da3b00c94cd296ea3e25b">cn68xx</a>;
<a name="l05597"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#a45374da976829a6d824f47feb36640ab">05597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio_1_1cvmx__ciu2__en__ppx__ip4__gpio__s.html">cvmx_ciu2_en_ppx_ip4_gpio_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html#a45374da976829a6d824f47feb36640ab">cn68xxp1</a>;
<a name="l05598"></a>05598 };
<a name="l05599"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1c1db33bbccce65619662efd86483d71">05599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html" title="cvmx_ciu2_en_pp::_ip4_gpio">cvmx_ciu2_en_ppx_ip4_gpio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio.html" title="cvmx_ciu2_en_pp::_ip4_gpio">cvmx_ciu2_en_ppx_ip4_gpio_t</a>;
<a name="l05600"></a>05600 <span class="comment"></span>
<a name="l05601"></a>05601 <span class="comment">/**</span>
<a name="l05602"></a>05602 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_gpio_w1c</span>
<a name="l05603"></a>05603 <span class="comment"> */</span>
<a name="l05604"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html">05604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1c">cvmx_ciu2_en_ppx_ip4_gpio_w1c</a> {
<a name="l05605"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#a568b477ab9efc958fa0a2f46272349b5">05605</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#a568b477ab9efc958fa0a2f46272349b5">u64</a>;
<a name="l05606"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html">05606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1c_s</a> {
<a name="l05607"></a>05607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05608"></a>05608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#a0d1d1d808fe6191e7c3f6a563c97b97f">reserved_16_63</a>               : 48;
<a name="l05609"></a>05609     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#adeacb4186a3db29b60c0814d20f38e46">gpio</a>                         : 16; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_GPIO[GPIO] */</span>
<a name="l05610"></a>05610 <span class="preprocessor">#else</span>
<a name="l05611"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#adeacb4186a3db29b60c0814d20f38e46">05611</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#adeacb4186a3db29b60c0814d20f38e46">gpio</a>                         : 16;
<a name="l05612"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#a0d1d1d808fe6191e7c3f6a563c97b97f">05612</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html#a0d1d1d808fe6191e7c3f6a563c97b97f">reserved_16_63</a>               : 48;
<a name="l05613"></a>05613 <span class="preprocessor">#endif</span>
<a name="l05614"></a>05614 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#aa5255a5d98b07da4fa6ffebfa62de38c">s</a>;
<a name="l05615"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#ab4b886e79f555a789f35607863fd3e98">05615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#ab4b886e79f555a789f35607863fd3e98">cn68xx</a>;
<a name="l05616"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#a0bfe05eb1853fc3c319b884c093e6c35">05616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1c_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html#a0bfe05eb1853fc3c319b884c093e6c35">cn68xxp1</a>;
<a name="l05617"></a>05617 };
<a name="l05618"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aed8b41ca98027f00e70c7a6ca41b4ba2">05618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1c">cvmx_ciu2_en_ppx_ip4_gpio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1c">cvmx_ciu2_en_ppx_ip4_gpio_w1c_t</a>;
<a name="l05619"></a>05619 <span class="comment"></span>
<a name="l05620"></a>05620 <span class="comment">/**</span>
<a name="l05621"></a>05621 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_gpio_w1s</span>
<a name="l05622"></a>05622 <span class="comment"> */</span>
<a name="l05623"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html">05623</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1s">cvmx_ciu2_en_ppx_ip4_gpio_w1s</a> {
<a name="l05624"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#a45f9308a3274cbe16edbf6ae30f67e23">05624</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#a45f9308a3274cbe16edbf6ae30f67e23">u64</a>;
<a name="l05625"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1s_s</a> {
<a name="l05626"></a>05626 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05627"></a>05627 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a1779ccc8b9b318e0f11ec86bab6d75ef">reserved_16_63</a>               : 48;
<a name="l05628"></a>05628     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a6e61cf4f57e5e8b5f32e85e916a6a7f1">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupt enable,write 1 to enable CIU2_EN */</span>
<a name="l05629"></a>05629 <span class="preprocessor">#else</span>
<a name="l05630"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a6e61cf4f57e5e8b5f32e85e916a6a7f1">05630</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a6e61cf4f57e5e8b5f32e85e916a6a7f1">gpio</a>                         : 16;
<a name="l05631"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a1779ccc8b9b318e0f11ec86bab6d75ef">05631</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html#a1779ccc8b9b318e0f11ec86bab6d75ef">reserved_16_63</a>               : 48;
<a name="l05632"></a>05632 <span class="preprocessor">#endif</span>
<a name="l05633"></a>05633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#a6bd409d6ff740121d4b0d1c4ef7f997a">s</a>;
<a name="l05634"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#a03d0f8755b1ed46a1eb5ed0cf4379fe6">05634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#a03d0f8755b1ed46a1eb5ed0cf4379fe6">cn68xx</a>;
<a name="l05635"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#acd7af66757fe5c0367d32f2782ae7656">05635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__gpio__w1s_1_1cvmx__ciu2__en__ppx__ip4__gpio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_gpio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html#acd7af66757fe5c0367d32f2782ae7656">cn68xxp1</a>;
<a name="l05636"></a>05636 };
<a name="l05637"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4fc6b16eeb827d56c4086317cb004b8b">05637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1s">cvmx_ciu2_en_ppx_ip4_gpio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__gpio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_gpio_w1s">cvmx_ciu2_en_ppx_ip4_gpio_w1s_t</a>;
<a name="l05638"></a>05638 <span class="comment"></span>
<a name="l05639"></a>05639 <span class="comment">/**</span>
<a name="l05640"></a>05640 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_io</span>
<a name="l05641"></a>05641 <span class="comment"> */</span>
<a name="l05642"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html">05642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html" title="cvmx_ciu2_en_pp::_ip4_io">cvmx_ciu2_en_ppx_ip4_io</a> {
<a name="l05643"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#a834689b3d7e48d7748ff77a844f97984">05643</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#a834689b3d7e48d7748ff77a844f97984">u64</a>;
<a name="l05644"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html">05644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html">cvmx_ciu2_en_ppx_ip4_io_s</a> {
<a name="l05645"></a>05645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05646"></a>05646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6019d11d9fe0ff780aa5c807882a60b9">reserved_34_63</a>               : 30;
<a name="l05647"></a>05647     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6acce46150373580a1d66eefb40404ab">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt-enable */</span>
<a name="l05648"></a>05648     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a1718aa5f27a6248102bf1eda8800d016">reserved_18_31</a>               : 14;
<a name="l05649"></a>05649     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#aecb92c6f39e5990fb777c6d6546677b2">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA interrupt-enable */</span>
<a name="l05650"></a>05650     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a20a85cf777fb6005e68d39f748b330ed">reserved_13_15</a>               : 3;
<a name="l05651"></a>05651     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#add36a669e8fe5d3bddf51dfe86aed525">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit interrupt-enable</span>
<a name="l05652"></a>05652 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l05653"></a>05653     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a2e8e00e603b6f601cd676a1b555e23be">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI  interrupt-enable */</span>
<a name="l05654"></a>05654     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a0a9766406286d11520b26f53398e7c46">reserved_4_7</a>                 : 4;
<a name="l05655"></a>05655     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a883f064c02fa83b9e94e04bad2b4c687">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt-enable */</span>
<a name="l05656"></a>05656 <span class="preprocessor">#else</span>
<a name="l05657"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a883f064c02fa83b9e94e04bad2b4c687">05657</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a883f064c02fa83b9e94e04bad2b4c687">pci_intr</a>                     : 4;
<a name="l05658"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a0a9766406286d11520b26f53398e7c46">05658</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a0a9766406286d11520b26f53398e7c46">reserved_4_7</a>                 : 4;
<a name="l05659"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a2e8e00e603b6f601cd676a1b555e23be">05659</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a2e8e00e603b6f601cd676a1b555e23be">pci_msi</a>                      : 4;
<a name="l05660"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#add36a669e8fe5d3bddf51dfe86aed525">05660</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#add36a669e8fe5d3bddf51dfe86aed525">msired</a>                       : 1;
<a name="l05661"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a20a85cf777fb6005e68d39f748b330ed">05661</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a20a85cf777fb6005e68d39f748b330ed">reserved_13_15</a>               : 3;
<a name="l05662"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#aecb92c6f39e5990fb777c6d6546677b2">05662</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#aecb92c6f39e5990fb777c6d6546677b2">pci_inta</a>                     : 2;
<a name="l05663"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a1718aa5f27a6248102bf1eda8800d016">05663</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a1718aa5f27a6248102bf1eda8800d016">reserved_18_31</a>               : 14;
<a name="l05664"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6acce46150373580a1d66eefb40404ab">05664</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6acce46150373580a1d66eefb40404ab">pem</a>                          : 2;
<a name="l05665"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6019d11d9fe0ff780aa5c807882a60b9">05665</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html#a6019d11d9fe0ff780aa5c807882a60b9">reserved_34_63</a>               : 30;
<a name="l05666"></a>05666 <span class="preprocessor">#endif</span>
<a name="l05667"></a>05667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#aa4fc53b2e592c407c6eab0d336adebb9">s</a>;
<a name="l05668"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#acd0ea04b98f661bf55b878b1e4c8922d">05668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html">cvmx_ciu2_en_ppx_ip4_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#acd0ea04b98f661bf55b878b1e4c8922d">cn68xx</a>;
<a name="l05669"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#a5221926a55e4f5f570b9154f47029b00">05669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io_1_1cvmx__ciu2__en__ppx__ip4__io__s.html">cvmx_ciu2_en_ppx_ip4_io_s</a>      <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html#a5221926a55e4f5f570b9154f47029b00">cn68xxp1</a>;
<a name="l05670"></a>05670 };
<a name="l05671"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9e7e3eb84214637a5635fdc4f61f7275">05671</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html" title="cvmx_ciu2_en_pp::_ip4_io">cvmx_ciu2_en_ppx_ip4_io</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io.html" title="cvmx_ciu2_en_pp::_ip4_io">cvmx_ciu2_en_ppx_ip4_io_t</a>;
<a name="l05672"></a>05672 <span class="comment"></span>
<a name="l05673"></a>05673 <span class="comment">/**</span>
<a name="l05674"></a>05674 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_io_w1c</span>
<a name="l05675"></a>05675 <span class="comment"> */</span>
<a name="l05676"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html">05676</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html" title="cvmx_ciu2_en_pp::_ip4_io_w1c">cvmx_ciu2_en_ppx_ip4_io_w1c</a> {
<a name="l05677"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#a81e00e63150a3b153645a1292a831748">05677</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#a81e00e63150a3b153645a1292a831748">u64</a>;
<a name="l05678"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html">05678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html">cvmx_ciu2_en_ppx_ip4_io_w1c_s</a> {
<a name="l05679"></a>05679 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05680"></a>05680 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a38e086fa66f8f1ea3655a228f9b0bc58">reserved_34_63</a>               : 30;
<a name="l05681"></a>05681     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a57733c52bdb4aee70f7596d9c819a430">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l05682"></a>05682     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#ada8b4c10e553fba6518cce49e32fffe1">reserved_18_31</a>               : 14;
<a name="l05683"></a>05683     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a737918f87553770f6ca26434facb4c52">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l05684"></a>05684     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a79f7b547ce391987b9545d6f1d05e08d">reserved_13_15</a>               : 3;
<a name="l05685"></a>05685     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a5e1a95059f864ef68b6b6847cfdc55d9">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l05686"></a>05686 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l05687"></a>05687     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#abf7fb2a7ff0128e6041abafdedef9f91">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l05688"></a>05688     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a4a1a3fb676563f9b19067ac14e5e3ba7">reserved_4_7</a>                 : 4;
<a name="l05689"></a>05689     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a1d3b94da2f8f8e12b3c6976a8ae089e3">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l05690"></a>05690 <span class="preprocessor">#else</span>
<a name="l05691"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a1d3b94da2f8f8e12b3c6976a8ae089e3">05691</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a1d3b94da2f8f8e12b3c6976a8ae089e3">pci_intr</a>                     : 4;
<a name="l05692"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a4a1a3fb676563f9b19067ac14e5e3ba7">05692</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a4a1a3fb676563f9b19067ac14e5e3ba7">reserved_4_7</a>                 : 4;
<a name="l05693"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#abf7fb2a7ff0128e6041abafdedef9f91">05693</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#abf7fb2a7ff0128e6041abafdedef9f91">pci_msi</a>                      : 4;
<a name="l05694"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a5e1a95059f864ef68b6b6847cfdc55d9">05694</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a5e1a95059f864ef68b6b6847cfdc55d9">msired</a>                       : 1;
<a name="l05695"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a79f7b547ce391987b9545d6f1d05e08d">05695</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a79f7b547ce391987b9545d6f1d05e08d">reserved_13_15</a>               : 3;
<a name="l05696"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a737918f87553770f6ca26434facb4c52">05696</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a737918f87553770f6ca26434facb4c52">pci_inta</a>                     : 2;
<a name="l05697"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#ada8b4c10e553fba6518cce49e32fffe1">05697</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#ada8b4c10e553fba6518cce49e32fffe1">reserved_18_31</a>               : 14;
<a name="l05698"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a57733c52bdb4aee70f7596d9c819a430">05698</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a57733c52bdb4aee70f7596d9c819a430">pem</a>                          : 2;
<a name="l05699"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a38e086fa66f8f1ea3655a228f9b0bc58">05699</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html#a38e086fa66f8f1ea3655a228f9b0bc58">reserved_34_63</a>               : 30;
<a name="l05700"></a>05700 <span class="preprocessor">#endif</span>
<a name="l05701"></a>05701 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#aff71513b6c5cdba89ed12b383554e113">s</a>;
<a name="l05702"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#ac382ad6fc3815cebb728962978642596">05702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html">cvmx_ciu2_en_ppx_ip4_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#ac382ad6fc3815cebb728962978642596">cn68xx</a>;
<a name="l05703"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#afeacca79447a0401d984cad83760c06a">05703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1c_1_1cvmx__ciu2__en__ppx__ip4__io__w1c__s.html">cvmx_ciu2_en_ppx_ip4_io_w1c_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html#afeacca79447a0401d984cad83760c06a">cn68xxp1</a>;
<a name="l05704"></a>05704 };
<a name="l05705"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9926aeb568d41e143a6fe1b490a8abfd">05705</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html" title="cvmx_ciu2_en_pp::_ip4_io_w1c">cvmx_ciu2_en_ppx_ip4_io_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1c.html" title="cvmx_ciu2_en_pp::_ip4_io_w1c">cvmx_ciu2_en_ppx_ip4_io_w1c_t</a>;
<a name="l05706"></a>05706 <span class="comment"></span>
<a name="l05707"></a>05707 <span class="comment">/**</span>
<a name="l05708"></a>05708 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_io_w1s</span>
<a name="l05709"></a>05709 <span class="comment"> */</span>
<a name="l05710"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html">05710</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html" title="cvmx_ciu2_en_pp::_ip4_io_w1s">cvmx_ciu2_en_ppx_ip4_io_w1s</a> {
<a name="l05711"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#a9889e699a9de104985df2fa8655f5a4d">05711</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#a9889e699a9de104985df2fa8655f5a4d">u64</a>;
<a name="l05712"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html">05712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html">cvmx_ciu2_en_ppx_ip4_io_w1s_s</a> {
<a name="l05713"></a>05713 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05714"></a>05714 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a7e918ac06e580a309d70307e2cff4add">reserved_34_63</a>               : 30;
<a name="l05715"></a>05715     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#af6215beae9bd77030666447f4d838deb">pem</a>                          : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l05716"></a>05716     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a5d2bc38b91ccb355504d15e82c782e4f">reserved_18_31</a>               : 14;
<a name="l05717"></a>05717     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2e7c70d9fb23d1a878a448c669137804">pci_inta</a>                     : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l05718"></a>05718     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a148cff981d03d98bd4688ac5ae2957e4">reserved_13_15</a>               : 3;
<a name="l05719"></a>05719     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a82c73971f4022637289cfd69d3345e4c">msired</a>                       : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l05720"></a>05720 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l05721"></a>05721     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a12e54aff903722d04a943f8880ec31ba">pci_msi</a>                      : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l05722"></a>05722     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#ae02899e971432a3a5927e9846d38f903">reserved_4_7</a>                 : 4;
<a name="l05723"></a>05723     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2c057dc422870ddec387f8a0b23fae9a">pci_intr</a>                     : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l05724"></a>05724 <span class="preprocessor">#else</span>
<a name="l05725"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2c057dc422870ddec387f8a0b23fae9a">05725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2c057dc422870ddec387f8a0b23fae9a">pci_intr</a>                     : 4;
<a name="l05726"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#ae02899e971432a3a5927e9846d38f903">05726</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#ae02899e971432a3a5927e9846d38f903">reserved_4_7</a>                 : 4;
<a name="l05727"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a12e54aff903722d04a943f8880ec31ba">05727</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a12e54aff903722d04a943f8880ec31ba">pci_msi</a>                      : 4;
<a name="l05728"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a82c73971f4022637289cfd69d3345e4c">05728</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a82c73971f4022637289cfd69d3345e4c">msired</a>                       : 1;
<a name="l05729"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a148cff981d03d98bd4688ac5ae2957e4">05729</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a148cff981d03d98bd4688ac5ae2957e4">reserved_13_15</a>               : 3;
<a name="l05730"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2e7c70d9fb23d1a878a448c669137804">05730</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a2e7c70d9fb23d1a878a448c669137804">pci_inta</a>                     : 2;
<a name="l05731"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a5d2bc38b91ccb355504d15e82c782e4f">05731</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a5d2bc38b91ccb355504d15e82c782e4f">reserved_18_31</a>               : 14;
<a name="l05732"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#af6215beae9bd77030666447f4d838deb">05732</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#af6215beae9bd77030666447f4d838deb">pem</a>                          : 2;
<a name="l05733"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a7e918ac06e580a309d70307e2cff4add">05733</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html#a7e918ac06e580a309d70307e2cff4add">reserved_34_63</a>               : 30;
<a name="l05734"></a>05734 <span class="preprocessor">#endif</span>
<a name="l05735"></a>05735 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#afab555b1750c00f2c3c9a1051caf42cb">s</a>;
<a name="l05736"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#abae46e85ea5b0570d6a36c007b11470b">05736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html">cvmx_ciu2_en_ppx_ip4_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#abae46e85ea5b0570d6a36c007b11470b">cn68xx</a>;
<a name="l05737"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#a66b761e82194f0fc5c8a470c02a482c5">05737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__io__w1s_1_1cvmx__ciu2__en__ppx__ip4__io__w1s__s.html">cvmx_ciu2_en_ppx_ip4_io_w1s_s</a>  <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html#a66b761e82194f0fc5c8a470c02a482c5">cn68xxp1</a>;
<a name="l05738"></a>05738 };
<a name="l05739"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a694bb4c0265d1661b97ae393b1c4afa3">05739</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html" title="cvmx_ciu2_en_pp::_ip4_io_w1s">cvmx_ciu2_en_ppx_ip4_io_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__io__w1s.html" title="cvmx_ciu2_en_pp::_ip4_io_w1s">cvmx_ciu2_en_ppx_ip4_io_w1s_t</a>;
<a name="l05740"></a>05740 <span class="comment"></span>
<a name="l05741"></a>05741 <span class="comment">/**</span>
<a name="l05742"></a>05742 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mbox</span>
<a name="l05743"></a>05743 <span class="comment"> */</span>
<a name="l05744"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html">05744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html" title="cvmx_ciu2_en_pp::_ip4_mbox">cvmx_ciu2_en_ppx_ip4_mbox</a> {
<a name="l05745"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#aaaa95217c320b47d99fadd52ba6e1428">05745</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#aaaa95217c320b47d99fadd52ba6e1428">u64</a>;
<a name="l05746"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html">05746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html">cvmx_ciu2_en_ppx_ip4_mbox_s</a> {
<a name="l05747"></a>05747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05748"></a>05748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a394d7aecab455f0102b5bbeba223d04a">reserved_4_63</a>                : 60;
<a name="l05749"></a>05749     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a5389c83becd41df33c38d4811ad166f3">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt-enable, use with CIU2_MBOX</span>
<a name="l05750"></a>05750 <span class="comment">                                                         to generate CIU2_SRC_xx_yy_MBOX */</span>
<a name="l05751"></a>05751 <span class="preprocessor">#else</span>
<a name="l05752"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a5389c83becd41df33c38d4811ad166f3">05752</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a5389c83becd41df33c38d4811ad166f3">mbox</a>                         : 4;
<a name="l05753"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a394d7aecab455f0102b5bbeba223d04a">05753</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html#a394d7aecab455f0102b5bbeba223d04a">reserved_4_63</a>                : 60;
<a name="l05754"></a>05754 <span class="preprocessor">#endif</span>
<a name="l05755"></a>05755 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#a4c940ce22e494a845417ab6ce9018dde">s</a>;
<a name="l05756"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#af5b27d4a00ebc2040a52cf528817e9ce">05756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html">cvmx_ciu2_en_ppx_ip4_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#af5b27d4a00ebc2040a52cf528817e9ce">cn68xx</a>;
<a name="l05757"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#a86b55f1eb182c6ca429f2a1ea3c3eac5">05757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox_1_1cvmx__ciu2__en__ppx__ip4__mbox__s.html">cvmx_ciu2_en_ppx_ip4_mbox_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html#a86b55f1eb182c6ca429f2a1ea3c3eac5">cn68xxp1</a>;
<a name="l05758"></a>05758 };
<a name="l05759"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a5eb300470b161aaf06ef99e2f7ffcb7f">05759</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html" title="cvmx_ciu2_en_pp::_ip4_mbox">cvmx_ciu2_en_ppx_ip4_mbox</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox.html" title="cvmx_ciu2_en_pp::_ip4_mbox">cvmx_ciu2_en_ppx_ip4_mbox_t</a>;
<a name="l05760"></a>05760 <span class="comment"></span>
<a name="l05761"></a>05761 <span class="comment">/**</span>
<a name="l05762"></a>05762 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mbox_w1c</span>
<a name="l05763"></a>05763 <span class="comment"> */</span>
<a name="l05764"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html">05764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1c">cvmx_ciu2_en_ppx_ip4_mbox_w1c</a> {
<a name="l05765"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a160676655df5830675c7f59b643647ef">05765</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a160676655df5830675c7f59b643647ef">u64</a>;
<a name="l05766"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html">05766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1c_s</a> {
<a name="l05767"></a>05767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05768"></a>05768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aa34b12886d93134b69b96cc70fe0ef8a">reserved_4_63</a>                : 60;
<a name="l05769"></a>05769     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aeba695b8960eeaf76f18751ca44befce">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l05770"></a>05770 <span class="preprocessor">#else</span>
<a name="l05771"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aeba695b8960eeaf76f18751ca44befce">05771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aeba695b8960eeaf76f18751ca44befce">mbox</a>                         : 4;
<a name="l05772"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aa34b12886d93134b69b96cc70fe0ef8a">05772</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html#aa34b12886d93134b69b96cc70fe0ef8a">reserved_4_63</a>                : 60;
<a name="l05773"></a>05773 <span class="preprocessor">#endif</span>
<a name="l05774"></a>05774 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a941a29e9d2a5e3e330c20469f21cb597">s</a>;
<a name="l05775"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a96dc064e335db3aeb82a601fdb18259b">05775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a96dc064e335db3aeb82a601fdb18259b">cn68xx</a>;
<a name="l05776"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a3eb88361d0a27ce952dd6acf83591805">05776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1c_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html#a3eb88361d0a27ce952dd6acf83591805">cn68xxp1</a>;
<a name="l05777"></a>05777 };
<a name="l05778"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a50fcdcef583cf1ad018cc231739c4baa">05778</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1c">cvmx_ciu2_en_ppx_ip4_mbox_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1c">cvmx_ciu2_en_ppx_ip4_mbox_w1c_t</a>;
<a name="l05779"></a>05779 <span class="comment"></span>
<a name="l05780"></a>05780 <span class="comment">/**</span>
<a name="l05781"></a>05781 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mbox_w1s</span>
<a name="l05782"></a>05782 <span class="comment"> */</span>
<a name="l05783"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html">05783</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1s">cvmx_ciu2_en_ppx_ip4_mbox_w1s</a> {
<a name="l05784"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#a32f9ddfa3b6582b85d34c3391da346e2">05784</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#a32f9ddfa3b6582b85d34c3391da346e2">u64</a>;
<a name="l05785"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html">05785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1s_s</a> {
<a name="l05786"></a>05786 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05787"></a>05787 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a1c0d5249711a51b869256a3a18bfb397">reserved_4_63</a>                : 60;
<a name="l05788"></a>05788     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a21aa12762dc1b166a22a4ccb5414cc0b">mbox</a>                         : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MBOX[MBOX] */</span>
<a name="l05789"></a>05789 <span class="preprocessor">#else</span>
<a name="l05790"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a21aa12762dc1b166a22a4ccb5414cc0b">05790</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a21aa12762dc1b166a22a4ccb5414cc0b">mbox</a>                         : 4;
<a name="l05791"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a1c0d5249711a51b869256a3a18bfb397">05791</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html#a1c0d5249711a51b869256a3a18bfb397">reserved_4_63</a>                : 60;
<a name="l05792"></a>05792 <span class="preprocessor">#endif</span>
<a name="l05793"></a>05793 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#ad0c857cec5ba59249f433eacb6956355">s</a>;
<a name="l05794"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#af1df173883cfe2331a3c252e12bdca3c">05794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#af1df173883cfe2331a3c252e12bdca3c">cn68xx</a>;
<a name="l05795"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#a5554ad2701bbefe1654ac558157c9519">05795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mbox__w1s_1_1cvmx__ciu2__en__ppx__ip4__mbox__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mbox_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html#a5554ad2701bbefe1654ac558157c9519">cn68xxp1</a>;
<a name="l05796"></a>05796 };
<a name="l05797"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abfeedab7750c3460f75642a928cdf8de">05797</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1s">cvmx_ciu2_en_ppx_ip4_mbox_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mbox__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mbox_w1s">cvmx_ciu2_en_ppx_ip4_mbox_w1s_t</a>;
<a name="l05798"></a>05798 <span class="comment"></span>
<a name="l05799"></a>05799 <span class="comment">/**</span>
<a name="l05800"></a>05800 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mem</span>
<a name="l05801"></a>05801 <span class="comment"> */</span>
<a name="l05802"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html">05802</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html" title="cvmx_ciu2_en_pp::_ip4_mem">cvmx_ciu2_en_ppx_ip4_mem</a> {
<a name="l05803"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#a57c68464cacfb556aa78246bf5f729ea">05803</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#a57c68464cacfb556aa78246bf5f729ea">u64</a>;
<a name="l05804"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html">05804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html">cvmx_ciu2_en_ppx_ip4_mem_s</a> {
<a name="l05805"></a>05805 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05806"></a>05806 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#a38e0315f9da75cc0489739ffb9625b9a">reserved_4_63</a>                : 60;
<a name="l05807"></a>05807     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#ad729d4052545917b4467f1a48635e79a">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt-enable */</span>
<a name="l05808"></a>05808 <span class="preprocessor">#else</span>
<a name="l05809"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#ad729d4052545917b4467f1a48635e79a">05809</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#ad729d4052545917b4467f1a48635e79a">lmc</a>                          : 4;
<a name="l05810"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#a38e0315f9da75cc0489739ffb9625b9a">05810</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html#a38e0315f9da75cc0489739ffb9625b9a">reserved_4_63</a>                : 60;
<a name="l05811"></a>05811 <span class="preprocessor">#endif</span>
<a name="l05812"></a>05812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#a15e69a7b18c7049f63f653f57d2dc5d6">s</a>;
<a name="l05813"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#aebabc3e3365a39537763e05049a8b32f">05813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html">cvmx_ciu2_en_ppx_ip4_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#aebabc3e3365a39537763e05049a8b32f">cn68xx</a>;
<a name="l05814"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#adc71aac3439b80c61f7be6f68fbdb9fa">05814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem_1_1cvmx__ciu2__en__ppx__ip4__mem__s.html">cvmx_ciu2_en_ppx_ip4_mem_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html#adc71aac3439b80c61f7be6f68fbdb9fa">cn68xxp1</a>;
<a name="l05815"></a>05815 };
<a name="l05816"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a022c8269ec01e54a6d9cb55c272f052f">05816</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html" title="cvmx_ciu2_en_pp::_ip4_mem">cvmx_ciu2_en_ppx_ip4_mem</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem.html" title="cvmx_ciu2_en_pp::_ip4_mem">cvmx_ciu2_en_ppx_ip4_mem_t</a>;
<a name="l05817"></a>05817 <span class="comment"></span>
<a name="l05818"></a>05818 <span class="comment">/**</span>
<a name="l05819"></a>05819 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mem_w1c</span>
<a name="l05820"></a>05820 <span class="comment"> */</span>
<a name="l05821"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html">05821</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1c">cvmx_ciu2_en_ppx_ip4_mem_w1c</a> {
<a name="l05822"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#a63b4f40f16668f3f7ff1d80b95b10adb">05822</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#a63b4f40f16668f3f7ff1d80b95b10adb">u64</a>;
<a name="l05823"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html">05823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1c_s</a> {
<a name="l05824"></a>05824 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05825"></a>05825 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#ab9d94773b360bcfea70608284f8f1ddd">reserved_4_63</a>                : 60;
<a name="l05826"></a>05826     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#a8ecea5d6b97440a7abff0b601d3eb9e5">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l05827"></a>05827 <span class="preprocessor">#else</span>
<a name="l05828"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#a8ecea5d6b97440a7abff0b601d3eb9e5">05828</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#a8ecea5d6b97440a7abff0b601d3eb9e5">lmc</a>                          : 4;
<a name="l05829"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#ab9d94773b360bcfea70608284f8f1ddd">05829</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html#ab9d94773b360bcfea70608284f8f1ddd">reserved_4_63</a>                : 60;
<a name="l05830"></a>05830 <span class="preprocessor">#endif</span>
<a name="l05831"></a>05831 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#ad5cf1642a63e4454eae5f6d5c954bffc">s</a>;
<a name="l05832"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#a1f71b7896e652c08b6a2d14cbf323b6f">05832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#a1f71b7896e652c08b6a2d14cbf323b6f">cn68xx</a>;
<a name="l05833"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#aa0c9e4c07d56188258e4b56dee14afb1">05833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1c_1_1cvmx__ciu2__en__ppx__ip4__mem__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html#aa0c9e4c07d56188258e4b56dee14afb1">cn68xxp1</a>;
<a name="l05834"></a>05834 };
<a name="l05835"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afe4ff2ba9455cc582f06851ad680e9ff">05835</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1c">cvmx_ciu2_en_ppx_ip4_mem_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1c">cvmx_ciu2_en_ppx_ip4_mem_w1c_t</a>;
<a name="l05836"></a>05836 <span class="comment"></span>
<a name="l05837"></a>05837 <span class="comment">/**</span>
<a name="l05838"></a>05838 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mem_w1s</span>
<a name="l05839"></a>05839 <span class="comment"> */</span>
<a name="l05840"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html">05840</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1s">cvmx_ciu2_en_ppx_ip4_mem_w1s</a> {
<a name="l05841"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#aa849b83ba6165e971b068b8b34b90109">05841</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#aa849b83ba6165e971b068b8b34b90109">u64</a>;
<a name="l05842"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html">05842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1s_s</a> {
<a name="l05843"></a>05843 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05844"></a>05844 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a81f559da09ec17dd5cac38902eb91162">reserved_4_63</a>                : 60;
<a name="l05845"></a>05845     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a684367f145dfd1f078d37732d93e1f45">lmc</a>                          : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l05846"></a>05846 <span class="preprocessor">#else</span>
<a name="l05847"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a684367f145dfd1f078d37732d93e1f45">05847</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a684367f145dfd1f078d37732d93e1f45">lmc</a>                          : 4;
<a name="l05848"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a81f559da09ec17dd5cac38902eb91162">05848</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html#a81f559da09ec17dd5cac38902eb91162">reserved_4_63</a>                : 60;
<a name="l05849"></a>05849 <span class="preprocessor">#endif</span>
<a name="l05850"></a>05850 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#a39373ef5d6980cf18fb4b9d751726d1a">s</a>;
<a name="l05851"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#ae0b6b6b1480d9f1c871c8e3d8b165cf6">05851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#ae0b6b6b1480d9f1c871c8e3d8b165cf6">cn68xx</a>;
<a name="l05852"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#a899c60dd5d27788c688871605418173a">05852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mem__w1s_1_1cvmx__ciu2__en__ppx__ip4__mem__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mem_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html#a899c60dd5d27788c688871605418173a">cn68xxp1</a>;
<a name="l05853"></a>05853 };
<a name="l05854"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3f4318941cf228c3a16f3b82110a893d">05854</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1s">cvmx_ciu2_en_ppx_ip4_mem_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mem__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mem_w1s">cvmx_ciu2_en_ppx_ip4_mem_w1s_t</a>;
<a name="l05855"></a>05855 <span class="comment"></span>
<a name="l05856"></a>05856 <span class="comment">/**</span>
<a name="l05857"></a>05857 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mio</span>
<a name="l05858"></a>05858 <span class="comment"> */</span>
<a name="l05859"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html">05859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html" title="cvmx_ciu2_en_pp::_ip4_mio">cvmx_ciu2_en_ppx_ip4_mio</a> {
<a name="l05860"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#af2792965cd99cc194329b1e9b663c25b">05860</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#af2792965cd99cc194329b1e9b663c25b">u64</a>;
<a name="l05861"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html">05861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html">cvmx_ciu2_en_ppx_ip4_mio_s</a> {
<a name="l05862"></a>05862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05863"></a>05863 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aadf4d996b7ec3545a4ffebff9d5bf58d">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt-enable */</span>
<a name="l05864"></a>05864     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aada8c48868a973b7f8849f7a3975b3ee">reserved_49_62</a>               : 14;
<a name="l05865"></a>05865     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a291e9c9d23d4915cd4fca124f8b678e9">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt-enable */</span>
<a name="l05866"></a>05866     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a431e4b2300ed394fd62e1d6f8970cb34">reserved_45_47</a>               : 3;
<a name="l05867"></a>05867     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aff3c4069d0a4d247d63fef518dc5564f">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt-enable */</span>
<a name="l05868"></a>05868     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a9328742d85f29dd807ede1d11ce65624">reserved_41_43</a>               : 3;
<a name="l05869"></a>05869     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a029450387afaa114b1125ba0555a94a6">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt-enable */</span>
<a name="l05870"></a>05870     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ae917b00dfd2cf0dd84bb6a7b037537ce">reserved_38_39</a>               : 2;
<a name="l05871"></a>05871     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a26f73cfdaf21e53ed6b4bed87d834665">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupt-enable */</span>
<a name="l05872"></a>05872     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a207e95d4b317dd9c3181c549e7d790ea">reserved_34_35</a>               : 2;
<a name="l05873"></a>05873     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a386effe72d6cc1c0908c07dec3de3337">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x interrupt-enable */</span>
<a name="l05874"></a>05874     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a38c4983d1b1d46e679772fc80e69b49d">reserved_19_31</a>               : 13;
<a name="l05875"></a>05875     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a413c4da79e8c3ceebef5f456240c6fef">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines interrupt-enable */</span>
<a name="l05876"></a>05876     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a766b9022da951aa8b1e1b956257a7b80">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt-enable */</span>
<a name="l05877"></a>05877     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ac947360a1b6fec378376bf13db730b5c">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt-enable */</span>
<a name="l05878"></a>05878     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ab35c88d9bd7697bcfff19939a04e69f8">reserved_12_15</a>               : 4;
<a name="l05879"></a>05879     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a63f9731d431d5df11f484bfe20526b69">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupt-enable */</span>
<a name="l05880"></a>05880     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a8d96ea4b9376199fa0fd242764fbd488">reserved_3_7</a>                 : 5;
<a name="l05881"></a>05881     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a2e3fce4e05a3ceb90dd2a805ecb2d13b">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt-enable */</span>
<a name="l05882"></a>05882     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#acdb8585b43654411ef5b27d534bd9009">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt-enable */</span>
<a name="l05883"></a>05883     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aa78b1dd33d6b84511ffd71e112d963f3">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt-enable */</span>
<a name="l05884"></a>05884 <span class="preprocessor">#else</span>
<a name="l05885"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aa78b1dd33d6b84511ffd71e112d963f3">05885</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aa78b1dd33d6b84511ffd71e112d963f3">ipdppthr</a>                     : 1;
<a name="l05886"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#acdb8585b43654411ef5b27d534bd9009">05886</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#acdb8585b43654411ef5b27d534bd9009">ssoiq</a>                        : 1;
<a name="l05887"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a2e3fce4e05a3ceb90dd2a805ecb2d13b">05887</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a2e3fce4e05a3ceb90dd2a805ecb2d13b">ipd_drp</a>                      : 1;
<a name="l05888"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a8d96ea4b9376199fa0fd242764fbd488">05888</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a8d96ea4b9376199fa0fd242764fbd488">reserved_3_7</a>                 : 5;
<a name="l05889"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a63f9731d431d5df11f484bfe20526b69">05889</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a63f9731d431d5df11f484bfe20526b69">timer</a>                        : 4;
<a name="l05890"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ab35c88d9bd7697bcfff19939a04e69f8">05890</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ab35c88d9bd7697bcfff19939a04e69f8">reserved_12_15</a>               : 4;
<a name="l05891"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ac947360a1b6fec378376bf13db730b5c">05891</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ac947360a1b6fec378376bf13db730b5c">nand</a>                         : 1;
<a name="l05892"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a766b9022da951aa8b1e1b956257a7b80">05892</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a766b9022da951aa8b1e1b956257a7b80">mio</a>                          : 1;
<a name="l05893"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a413c4da79e8c3ceebef5f456240c6fef">05893</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a413c4da79e8c3ceebef5f456240c6fef">bootdma</a>                      : 1;
<a name="l05894"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a38c4983d1b1d46e679772fc80e69b49d">05894</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a38c4983d1b1d46e679772fc80e69b49d">reserved_19_31</a>               : 13;
<a name="l05895"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a386effe72d6cc1c0908c07dec3de3337">05895</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a386effe72d6cc1c0908c07dec3de3337">twsi</a>                         : 2;
<a name="l05896"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a207e95d4b317dd9c3181c549e7d790ea">05896</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a207e95d4b317dd9c3181c549e7d790ea">reserved_34_35</a>               : 2;
<a name="l05897"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a26f73cfdaf21e53ed6b4bed87d834665">05897</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a26f73cfdaf21e53ed6b4bed87d834665">uart</a>                         : 2;
<a name="l05898"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ae917b00dfd2cf0dd84bb6a7b037537ce">05898</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#ae917b00dfd2cf0dd84bb6a7b037537ce">reserved_38_39</a>               : 2;
<a name="l05899"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a029450387afaa114b1125ba0555a94a6">05899</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a029450387afaa114b1125ba0555a94a6">usb_uctl</a>                     : 1;
<a name="l05900"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a9328742d85f29dd807ede1d11ce65624">05900</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a9328742d85f29dd807ede1d11ce65624">reserved_41_43</a>               : 3;
<a name="l05901"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aff3c4069d0a4d247d63fef518dc5564f">05901</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aff3c4069d0a4d247d63fef518dc5564f">usb_hci</a>                      : 1;
<a name="l05902"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a431e4b2300ed394fd62e1d6f8970cb34">05902</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a431e4b2300ed394fd62e1d6f8970cb34">reserved_45_47</a>               : 3;
<a name="l05903"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a291e9c9d23d4915cd4fca124f8b678e9">05903</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#a291e9c9d23d4915cd4fca124f8b678e9">ptp</a>                          : 1;
<a name="l05904"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aada8c48868a973b7f8849f7a3975b3ee">05904</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aada8c48868a973b7f8849f7a3975b3ee">reserved_49_62</a>               : 14;
<a name="l05905"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aadf4d996b7ec3545a4ffebff9d5bf58d">05905</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html#aadf4d996b7ec3545a4ffebff9d5bf58d">rst</a>                          : 1;
<a name="l05906"></a>05906 <span class="preprocessor">#endif</span>
<a name="l05907"></a>05907 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#ac01883536556110423ce304144906267">s</a>;
<a name="l05908"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#a2382d4428a9e5fcbf06d85072c5b90b9">05908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html">cvmx_ciu2_en_ppx_ip4_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#a2382d4428a9e5fcbf06d85072c5b90b9">cn68xx</a>;
<a name="l05909"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#a3ea5d720f9012b138dc2bfc59d16cd10">05909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio_1_1cvmx__ciu2__en__ppx__ip4__mio__s.html">cvmx_ciu2_en_ppx_ip4_mio_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html#a3ea5d720f9012b138dc2bfc59d16cd10">cn68xxp1</a>;
<a name="l05910"></a>05910 };
<a name="l05911"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa6cd61f72ca56ebf75eb7d2a6af34c84">05911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html" title="cvmx_ciu2_en_pp::_ip4_mio">cvmx_ciu2_en_ppx_ip4_mio</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio.html" title="cvmx_ciu2_en_pp::_ip4_mio">cvmx_ciu2_en_ppx_ip4_mio_t</a>;
<a name="l05912"></a>05912 <span class="comment"></span>
<a name="l05913"></a>05913 <span class="comment">/**</span>
<a name="l05914"></a>05914 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mio_w1c</span>
<a name="l05915"></a>05915 <span class="comment"> */</span>
<a name="l05916"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html">05916</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1c">cvmx_ciu2_en_ppx_ip4_mio_w1c</a> {
<a name="l05917"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#ac2ba6b5b148d45301c38d8ab349a2d3b">05917</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#ac2ba6b5b148d45301c38d8ab349a2d3b">u64</a>;
<a name="l05918"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html">05918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1c_s</a> {
<a name="l05919"></a>05919 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05920"></a>05920 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acabf3b4121f29bd6008a463666708de7">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l05921"></a>05921     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a9df2a407e368db73b0dc80a11e6f0dff">reserved_49_62</a>               : 14;
<a name="l05922"></a>05922     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aac96dddedf967034ee2a8678fdb732fc">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l05923"></a>05923     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a41cbd4d7c97ec580bba62ba7df89eca8">reserved_45_47</a>               : 3;
<a name="l05924"></a>05924     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a5843ea7f7029a9d71e86e8a1763a06e2">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l05925"></a>05925     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a8c10b6422811c39e8d6292ea2156c6a9">reserved_41_43</a>               : 3;
<a name="l05926"></a>05926     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa00022461976f83c51b3281b614a5c32">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l05927"></a>05927     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a3bac3b6bab8882f09967518b3763853f">reserved_38_39</a>               : 2;
<a name="l05928"></a>05928     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac7a3a32374c74cfb5b6e16c3d7293349">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l05929"></a>05929     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a73193ed8b49c66096745b846991cbb68">reserved_34_35</a>               : 2;
<a name="l05930"></a>05930     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ae950bd589dfd77fdf08a7f4197f7551c">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l05931"></a>05931     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa4bb178994bd3a4cf932dbd43f740c9f">reserved_19_31</a>               : 13;
<a name="l05932"></a>05932     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#afb491e14387a55328fa9da58bdda915b">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l05933"></a>05933     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a90d6f9ace8bfd5f42aa3505411e86b1d">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l05934"></a>05934     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a774b987e92fe28797abce94e31195131">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l05935"></a>05935     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acecc2ace409e96e92425fba6a9d08456">reserved_12_15</a>               : 4;
<a name="l05936"></a>05936     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac99b4a802b26efaf8dc9c2fb545198c8">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l05937"></a>05937     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa5bfea902d0b42502ae02e5b6779edab">reserved_3_7</a>                 : 5;
<a name="l05938"></a>05938     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa39781ec83d98bd59dfdcd8a8d53307e">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l05939"></a>05939     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a364ebbc65259903d09d391df90e625dc">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l05940"></a>05940     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac6069094dedd43134ca2beeb531b6623">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l05941"></a>05941 <span class="preprocessor">#else</span>
<a name="l05942"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac6069094dedd43134ca2beeb531b6623">05942</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac6069094dedd43134ca2beeb531b6623">ipdppthr</a>                     : 1;
<a name="l05943"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a364ebbc65259903d09d391df90e625dc">05943</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a364ebbc65259903d09d391df90e625dc">ssoiq</a>                        : 1;
<a name="l05944"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa39781ec83d98bd59dfdcd8a8d53307e">05944</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa39781ec83d98bd59dfdcd8a8d53307e">ipd_drp</a>                      : 1;
<a name="l05945"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa5bfea902d0b42502ae02e5b6779edab">05945</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa5bfea902d0b42502ae02e5b6779edab">reserved_3_7</a>                 : 5;
<a name="l05946"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac99b4a802b26efaf8dc9c2fb545198c8">05946</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac99b4a802b26efaf8dc9c2fb545198c8">timer</a>                        : 4;
<a name="l05947"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acecc2ace409e96e92425fba6a9d08456">05947</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acecc2ace409e96e92425fba6a9d08456">reserved_12_15</a>               : 4;
<a name="l05948"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a774b987e92fe28797abce94e31195131">05948</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a774b987e92fe28797abce94e31195131">nand</a>                         : 1;
<a name="l05949"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a90d6f9ace8bfd5f42aa3505411e86b1d">05949</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a90d6f9ace8bfd5f42aa3505411e86b1d">mio</a>                          : 1;
<a name="l05950"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#afb491e14387a55328fa9da58bdda915b">05950</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#afb491e14387a55328fa9da58bdda915b">bootdma</a>                      : 1;
<a name="l05951"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa4bb178994bd3a4cf932dbd43f740c9f">05951</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa4bb178994bd3a4cf932dbd43f740c9f">reserved_19_31</a>               : 13;
<a name="l05952"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ae950bd589dfd77fdf08a7f4197f7551c">05952</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ae950bd589dfd77fdf08a7f4197f7551c">twsi</a>                         : 2;
<a name="l05953"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a73193ed8b49c66096745b846991cbb68">05953</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a73193ed8b49c66096745b846991cbb68">reserved_34_35</a>               : 2;
<a name="l05954"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac7a3a32374c74cfb5b6e16c3d7293349">05954</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#ac7a3a32374c74cfb5b6e16c3d7293349">uart</a>                         : 2;
<a name="l05955"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a3bac3b6bab8882f09967518b3763853f">05955</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a3bac3b6bab8882f09967518b3763853f">reserved_38_39</a>               : 2;
<a name="l05956"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa00022461976f83c51b3281b614a5c32">05956</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aa00022461976f83c51b3281b614a5c32">usb_uctl</a>                     : 1;
<a name="l05957"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a8c10b6422811c39e8d6292ea2156c6a9">05957</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a8c10b6422811c39e8d6292ea2156c6a9">reserved_41_43</a>               : 3;
<a name="l05958"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a5843ea7f7029a9d71e86e8a1763a06e2">05958</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a5843ea7f7029a9d71e86e8a1763a06e2">usb_hci</a>                      : 1;
<a name="l05959"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a41cbd4d7c97ec580bba62ba7df89eca8">05959</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a41cbd4d7c97ec580bba62ba7df89eca8">reserved_45_47</a>               : 3;
<a name="l05960"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aac96dddedf967034ee2a8678fdb732fc">05960</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#aac96dddedf967034ee2a8678fdb732fc">ptp</a>                          : 1;
<a name="l05961"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a9df2a407e368db73b0dc80a11e6f0dff">05961</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#a9df2a407e368db73b0dc80a11e6f0dff">reserved_49_62</a>               : 14;
<a name="l05962"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acabf3b4121f29bd6008a463666708de7">05962</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html#acabf3b4121f29bd6008a463666708de7">rst</a>                          : 1;
<a name="l05963"></a>05963 <span class="preprocessor">#endif</span>
<a name="l05964"></a>05964 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#a913f2f7e8fb316b0d4e25ffc1c51b4ce">s</a>;
<a name="l05965"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#a66dbcb506e74803976152d4f45bb72ea">05965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#a66dbcb506e74803976152d4f45bb72ea">cn68xx</a>;
<a name="l05966"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#a91fde4cf9d81c9e7c1f6a01474951bf7">05966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1c_1_1cvmx__ciu2__en__ppx__ip4__mio__w1c__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html#a91fde4cf9d81c9e7c1f6a01474951bf7">cn68xxp1</a>;
<a name="l05967"></a>05967 };
<a name="l05968"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab2ed48e204847547995f81a58dd273b1">05968</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1c">cvmx_ciu2_en_ppx_ip4_mio_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1c.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1c">cvmx_ciu2_en_ppx_ip4_mio_w1c_t</a>;
<a name="l05969"></a>05969 <span class="comment"></span>
<a name="l05970"></a>05970 <span class="comment">/**</span>
<a name="l05971"></a>05971 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_mio_w1s</span>
<a name="l05972"></a>05972 <span class="comment"> */</span>
<a name="l05973"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html">05973</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1s">cvmx_ciu2_en_ppx_ip4_mio_w1s</a> {
<a name="l05974"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#afd2c033289125a5e72836b3473122326">05974</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#afd2c033289125a5e72836b3473122326">u64</a>;
<a name="l05975"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html">05975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1s_s</a> {
<a name="l05976"></a>05976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05977"></a>05977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad4033974f86f19929672dd490a4c892d">rst</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l05978"></a>05978     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a33689ae61be72c40e697948484a74714">reserved_49_62</a>               : 14;
<a name="l05979"></a>05979     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a87bb35eda00fa9a84972fe33770388d1">ptp</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l05980"></a>05980     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a5df2ebc3612b29ee58c4dd154664d170">reserved_45_47</a>               : 3;
<a name="l05981"></a>05981     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1385240a51717300bc61df9690892c58">usb_hci</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l05982"></a>05982     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad284180ed5aa13d4120178b1e9982710">reserved_41_43</a>               : 3;
<a name="l05983"></a>05983     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a991ce389553e21ffe7c11970f998c3c3">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l05984"></a>05984     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a670f7e75f2fd2dedde30c731fe245442">reserved_38_39</a>               : 2;
<a name="l05985"></a>05985     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aaa26bde454a4f67c472251b9da9b9e71">uart</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l05986"></a>05986     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ab91f8bb62fb12a1d7d47919938d07ec5">reserved_34_35</a>               : 2;
<a name="l05987"></a>05987     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae1155818a960556957e2ab6efd8de207">twsi</a>                         : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l05988"></a>05988     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae423298325aa245446392664079cd0d3">reserved_19_31</a>               : 13;
<a name="l05989"></a>05989     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a20c9ea8e8ad5c9ac0210073dace2c221">bootdma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l05990"></a>05990     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a71b8909b592944a4aff165c735f5d8d7">mio</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l05991"></a>05991     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1aa753f06c33e5b0c964d5a321ac5fb9">nand</a>                         : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[NAND] */</span>
<a name="l05992"></a>05992     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#af04449dc869de8a3d491034d1d9499dc">reserved_12_15</a>               : 4;
<a name="l05993"></a>05993     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#adf90a20bb8c3877a5fc636e5b92c458d">timer</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l05994"></a>05994     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aab1dba249b27d6b2214c4bd5637e0370">reserved_3_7</a>                 : 5;
<a name="l05995"></a>05995     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a9529d0c24673b852ff10710e358e59f9">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l05996"></a>05996     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a7a7e0b485f6c3b6e6b62d8be51bd36c5">ssoiq</a>                        : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[SSQIQ] */</span>
<a name="l05997"></a>05997     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ac5eaf7d1694a3d35563a7fc8655b7eb5">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l05998"></a>05998 <span class="preprocessor">#else</span>
<a name="l05999"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ac5eaf7d1694a3d35563a7fc8655b7eb5">05999</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ac5eaf7d1694a3d35563a7fc8655b7eb5">ipdppthr</a>                     : 1;
<a name="l06000"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a7a7e0b485f6c3b6e6b62d8be51bd36c5">06000</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a7a7e0b485f6c3b6e6b62d8be51bd36c5">ssoiq</a>                        : 1;
<a name="l06001"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a9529d0c24673b852ff10710e358e59f9">06001</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a9529d0c24673b852ff10710e358e59f9">ipd_drp</a>                      : 1;
<a name="l06002"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aab1dba249b27d6b2214c4bd5637e0370">06002</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aab1dba249b27d6b2214c4bd5637e0370">reserved_3_7</a>                 : 5;
<a name="l06003"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#adf90a20bb8c3877a5fc636e5b92c458d">06003</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#adf90a20bb8c3877a5fc636e5b92c458d">timer</a>                        : 4;
<a name="l06004"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#af04449dc869de8a3d491034d1d9499dc">06004</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#af04449dc869de8a3d491034d1d9499dc">reserved_12_15</a>               : 4;
<a name="l06005"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1aa753f06c33e5b0c964d5a321ac5fb9">06005</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1aa753f06c33e5b0c964d5a321ac5fb9">nand</a>                         : 1;
<a name="l06006"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a71b8909b592944a4aff165c735f5d8d7">06006</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a71b8909b592944a4aff165c735f5d8d7">mio</a>                          : 1;
<a name="l06007"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a20c9ea8e8ad5c9ac0210073dace2c221">06007</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a20c9ea8e8ad5c9ac0210073dace2c221">bootdma</a>                      : 1;
<a name="l06008"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae423298325aa245446392664079cd0d3">06008</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae423298325aa245446392664079cd0d3">reserved_19_31</a>               : 13;
<a name="l06009"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae1155818a960556957e2ab6efd8de207">06009</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ae1155818a960556957e2ab6efd8de207">twsi</a>                         : 2;
<a name="l06010"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ab91f8bb62fb12a1d7d47919938d07ec5">06010</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ab91f8bb62fb12a1d7d47919938d07ec5">reserved_34_35</a>               : 2;
<a name="l06011"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aaa26bde454a4f67c472251b9da9b9e71">06011</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#aaa26bde454a4f67c472251b9da9b9e71">uart</a>                         : 2;
<a name="l06012"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a670f7e75f2fd2dedde30c731fe245442">06012</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a670f7e75f2fd2dedde30c731fe245442">reserved_38_39</a>               : 2;
<a name="l06013"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a991ce389553e21ffe7c11970f998c3c3">06013</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a991ce389553e21ffe7c11970f998c3c3">usb_uctl</a>                     : 1;
<a name="l06014"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad284180ed5aa13d4120178b1e9982710">06014</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad284180ed5aa13d4120178b1e9982710">reserved_41_43</a>               : 3;
<a name="l06015"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1385240a51717300bc61df9690892c58">06015</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a1385240a51717300bc61df9690892c58">usb_hci</a>                      : 1;
<a name="l06016"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a5df2ebc3612b29ee58c4dd154664d170">06016</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a5df2ebc3612b29ee58c4dd154664d170">reserved_45_47</a>               : 3;
<a name="l06017"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a87bb35eda00fa9a84972fe33770388d1">06017</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a87bb35eda00fa9a84972fe33770388d1">ptp</a>                          : 1;
<a name="l06018"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a33689ae61be72c40e697948484a74714">06018</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#a33689ae61be72c40e697948484a74714">reserved_49_62</a>               : 14;
<a name="l06019"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad4033974f86f19929672dd490a4c892d">06019</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html#ad4033974f86f19929672dd490a4c892d">rst</a>                          : 1;
<a name="l06020"></a>06020 <span class="preprocessor">#endif</span>
<a name="l06021"></a>06021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#af2ff169d5001e47a671c5037956dfd87">s</a>;
<a name="l06022"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#a22b52a3b0659a7c7f3bb5f6458a5d2e2">06022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#a22b52a3b0659a7c7f3bb5f6458a5d2e2">cn68xx</a>;
<a name="l06023"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#a0a4d7f10c948dabfc3fddb7bbaa36c53">06023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__mio__w1s_1_1cvmx__ciu2__en__ppx__ip4__mio__w1s__s.html">cvmx_ciu2_en_ppx_ip4_mio_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html#a0a4d7f10c948dabfc3fddb7bbaa36c53">cn68xxp1</a>;
<a name="l06024"></a>06024 };
<a name="l06025"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad1e2d2a670ba96d5e77f943faa7239c2">06025</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1s">cvmx_ciu2_en_ppx_ip4_mio_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__mio__w1s.html" title="cvmx_ciu2_en_pp::_ip4_mio_w1s">cvmx_ciu2_en_ppx_ip4_mio_w1s_t</a>;
<a name="l06026"></a>06026 <span class="comment"></span>
<a name="l06027"></a>06027 <span class="comment">/**</span>
<a name="l06028"></a>06028 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_pkt</span>
<a name="l06029"></a>06029 <span class="comment"> */</span>
<a name="l06030"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html">06030</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html" title="cvmx_ciu2_en_pp::_ip4_pkt">cvmx_ciu2_en_ppx_ip4_pkt</a> {
<a name="l06031"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#aa534eba052c84615266202590ed28d08">06031</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#aa534eba052c84615266202590ed28d08">u64</a>;
<a name="l06032"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html">06032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html">cvmx_ciu2_en_ppx_ip4_pkt_s</a> {
<a name="l06033"></a>06033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06034"></a>06034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad401d320ba3dd8a1bac78d09acbaaced">reserved_54_63</a>               : 10;
<a name="l06035"></a>06035     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a694fa137e753f13637f215644cdc8a5c">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt-enable */</span>
<a name="l06036"></a>06036     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a1dee80e45ea6f49f88ad11eaadb24f75">reserved_49_51</a>               : 3;
<a name="l06037"></a>06037     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a36b4126910825b88c335d8d9d7abfe01">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l06038"></a>06038     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a3a3986c1153484c7fd603a04aab39285">reserved_41_47</a>               : 7;
<a name="l06039"></a>06039     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a0d9cce34a1fa5243a43bd53196f7805d">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l06040"></a>06040     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a604d2ab62e2fbef51c6616765eb8bff0">reserved_33_39</a>               : 7;
<a name="l06041"></a>06041     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a008384399f211876cc8af80bcf3e0d88">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l06042"></a>06042     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad5d12c341cfc496e72cea29bf9e6b157">reserved_13_31</a>               : 19;
<a name="l06043"></a>06043     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a4526ab49f39d5db80e97c5817afedb62">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l06044"></a>06044     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a6961725f9741b55d4e19de9f1baefada">reserved_5_7</a>                 : 3;
<a name="l06045"></a>06045     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a10296fa8cca59caf42cd426c7d317453">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l06046"></a>06046 <span class="preprocessor">#else</span>
<a name="l06047"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a10296fa8cca59caf42cd426c7d317453">06047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a10296fa8cca59caf42cd426c7d317453">agx</a>                          : 5;
<a name="l06048"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a6961725f9741b55d4e19de9f1baefada">06048</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a6961725f9741b55d4e19de9f1baefada">reserved_5_7</a>                 : 3;
<a name="l06049"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a4526ab49f39d5db80e97c5817afedb62">06049</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a4526ab49f39d5db80e97c5817afedb62">gmx_drp</a>                      : 5;
<a name="l06050"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad5d12c341cfc496e72cea29bf9e6b157">06050</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad5d12c341cfc496e72cea29bf9e6b157">reserved_13_31</a>               : 19;
<a name="l06051"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a008384399f211876cc8af80bcf3e0d88">06051</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a008384399f211876cc8af80bcf3e0d88">agl</a>                          : 1;
<a name="l06052"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a604d2ab62e2fbef51c6616765eb8bff0">06052</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a604d2ab62e2fbef51c6616765eb8bff0">reserved_33_39</a>               : 7;
<a name="l06053"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a0d9cce34a1fa5243a43bd53196f7805d">06053</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a0d9cce34a1fa5243a43bd53196f7805d">mii</a>                          : 1;
<a name="l06054"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a3a3986c1153484c7fd603a04aab39285">06054</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a3a3986c1153484c7fd603a04aab39285">reserved_41_47</a>               : 7;
<a name="l06055"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a36b4126910825b88c335d8d9d7abfe01">06055</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a36b4126910825b88c335d8d9d7abfe01">ilk</a>                          : 1;
<a name="l06056"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a1dee80e45ea6f49f88ad11eaadb24f75">06056</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a1dee80e45ea6f49f88ad11eaadb24f75">reserved_49_51</a>               : 3;
<a name="l06057"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a694fa137e753f13637f215644cdc8a5c">06057</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#a694fa137e753f13637f215644cdc8a5c">ilk_drp</a>                      : 2;
<a name="l06058"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad401d320ba3dd8a1bac78d09acbaaced">06058</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html#ad401d320ba3dd8a1bac78d09acbaaced">reserved_54_63</a>               : 10;
<a name="l06059"></a>06059 <span class="preprocessor">#endif</span>
<a name="l06060"></a>06060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#a0eb8c8396aad5d7e0cbb624619560afd">s</a>;
<a name="l06061"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#a7c70a8be045b3648b8a65f3f1c238c4f">06061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__s.html">cvmx_ciu2_en_ppx_ip4_pkt_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#a7c70a8be045b3648b8a65f3f1c238c4f">cn68xx</a>;
<a name="l06062"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html">06062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_pkt_cn68xxp1</a> {
<a name="l06063"></a>06063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06064"></a>06064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7e0e24af5cea4efdd2a0e3826bc134d4">reserved_49_63</a>               : 15;
<a name="l06065"></a>06065     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2cfca822b15880aa3625c0c5da85ca4a">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupt-enable */</span>
<a name="l06066"></a>06066     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a97d61d0cdf1890679efcdd8a9115bebf">reserved_41_47</a>               : 7;
<a name="l06067"></a>06067     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7c53cd6b2625e2edf3796f5e8aa02cea">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x interrupt-enable */</span>
<a name="l06068"></a>06068     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a9152a616a2a3b3902459932ee2ee139d">reserved_33_39</a>               : 7;
<a name="l06069"></a>06069     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3dc419b5f64d6addef16fae93f00d582">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt-enable */</span>
<a name="l06070"></a>06070     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a96b6e1bb88165930b525dfee2fdf50b3">reserved_13_31</a>               : 19;
<a name="l06071"></a>06071     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3fd2c7fe75a2ce5d27d2687930913ea2">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt-enable */</span>
<a name="l06072"></a>06072     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#aca5d7fd608b0207a07719f1eb4aee4d8">reserved_5_7</a>                 : 3;
<a name="l06073"></a>06073     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2b58e2979d5df765813355366f4955bf">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt-enable */</span>
<a name="l06074"></a>06074 <span class="preprocessor">#else</span>
<a name="l06075"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2b58e2979d5df765813355366f4955bf">06075</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2b58e2979d5df765813355366f4955bf">agx</a>                          : 5;
<a name="l06076"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#aca5d7fd608b0207a07719f1eb4aee4d8">06076</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#aca5d7fd608b0207a07719f1eb4aee4d8">reserved_5_7</a>                 : 3;
<a name="l06077"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3fd2c7fe75a2ce5d27d2687930913ea2">06077</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3fd2c7fe75a2ce5d27d2687930913ea2">gmx_drp</a>                      : 5;
<a name="l06078"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a96b6e1bb88165930b525dfee2fdf50b3">06078</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a96b6e1bb88165930b525dfee2fdf50b3">reserved_13_31</a>               : 19;
<a name="l06079"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3dc419b5f64d6addef16fae93f00d582">06079</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a3dc419b5f64d6addef16fae93f00d582">agl</a>                          : 1;
<a name="l06080"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a9152a616a2a3b3902459932ee2ee139d">06080</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a9152a616a2a3b3902459932ee2ee139d">reserved_33_39</a>               : 7;
<a name="l06081"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7c53cd6b2625e2edf3796f5e8aa02cea">06081</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7c53cd6b2625e2edf3796f5e8aa02cea">mii</a>                          : 1;
<a name="l06082"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a97d61d0cdf1890679efcdd8a9115bebf">06082</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a97d61d0cdf1890679efcdd8a9115bebf">reserved_41_47</a>               : 7;
<a name="l06083"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2cfca822b15880aa3625c0c5da85ca4a">06083</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a2cfca822b15880aa3625c0c5da85ca4a">ilk</a>                          : 1;
<a name="l06084"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7e0e24af5cea4efdd2a0e3826bc134d4">06084</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt_1_1cvmx__ciu2__en__ppx__ip4__pkt__cn68xxp1.html#a7e0e24af5cea4efdd2a0e3826bc134d4">reserved_49_63</a>               : 15;
<a name="l06085"></a>06085 <span class="preprocessor">#endif</span>
<a name="l06086"></a>06086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html#ad1ffab685f7244e8a7a6fa45e0ffce5d">cn68xxp1</a>;
<a name="l06087"></a>06087 };
<a name="l06088"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a20a3ef43b0113af3ad347f6e84b19bab">06088</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html" title="cvmx_ciu2_en_pp::_ip4_pkt">cvmx_ciu2_en_ppx_ip4_pkt</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt.html" title="cvmx_ciu2_en_pp::_ip4_pkt">cvmx_ciu2_en_ppx_ip4_pkt_t</a>;
<a name="l06089"></a>06089 <span class="comment"></span>
<a name="l06090"></a>06090 <span class="comment">/**</span>
<a name="l06091"></a>06091 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_pkt_w1c</span>
<a name="l06092"></a>06092 <span class="comment"> */</span>
<a name="l06093"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html">06093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1c">cvmx_ciu2_en_ppx_ip4_pkt_w1c</a> {
<a name="l06094"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#a443946f1fb46ef5d6ed3faaa9a8c386e">06094</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#a443946f1fb46ef5d6ed3faaa9a8c386e">u64</a>;
<a name="l06095"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html">06095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip4_pkt_w1c_s</a> {
<a name="l06096"></a>06096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06097"></a>06097 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#ab20a3281793eaf0bd3ed59896b237fbe">reserved_54_63</a>               : 10;
<a name="l06098"></a>06098     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a5caaf7f6d115b174bfc34f2160156542">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l06099"></a>06099     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a7202de8fc9d3d7442cae5430df3aea07">reserved_49_51</a>               : 3;
<a name="l06100"></a>06100     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a689788a668dfd7492200627a4bebd589">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l06101"></a>06101     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa0ce25ddf9441734d72aaa64bdec18f4">reserved_41_47</a>               : 7;
<a name="l06102"></a>06102     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a3905815e3fdef11aa26754a43b25e238">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l06103"></a>06103     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#af7a8c8104ee8105e6f8c334a856da877">reserved_33_39</a>               : 7;
<a name="l06104"></a>06104     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a29f99da61f525405e402a4ca8b86250b">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l06105"></a>06105     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a66cb2de3ca55bc97a2647a0e15322286">reserved_13_31</a>               : 19;
<a name="l06106"></a>06106     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#adb3bcc04e52c285e52d66eb27b8bb939">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l06107"></a>06107     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a20bf116292adc064a0d988cf98bc7ea9">reserved_5_7</a>                 : 3;
<a name="l06108"></a>06108     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa3237f3fef1454ae85e1a0337ddd74e9">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l06109"></a>06109 <span class="preprocessor">#else</span>
<a name="l06110"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa3237f3fef1454ae85e1a0337ddd74e9">06110</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa3237f3fef1454ae85e1a0337ddd74e9">agx</a>                          : 5;
<a name="l06111"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a20bf116292adc064a0d988cf98bc7ea9">06111</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a20bf116292adc064a0d988cf98bc7ea9">reserved_5_7</a>                 : 3;
<a name="l06112"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#adb3bcc04e52c285e52d66eb27b8bb939">06112</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#adb3bcc04e52c285e52d66eb27b8bb939">gmx_drp</a>                      : 5;
<a name="l06113"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a66cb2de3ca55bc97a2647a0e15322286">06113</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a66cb2de3ca55bc97a2647a0e15322286">reserved_13_31</a>               : 19;
<a name="l06114"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a29f99da61f525405e402a4ca8b86250b">06114</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a29f99da61f525405e402a4ca8b86250b">agl</a>                          : 1;
<a name="l06115"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#af7a8c8104ee8105e6f8c334a856da877">06115</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#af7a8c8104ee8105e6f8c334a856da877">reserved_33_39</a>               : 7;
<a name="l06116"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a3905815e3fdef11aa26754a43b25e238">06116</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a3905815e3fdef11aa26754a43b25e238">mii</a>                          : 1;
<a name="l06117"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa0ce25ddf9441734d72aaa64bdec18f4">06117</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#aa0ce25ddf9441734d72aaa64bdec18f4">reserved_41_47</a>               : 7;
<a name="l06118"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a689788a668dfd7492200627a4bebd589">06118</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a689788a668dfd7492200627a4bebd589">ilk</a>                          : 1;
<a name="l06119"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a7202de8fc9d3d7442cae5430df3aea07">06119</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a7202de8fc9d3d7442cae5430df3aea07">reserved_49_51</a>               : 3;
<a name="l06120"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a5caaf7f6d115b174bfc34f2160156542">06120</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#a5caaf7f6d115b174bfc34f2160156542">ilk_drp</a>                      : 2;
<a name="l06121"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#ab20a3281793eaf0bd3ed59896b237fbe">06121</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html#ab20a3281793eaf0bd3ed59896b237fbe">reserved_54_63</a>               : 10;
<a name="l06122"></a>06122 <span class="preprocessor">#endif</span>
<a name="l06123"></a>06123 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#a1e80c3704c0d27f90377099460c265c0">s</a>;
<a name="l06124"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#aa191070b90a080de2d74d8bf2cbcd35d">06124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__s.html">cvmx_ciu2_en_ppx_ip4_pkt_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#aa191070b90a080de2d74d8bf2cbcd35d">cn68xx</a>;
<a name="l06125"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html">06125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_pkt_w1c_cn68xxp1</a> {
<a name="l06126"></a>06126 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06127"></a>06127 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a14aa132cec185a518295ec863eee9d8b">reserved_49_63</a>               : 15;
<a name="l06128"></a>06128     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a87ff17cf1188908edb103d73b37fc6d1">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l06129"></a>06129     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a68264af8b002e3af579004e3988f6680">reserved_41_47</a>               : 7;
<a name="l06130"></a>06130     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a7104f8cdfe54b352fe3820fd5e9d7eca">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l06131"></a>06131     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#ab2162da87d533124b5b1cb490bbda21e">reserved_33_39</a>               : 7;
<a name="l06132"></a>06132     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a21cc41435a292809d3ba7febf4d4d8d5">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l06133"></a>06133     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#af93f12010a3eb13bac647a7e2d930a63">reserved_13_31</a>               : 19;
<a name="l06134"></a>06134     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a0b0432b7b673ef9adc0d377e6b7fd80a">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l06135"></a>06135     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a272e5dd6f70503f18f2bcc783dc6ec16">reserved_5_7</a>                 : 3;
<a name="l06136"></a>06136     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a094f3d6294cecf6b57f5424a4c82c4cd">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l06137"></a>06137 <span class="preprocessor">#else</span>
<a name="l06138"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a094f3d6294cecf6b57f5424a4c82c4cd">06138</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a094f3d6294cecf6b57f5424a4c82c4cd">agx</a>                          : 5;
<a name="l06139"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a272e5dd6f70503f18f2bcc783dc6ec16">06139</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a272e5dd6f70503f18f2bcc783dc6ec16">reserved_5_7</a>                 : 3;
<a name="l06140"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a0b0432b7b673ef9adc0d377e6b7fd80a">06140</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a0b0432b7b673ef9adc0d377e6b7fd80a">gmx_drp</a>                      : 5;
<a name="l06141"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#af93f12010a3eb13bac647a7e2d930a63">06141</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#af93f12010a3eb13bac647a7e2d930a63">reserved_13_31</a>               : 19;
<a name="l06142"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a21cc41435a292809d3ba7febf4d4d8d5">06142</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a21cc41435a292809d3ba7febf4d4d8d5">agl</a>                          : 1;
<a name="l06143"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#ab2162da87d533124b5b1cb490bbda21e">06143</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#ab2162da87d533124b5b1cb490bbda21e">reserved_33_39</a>               : 7;
<a name="l06144"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a7104f8cdfe54b352fe3820fd5e9d7eca">06144</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a7104f8cdfe54b352fe3820fd5e9d7eca">mii</a>                          : 1;
<a name="l06145"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a68264af8b002e3af579004e3988f6680">06145</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a68264af8b002e3af579004e3988f6680">reserved_41_47</a>               : 7;
<a name="l06146"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a87ff17cf1188908edb103d73b37fc6d1">06146</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a87ff17cf1188908edb103d73b37fc6d1">ilk</a>                          : 1;
<a name="l06147"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a14aa132cec185a518295ec863eee9d8b">06147</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1c_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1c__cn68xxp1.html#a14aa132cec185a518295ec863eee9d8b">reserved_49_63</a>               : 15;
<a name="l06148"></a>06148 <span class="preprocessor">#endif</span>
<a name="l06149"></a>06149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html#a4830b40424d86a046d9a8e4a620d0a3f">cn68xxp1</a>;
<a name="l06150"></a>06150 };
<a name="l06151"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af78dc4a4e21d416783b6d254e251153b">06151</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1c">cvmx_ciu2_en_ppx_ip4_pkt_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1c.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1c">cvmx_ciu2_en_ppx_ip4_pkt_w1c_t</a>;
<a name="l06152"></a>06152 <span class="comment"></span>
<a name="l06153"></a>06153 <span class="comment">/**</span>
<a name="l06154"></a>06154 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_pkt_w1s</span>
<a name="l06155"></a>06155 <span class="comment"> */</span>
<a name="l06156"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html">06156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1s">cvmx_ciu2_en_ppx_ip4_pkt_w1s</a> {
<a name="l06157"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#ad6713473c55c0be77989e9da7cb22b45">06157</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#ad6713473c55c0be77989e9da7cb22b45">u64</a>;
<a name="l06158"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html">06158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip4_pkt_w1s_s</a> {
<a name="l06159"></a>06159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06160"></a>06160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae0557e961ae8ea29e7df0f9e4b305a48">reserved_54_63</a>               : 10;
<a name="l06161"></a>06161     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a198b74ebec7708636a0c43f9312d2285">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l06162"></a>06162     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ab5a5b8b1a842d1d94efd881129ede5d6">reserved_49_51</a>               : 3;
<a name="l06163"></a>06163     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa5433a06625e69f5ee0647575984b5ef">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l06164"></a>06164     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aad86f4746e9086520c1967fdb5bc4460">reserved_41_47</a>               : 7;
<a name="l06165"></a>06165     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a2fda3bf9376065a2149543eb6be615b3">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l06166"></a>06166     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#afa668994a34257e4cf36e7a74f53a8ee">reserved_33_39</a>               : 7;
<a name="l06167"></a>06167     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa9a6fee11ef2b0395d71c896f2199949">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l06168"></a>06168     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#adce63607a45139e8ff232e84c2453550">reserved_13_31</a>               : 19;
<a name="l06169"></a>06169     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a972c013c783ba6e56d4a446131640279">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l06170"></a>06170     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae2b1f9e37bbc1ba13e27cae2442e2888">reserved_5_7</a>                 : 3;
<a name="l06171"></a>06171     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae59c0772c41cb449437efd777da67758">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l06172"></a>06172 <span class="preprocessor">#else</span>
<a name="l06173"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae59c0772c41cb449437efd777da67758">06173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae59c0772c41cb449437efd777da67758">agx</a>                          : 5;
<a name="l06174"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae2b1f9e37bbc1ba13e27cae2442e2888">06174</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae2b1f9e37bbc1ba13e27cae2442e2888">reserved_5_7</a>                 : 3;
<a name="l06175"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a972c013c783ba6e56d4a446131640279">06175</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a972c013c783ba6e56d4a446131640279">gmx_drp</a>                      : 5;
<a name="l06176"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#adce63607a45139e8ff232e84c2453550">06176</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#adce63607a45139e8ff232e84c2453550">reserved_13_31</a>               : 19;
<a name="l06177"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa9a6fee11ef2b0395d71c896f2199949">06177</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa9a6fee11ef2b0395d71c896f2199949">agl</a>                          : 1;
<a name="l06178"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#afa668994a34257e4cf36e7a74f53a8ee">06178</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#afa668994a34257e4cf36e7a74f53a8ee">reserved_33_39</a>               : 7;
<a name="l06179"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a2fda3bf9376065a2149543eb6be615b3">06179</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a2fda3bf9376065a2149543eb6be615b3">mii</a>                          : 1;
<a name="l06180"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aad86f4746e9086520c1967fdb5bc4460">06180</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aad86f4746e9086520c1967fdb5bc4460">reserved_41_47</a>               : 7;
<a name="l06181"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa5433a06625e69f5ee0647575984b5ef">06181</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#aa5433a06625e69f5ee0647575984b5ef">ilk</a>                          : 1;
<a name="l06182"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ab5a5b8b1a842d1d94efd881129ede5d6">06182</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ab5a5b8b1a842d1d94efd881129ede5d6">reserved_49_51</a>               : 3;
<a name="l06183"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a198b74ebec7708636a0c43f9312d2285">06183</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#a198b74ebec7708636a0c43f9312d2285">ilk_drp</a>                      : 2;
<a name="l06184"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae0557e961ae8ea29e7df0f9e4b305a48">06184</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html#ae0557e961ae8ea29e7df0f9e4b305a48">reserved_54_63</a>               : 10;
<a name="l06185"></a>06185 <span class="preprocessor">#endif</span>
<a name="l06186"></a>06186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#aa8814d51e34bac072fcd815d6c1385fe">s</a>;
<a name="l06187"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#a1523a96e04642d0a3e1002fc35816968">06187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__s.html">cvmx_ciu2_en_ppx_ip4_pkt_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#a1523a96e04642d0a3e1002fc35816968">cn68xx</a>;
<a name="l06188"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html">06188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_pkt_w1s_cn68xxp1</a> {
<a name="l06189"></a>06189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06190"></a>06190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a221d2ee43d400c3a56335fe01be13973">reserved_49_63</a>               : 15;
<a name="l06191"></a>06191     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#afb3588cab85f82d04baae375e4925438">ilk</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l06192"></a>06192     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#acda81ba5bbd3bcf95760a7cf79422c6a">reserved_41_47</a>               : 7;
<a name="l06193"></a>06193     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#aa548289bb1f4a0aab6e1eeebfb267de6">mii</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l06194"></a>06194     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a93b0e5b3e53aad4d54c51e7ef190e701">reserved_33_39</a>               : 7;
<a name="l06195"></a>06195     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a0e63679ca47006e30a6b2e25e098e128">agl</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l06196"></a>06196     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a7bf5dd37cbeeb664db72141f7ef50ca0">reserved_13_31</a>               : 19;
<a name="l06197"></a>06197     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#ab6ae0acd82c675f9fcc82ada9a115c5e">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l06198"></a>06198     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a6a7be77842bcb28f451caf484cc27cbd">reserved_5_7</a>                 : 3;
<a name="l06199"></a>06199     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a19b982b844edc7a330c6c1d69092c390">agx</a>                          : 5;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l06200"></a>06200 <span class="preprocessor">#else</span>
<a name="l06201"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a19b982b844edc7a330c6c1d69092c390">06201</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a19b982b844edc7a330c6c1d69092c390">agx</a>                          : 5;
<a name="l06202"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a6a7be77842bcb28f451caf484cc27cbd">06202</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a6a7be77842bcb28f451caf484cc27cbd">reserved_5_7</a>                 : 3;
<a name="l06203"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#ab6ae0acd82c675f9fcc82ada9a115c5e">06203</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#ab6ae0acd82c675f9fcc82ada9a115c5e">gmx_drp</a>                      : 5;
<a name="l06204"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a7bf5dd37cbeeb664db72141f7ef50ca0">06204</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a7bf5dd37cbeeb664db72141f7ef50ca0">reserved_13_31</a>               : 19;
<a name="l06205"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a0e63679ca47006e30a6b2e25e098e128">06205</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a0e63679ca47006e30a6b2e25e098e128">agl</a>                          : 1;
<a name="l06206"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a93b0e5b3e53aad4d54c51e7ef190e701">06206</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a93b0e5b3e53aad4d54c51e7ef190e701">reserved_33_39</a>               : 7;
<a name="l06207"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#aa548289bb1f4a0aab6e1eeebfb267de6">06207</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#aa548289bb1f4a0aab6e1eeebfb267de6">mii</a>                          : 1;
<a name="l06208"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#acda81ba5bbd3bcf95760a7cf79422c6a">06208</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#acda81ba5bbd3bcf95760a7cf79422c6a">reserved_41_47</a>               : 7;
<a name="l06209"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#afb3588cab85f82d04baae375e4925438">06209</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#afb3588cab85f82d04baae375e4925438">ilk</a>                          : 1;
<a name="l06210"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a221d2ee43d400c3a56335fe01be13973">06210</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__pkt__w1s_1_1cvmx__ciu2__en__ppx__ip4__pkt__w1s__cn68xxp1.html#a221d2ee43d400c3a56335fe01be13973">reserved_49_63</a>               : 15;
<a name="l06211"></a>06211 <span class="preprocessor">#endif</span>
<a name="l06212"></a>06212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html#a895ea7160effa7164d688ca6164183ba">cn68xxp1</a>;
<a name="l06213"></a>06213 };
<a name="l06214"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a801bebbe156097343bb0c74190405854">06214</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1s">cvmx_ciu2_en_ppx_ip4_pkt_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__pkt__w1s.html" title="cvmx_ciu2_en_pp::_ip4_pkt_w1s">cvmx_ciu2_en_ppx_ip4_pkt_w1s_t</a>;
<a name="l06215"></a>06215 <span class="comment"></span>
<a name="l06216"></a>06216 <span class="comment">/**</span>
<a name="l06217"></a>06217 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_rml</span>
<a name="l06218"></a>06218 <span class="comment"> */</span>
<a name="l06219"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html">06219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html" title="cvmx_ciu2_en_pp::_ip4_rml">cvmx_ciu2_en_ppx_ip4_rml</a> {
<a name="l06220"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a0d18b341705cbfa16118b81e72c57a95">06220</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a0d18b341705cbfa16118b81e72c57a95">u64</a>;
<a name="l06221"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html">06221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html">cvmx_ciu2_en_ppx_ip4_rml_s</a> {
<a name="l06222"></a>06222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06223"></a>06223 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a94bccb34f1e9333aea344df256859a91">reserved_56_63</a>               : 8;
<a name="l06224"></a>06224     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a7d3065aa7cfd1572892670448e076214">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l06225"></a>06225     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad9ac09ecf4a2b41ff7a1bbf5ae3ef49c">reserved_49_51</a>               : 3;
<a name="l06226"></a>06226     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac4e75119bb14011bdb0d15e059f5bc86">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l06227"></a>06227     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a971d49196353a6a263156ceb1d292ca5">reserved_41_47</a>               : 7;
<a name="l06228"></a>06228     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a55786153af94c4720d37a70fc11e65b4">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l06229"></a>06229     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aa64b318bc432c03faac8179602ed85e5">reserved_37_39</a>               : 3;
<a name="l06230"></a>06230     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaecd6d8dba3090097673545d25547379">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA interrupt-enable */</span>
<a name="l06231"></a>06231     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac149ef1af4201d5c22e0d2d2561ccaea">reserved_34_35</a>               : 2;
<a name="l06232"></a>06232     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a67f7f55a21abf7f8fd866f44b41dc6ea">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l06233"></a>06233     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a8f8487fbda009b68c8071dae52b1e124">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l06234"></a>06234     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a18aa34d002aea383c59e7cd51d2c92cf">reserved_31_31</a>               : 1;
<a name="l06235"></a>06235     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a03f4287e2654df5fb2bfd8efdc9717">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l06236"></a>06236     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#adc52075c4420482da676ee321f01b1a6">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l06237"></a>06237     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a57c759c9f8823224617e2c1f8427e787">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l06238"></a>06238     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a13ca5abd7437d9d2258a6b8d9021d867">reserved_25_27</a>               : 3;
<a name="l06239"></a>06239     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a68ca2f6b1f1cb6ca14d4415b4a77e4f3">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l06240"></a>06240     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaa21fde602556cc9bf72f30ae7790112">reserved_17_23</a>               : 7;
<a name="l06241"></a>06241     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#abbd94028de8ad2b6e8066166820f0f7b">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l06242"></a>06242     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad298c56d16848715df79a491b1235d7c">reserved_8_15</a>                : 8;
<a name="l06243"></a>06243     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a3b83f436c54b3990bfb059adaf6edac0">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l06244"></a>06244     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a0dd8baf27b49c6a1969a5ad6e982656a">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l06245"></a>06245     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ae24f680e62e0f6acb46e65765f7e766b">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l06246"></a>06246     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a30c965dd88917a9244d3d2c645b13224">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l06247"></a>06247     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a1eb97891c659951012ce30f76e68cd21">reserved_1_3</a>                 : 3;
<a name="l06248"></a>06248     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a39321502b8e3e10877fcb3a265d406">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l06249"></a>06249 <span class="preprocessor">#else</span>
<a name="l06250"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a39321502b8e3e10877fcb3a265d406">06250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a39321502b8e3e10877fcb3a265d406">iob</a>                          : 1;
<a name="l06251"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a1eb97891c659951012ce30f76e68cd21">06251</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a1eb97891c659951012ce30f76e68cd21">reserved_1_3</a>                 : 3;
<a name="l06252"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a30c965dd88917a9244d3d2c645b13224">06252</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a30c965dd88917a9244d3d2c645b13224">fpa</a>                          : 1;
<a name="l06253"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ae24f680e62e0f6acb46e65765f7e766b">06253</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ae24f680e62e0f6acb46e65765f7e766b">ipd</a>                          : 1;
<a name="l06254"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a0dd8baf27b49c6a1969a5ad6e982656a">06254</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a0dd8baf27b49c6a1969a5ad6e982656a">pip</a>                          : 1;
<a name="l06255"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a3b83f436c54b3990bfb059adaf6edac0">06255</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a3b83f436c54b3990bfb059adaf6edac0">pko</a>                          : 1;
<a name="l06256"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad298c56d16848715df79a491b1235d7c">06256</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad298c56d16848715df79a491b1235d7c">reserved_8_15</a>                : 8;
<a name="l06257"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#abbd94028de8ad2b6e8066166820f0f7b">06257</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#abbd94028de8ad2b6e8066166820f0f7b">sso</a>                          : 1;
<a name="l06258"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaa21fde602556cc9bf72f30ae7790112">06258</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaa21fde602556cc9bf72f30ae7790112">reserved_17_23</a>               : 7;
<a name="l06259"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a68ca2f6b1f1cb6ca14d4415b4a77e4f3">06259</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a68ca2f6b1f1cb6ca14d4415b4a77e4f3">zip</a>                          : 1;
<a name="l06260"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a13ca5abd7437d9d2258a6b8d9021d867">06260</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a13ca5abd7437d9d2258a6b8d9021d867">reserved_25_27</a>               : 3;
<a name="l06261"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a57c759c9f8823224617e2c1f8427e787">06261</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a57c759c9f8823224617e2c1f8427e787">tim</a>                          : 1;
<a name="l06262"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#adc52075c4420482da676ee321f01b1a6">06262</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#adc52075c4420482da676ee321f01b1a6">rad</a>                          : 1;
<a name="l06263"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a03f4287e2654df5fb2bfd8efdc9717">06263</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a5a03f4287e2654df5fb2bfd8efdc9717">key</a>                          : 1;
<a name="l06264"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a18aa34d002aea383c59e7cd51d2c92cf">06264</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a18aa34d002aea383c59e7cd51d2c92cf">reserved_31_31</a>               : 1;
<a name="l06265"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a8f8487fbda009b68c8071dae52b1e124">06265</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a8f8487fbda009b68c8071dae52b1e124">sli</a>                          : 1;
<a name="l06266"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a67f7f55a21abf7f8fd866f44b41dc6ea">06266</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a67f7f55a21abf7f8fd866f44b41dc6ea">dpi</a>                          : 1;
<a name="l06267"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac149ef1af4201d5c22e0d2d2561ccaea">06267</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac149ef1af4201d5c22e0d2d2561ccaea">reserved_34_35</a>               : 2;
<a name="l06268"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaecd6d8dba3090097673545d25547379">06268</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aaecd6d8dba3090097673545d25547379">dpi_dma</a>                      : 1;
<a name="l06269"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aa64b318bc432c03faac8179602ed85e5">06269</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#aa64b318bc432c03faac8179602ed85e5">reserved_37_39</a>               : 3;
<a name="l06270"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a55786153af94c4720d37a70fc11e65b4">06270</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a55786153af94c4720d37a70fc11e65b4">dfa</a>                          : 1;
<a name="l06271"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a971d49196353a6a263156ceb1d292ca5">06271</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a971d49196353a6a263156ceb1d292ca5">reserved_41_47</a>               : 7;
<a name="l06272"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac4e75119bb14011bdb0d15e059f5bc86">06272</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ac4e75119bb14011bdb0d15e059f5bc86">l2c</a>                          : 1;
<a name="l06273"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad9ac09ecf4a2b41ff7a1bbf5ae3ef49c">06273</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#ad9ac09ecf4a2b41ff7a1bbf5ae3ef49c">reserved_49_51</a>               : 3;
<a name="l06274"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a7d3065aa7cfd1572892670448e076214">06274</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a7d3065aa7cfd1572892670448e076214">trace</a>                        : 4;
<a name="l06275"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a94bccb34f1e9333aea344df256859a91">06275</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html#a94bccb34f1e9333aea344df256859a91">reserved_56_63</a>               : 8;
<a name="l06276"></a>06276 <span class="preprocessor">#endif</span>
<a name="l06277"></a>06277 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a917c4d9cf912ba1b86d3593235b4d37f">s</a>;
<a name="l06278"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a147253ec98f9ffc162e2b2318282c3b2">06278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__s.html">cvmx_ciu2_en_ppx_ip4_rml_s</a>     <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a147253ec98f9ffc162e2b2318282c3b2">cn68xx</a>;
<a name="l06279"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html">06279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_rml_cn68xxp1</a> {
<a name="l06280"></a>06280 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06281"></a>06281 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ad5212037dfc0944b93aa166b7b550977">reserved_56_63</a>               : 8;
<a name="l06282"></a>06282     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aab3956aa503662d72b5412968e48685b">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt-enable */</span>
<a name="l06283"></a>06283     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a767af6ab36a5355f1d3cb27c4add4fc8">reserved_49_51</a>               : 3;
<a name="l06284"></a>06284     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#abfdac9ad1943b101c4e933843d50f1ce">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt-enable */</span>
<a name="l06285"></a>06285     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aabde48394ecd941894a539cea85c122a">reserved_41_47</a>               : 7;
<a name="l06286"></a>06286     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aad1e347294c483124a1e4c7c112d2c83">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt-enable */</span>
<a name="l06287"></a>06287     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a04462ec3d757ce373cb40231bab3e114">reserved_34_39</a>               : 6;
<a name="l06288"></a>06288     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a408e4f247bee156106a6219ffd93a014">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt-enable */</span>
<a name="l06289"></a>06289     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8447e3abc8c81475e93dd26d42f7acd6">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt-enable */</span>
<a name="l06290"></a>06290     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a15705ac0fdd76fbe4139ee4d32eb3f38">reserved_31_31</a>               : 1;
<a name="l06291"></a>06291     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42354189815fb2cd4bb2931bb6980da5">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt-enable */</span>
<a name="l06292"></a>06292     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a32a4db9573a892c82bc1ad80166264bd">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt-enable */</span>
<a name="l06293"></a>06293     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#add7a8817474207528fc66070d81941ea">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt-enable */</span>
<a name="l06294"></a>06294     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ab60182404d226cec9ba9501ca515ef5c">reserved_25_27</a>               : 3;
<a name="l06295"></a>06295     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aa431fdb8e79a20e00b6a4d9f7c4a0be2">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt-enable */</span>
<a name="l06296"></a>06296     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#af9dae10e64a181fcc6f3923d3131605a">reserved_17_23</a>               : 7;
<a name="l06297"></a>06297     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a097ab272c2ff72c5004a6eaeba2e661e">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt-enable */</span>
<a name="l06298"></a>06298     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a2c2af330d313bdddc06912bad00e4efc">reserved_8_15</a>                : 8;
<a name="l06299"></a>06299     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a0d7b86c6dda0ff2d72bc5d1e56602cc9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt-enable */</span>
<a name="l06300"></a>06300     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8d6386273c2e10ceb2dd752e09448142">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt-enable */</span>
<a name="l06301"></a>06301     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ac440a2a547180f892930269de8ef5722">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt-enable */</span>
<a name="l06302"></a>06302     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aea747eefaaf7031ce93381e16cee9220">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt-enable */</span>
<a name="l06303"></a>06303     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a459ac1da2ccd47be630c5e93aaa3b387">reserved_1_3</a>                 : 3;
<a name="l06304"></a>06304     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42a7ada2fbbe1ca56c4ccdd8bf524ec4">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt-enable */</span>
<a name="l06305"></a>06305 <span class="preprocessor">#else</span>
<a name="l06306"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42a7ada2fbbe1ca56c4ccdd8bf524ec4">06306</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42a7ada2fbbe1ca56c4ccdd8bf524ec4">iob</a>                          : 1;
<a name="l06307"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a459ac1da2ccd47be630c5e93aaa3b387">06307</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a459ac1da2ccd47be630c5e93aaa3b387">reserved_1_3</a>                 : 3;
<a name="l06308"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aea747eefaaf7031ce93381e16cee9220">06308</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aea747eefaaf7031ce93381e16cee9220">fpa</a>                          : 1;
<a name="l06309"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ac440a2a547180f892930269de8ef5722">06309</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ac440a2a547180f892930269de8ef5722">ipd</a>                          : 1;
<a name="l06310"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8d6386273c2e10ceb2dd752e09448142">06310</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8d6386273c2e10ceb2dd752e09448142">pip</a>                          : 1;
<a name="l06311"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a0d7b86c6dda0ff2d72bc5d1e56602cc9">06311</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a0d7b86c6dda0ff2d72bc5d1e56602cc9">pko</a>                          : 1;
<a name="l06312"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a2c2af330d313bdddc06912bad00e4efc">06312</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a2c2af330d313bdddc06912bad00e4efc">reserved_8_15</a>                : 8;
<a name="l06313"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a097ab272c2ff72c5004a6eaeba2e661e">06313</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a097ab272c2ff72c5004a6eaeba2e661e">sso</a>                          : 1;
<a name="l06314"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#af9dae10e64a181fcc6f3923d3131605a">06314</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#af9dae10e64a181fcc6f3923d3131605a">reserved_17_23</a>               : 7;
<a name="l06315"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aa431fdb8e79a20e00b6a4d9f7c4a0be2">06315</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aa431fdb8e79a20e00b6a4d9f7c4a0be2">zip</a>                          : 1;
<a name="l06316"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ab60182404d226cec9ba9501ca515ef5c">06316</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ab60182404d226cec9ba9501ca515ef5c">reserved_25_27</a>               : 3;
<a name="l06317"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#add7a8817474207528fc66070d81941ea">06317</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#add7a8817474207528fc66070d81941ea">tim</a>                          : 1;
<a name="l06318"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a32a4db9573a892c82bc1ad80166264bd">06318</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a32a4db9573a892c82bc1ad80166264bd">rad</a>                          : 1;
<a name="l06319"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42354189815fb2cd4bb2931bb6980da5">06319</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a42354189815fb2cd4bb2931bb6980da5">key</a>                          : 1;
<a name="l06320"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a15705ac0fdd76fbe4139ee4d32eb3f38">06320</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a15705ac0fdd76fbe4139ee4d32eb3f38">reserved_31_31</a>               : 1;
<a name="l06321"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8447e3abc8c81475e93dd26d42f7acd6">06321</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a8447e3abc8c81475e93dd26d42f7acd6">sli</a>                          : 1;
<a name="l06322"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a408e4f247bee156106a6219ffd93a014">06322</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a408e4f247bee156106a6219ffd93a014">dpi</a>                          : 1;
<a name="l06323"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a04462ec3d757ce373cb40231bab3e114">06323</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a04462ec3d757ce373cb40231bab3e114">reserved_34_39</a>               : 6;
<a name="l06324"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aad1e347294c483124a1e4c7c112d2c83">06324</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aad1e347294c483124a1e4c7c112d2c83">dfa</a>                          : 1;
<a name="l06325"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aabde48394ecd941894a539cea85c122a">06325</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aabde48394ecd941894a539cea85c122a">reserved_41_47</a>               : 7;
<a name="l06326"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#abfdac9ad1943b101c4e933843d50f1ce">06326</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#abfdac9ad1943b101c4e933843d50f1ce">l2c</a>                          : 1;
<a name="l06327"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a767af6ab36a5355f1d3cb27c4add4fc8">06327</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#a767af6ab36a5355f1d3cb27c4add4fc8">reserved_49_51</a>               : 3;
<a name="l06328"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aab3956aa503662d72b5412968e48685b">06328</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#aab3956aa503662d72b5412968e48685b">trace</a>                        : 4;
<a name="l06329"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ad5212037dfc0944b93aa166b7b550977">06329</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml_1_1cvmx__ciu2__en__ppx__ip4__rml__cn68xxp1.html#ad5212037dfc0944b93aa166b7b550977">reserved_56_63</a>               : 8;
<a name="l06330"></a>06330 <span class="preprocessor">#endif</span>
<a name="l06331"></a>06331 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html#a2b53e38bce677650770fa905f5c17296">cn68xxp1</a>;
<a name="l06332"></a>06332 };
<a name="l06333"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9b811a58ae3ace138bc23466e8615e47">06333</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html" title="cvmx_ciu2_en_pp::_ip4_rml">cvmx_ciu2_en_ppx_ip4_rml</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml.html" title="cvmx_ciu2_en_pp::_ip4_rml">cvmx_ciu2_en_ppx_ip4_rml_t</a>;
<a name="l06334"></a>06334 <span class="comment"></span>
<a name="l06335"></a>06335 <span class="comment">/**</span>
<a name="l06336"></a>06336 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_rml_w1c</span>
<a name="l06337"></a>06337 <span class="comment"> */</span>
<a name="l06338"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html">06338</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1c">cvmx_ciu2_en_ppx_ip4_rml_w1c</a> {
<a name="l06339"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#a075f35ec28a5fa87088f4cde380b47a8">06339</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#a075f35ec28a5fa87088f4cde380b47a8">u64</a>;
<a name="l06340"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html">06340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip4_rml_w1c_s</a> {
<a name="l06341"></a>06341 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06342"></a>06342 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aaf38e6540b9a69b1209fe302f24fac79">reserved_56_63</a>               : 8;
<a name="l06343"></a>06343     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a67b241bb868b8c5f297ef79dae5fd278">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l06344"></a>06344     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a786b7c3c8fa56d4a26bb1bde55124a3b">reserved_49_51</a>               : 3;
<a name="l06345"></a>06345     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a8db44157693fdbfba4b7468d49163980">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l06346"></a>06346     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af2926dfdc9b9b8264584abc00582a335">reserved_41_47</a>               : 7;
<a name="l06347"></a>06347     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad63cabc6192880a311daf7a9c775b9e0">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l06348"></a>06348     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad5b1f9384c0ef086f6180b63817bf746">reserved_37_39</a>               : 3;
<a name="l06349"></a>06349     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a450dfbeeaa01d388b92a61128fee1844">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l06350"></a>06350     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6d978a7e435da6ff25b75b50f91e6d68">reserved_34_35</a>               : 2;
<a name="l06351"></a>06351     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a99086725fdca00e6253fed153ada3e59">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l06352"></a>06352     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ab6affe908d34ab105d2f29da16c855aa">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l06353"></a>06353     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6380a6f89d9181457fee5162bdc293f">reserved_31_31</a>               : 1;
<a name="l06354"></a>06354     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#adfd9d7b0757a64327ef88456bb1b233c">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l06355"></a>06355     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ade06d2c97fca9ecd205a969d7255ce52">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l06356"></a>06356     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a688b9ebf20820e62eadd97b6e01cdaca">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6350a685f9eb6d2aab12fb94abf4ed6f">reserved_25_27</a>               : 3;
<a name="l06358"></a>06358     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a941b47a47a03821035ccf05078068206">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a125de6928e6b8e36cb8aac0c985d7d4b">reserved_17_23</a>               : 7;
<a name="l06360"></a>06360     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae8525a5ec678585a058be49cade7bab0">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l06361"></a>06361     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae5f3288d94fc127fea9a0ac8ff91cfad">reserved_8_15</a>                : 8;
<a name="l06362"></a>06362     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9c68f54298d41e2dd48dbe4e3058e71c">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l06363"></a>06363     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aab0ca0b506881fe3e66e3722697165d5">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l06364"></a>06364     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6d89cfdc3f2670386cdcff16a3e2f61">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l06365"></a>06365     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9f39e6f70762a802567237666aad4e60">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l06366"></a>06366     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af9639af384e77d8fd1d64ad8be0c4f14">reserved_1_3</a>                 : 3;
<a name="l06367"></a>06367     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a43a5021913cba70678f53de6c95ef32b">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l06368"></a>06368 <span class="preprocessor">#else</span>
<a name="l06369"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a43a5021913cba70678f53de6c95ef32b">06369</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a43a5021913cba70678f53de6c95ef32b">iob</a>                          : 1;
<a name="l06370"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af9639af384e77d8fd1d64ad8be0c4f14">06370</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af9639af384e77d8fd1d64ad8be0c4f14">reserved_1_3</a>                 : 3;
<a name="l06371"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9f39e6f70762a802567237666aad4e60">06371</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9f39e6f70762a802567237666aad4e60">fpa</a>                          : 1;
<a name="l06372"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6d89cfdc3f2670386cdcff16a3e2f61">06372</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6d89cfdc3f2670386cdcff16a3e2f61">ipd</a>                          : 1;
<a name="l06373"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aab0ca0b506881fe3e66e3722697165d5">06373</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aab0ca0b506881fe3e66e3722697165d5">pip</a>                          : 1;
<a name="l06374"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9c68f54298d41e2dd48dbe4e3058e71c">06374</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a9c68f54298d41e2dd48dbe4e3058e71c">pko</a>                          : 1;
<a name="l06375"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae5f3288d94fc127fea9a0ac8ff91cfad">06375</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae5f3288d94fc127fea9a0ac8ff91cfad">reserved_8_15</a>                : 8;
<a name="l06376"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae8525a5ec678585a058be49cade7bab0">06376</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ae8525a5ec678585a058be49cade7bab0">sso</a>                          : 1;
<a name="l06377"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a125de6928e6b8e36cb8aac0c985d7d4b">06377</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a125de6928e6b8e36cb8aac0c985d7d4b">reserved_17_23</a>               : 7;
<a name="l06378"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a941b47a47a03821035ccf05078068206">06378</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a941b47a47a03821035ccf05078068206">zip</a>                          : 1;
<a name="l06379"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6350a685f9eb6d2aab12fb94abf4ed6f">06379</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6350a685f9eb6d2aab12fb94abf4ed6f">reserved_25_27</a>               : 3;
<a name="l06380"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a688b9ebf20820e62eadd97b6e01cdaca">06380</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a688b9ebf20820e62eadd97b6e01cdaca">tim</a>                          : 1;
<a name="l06381"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ade06d2c97fca9ecd205a969d7255ce52">06381</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ade06d2c97fca9ecd205a969d7255ce52">rad</a>                          : 1;
<a name="l06382"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#adfd9d7b0757a64327ef88456bb1b233c">06382</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#adfd9d7b0757a64327ef88456bb1b233c">key</a>                          : 1;
<a name="l06383"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6380a6f89d9181457fee5162bdc293f">06383</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aa6380a6f89d9181457fee5162bdc293f">reserved_31_31</a>               : 1;
<a name="l06384"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ab6affe908d34ab105d2f29da16c855aa">06384</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ab6affe908d34ab105d2f29da16c855aa">sli</a>                          : 1;
<a name="l06385"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a99086725fdca00e6253fed153ada3e59">06385</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a99086725fdca00e6253fed153ada3e59">dpi</a>                          : 1;
<a name="l06386"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6d978a7e435da6ff25b75b50f91e6d68">06386</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a6d978a7e435da6ff25b75b50f91e6d68">reserved_34_35</a>               : 2;
<a name="l06387"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a450dfbeeaa01d388b92a61128fee1844">06387</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a450dfbeeaa01d388b92a61128fee1844">dpi_dma</a>                      : 1;
<a name="l06388"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad5b1f9384c0ef086f6180b63817bf746">06388</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad5b1f9384c0ef086f6180b63817bf746">reserved_37_39</a>               : 3;
<a name="l06389"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad63cabc6192880a311daf7a9c775b9e0">06389</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#ad63cabc6192880a311daf7a9c775b9e0">dfa</a>                          : 1;
<a name="l06390"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af2926dfdc9b9b8264584abc00582a335">06390</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#af2926dfdc9b9b8264584abc00582a335">reserved_41_47</a>               : 7;
<a name="l06391"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a8db44157693fdbfba4b7468d49163980">06391</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a8db44157693fdbfba4b7468d49163980">l2c</a>                          : 1;
<a name="l06392"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a786b7c3c8fa56d4a26bb1bde55124a3b">06392</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a786b7c3c8fa56d4a26bb1bde55124a3b">reserved_49_51</a>               : 3;
<a name="l06393"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a67b241bb868b8c5f297ef79dae5fd278">06393</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#a67b241bb868b8c5f297ef79dae5fd278">trace</a>                        : 4;
<a name="l06394"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aaf38e6540b9a69b1209fe302f24fac79">06394</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html#aaf38e6540b9a69b1209fe302f24fac79">reserved_56_63</a>               : 8;
<a name="l06395"></a>06395 <span class="preprocessor">#endif</span>
<a name="l06396"></a>06396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#a5f213217f81e67b8f9d00e7919bc9e09">s</a>;
<a name="l06397"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#aec74a449e231e79ae52debf0e08708fe">06397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__s.html">cvmx_ciu2_en_ppx_ip4_rml_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#aec74a449e231e79ae52debf0e08708fe">cn68xx</a>;
<a name="l06398"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html">06398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_rml_w1c_cn68xxp1</a> {
<a name="l06399"></a>06399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06400"></a>06400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aef46215148ab98ed3eb61641efe62766">reserved_56_63</a>               : 8;
<a name="l06401"></a>06401     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a79ea415ec813e58872b0275cce78c0e0">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l06402"></a>06402     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aaf3a770f966fb09daef433394aa37b76">reserved_49_51</a>               : 3;
<a name="l06403"></a>06403     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a53b00bb02105c364dc3d60169f5292e5">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l06404"></a>06404     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aa556921f96cccf3c2ead356d07cbfff7">reserved_41_47</a>               : 7;
<a name="l06405"></a>06405     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a1d250b34be8886dd69111ed0685095ad">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l06406"></a>06406     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ab2de6adf07a0c68e3446e17fc534df72">reserved_34_39</a>               : 6;
<a name="l06407"></a>06407     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a6004cb9147d5fda855efd472913d156b">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l06408"></a>06408     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aee996a68260c5d99813759671e1d372b">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l06409"></a>06409     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae77f69a0a64f3525812ae40b7b9837da">reserved_31_31</a>               : 1;
<a name="l06410"></a>06410     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e68805a81d87b43abf9755d09c79d3e">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l06411"></a>06411     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#abd000601a32f3c53e2e68e6ecafcc767">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l06412"></a>06412     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb76e3aee71d5e6ff923588853f97f88">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l06413"></a>06413     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#af8c43f8dfea948f1d5847d0f09165bb5">reserved_25_27</a>               : 3;
<a name="l06414"></a>06414     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a0db1026ec8d93a827fb1bf16d4ebefdc">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l06415"></a>06415     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae73176030abf50b13f9287c49746bd87">reserved_17_23</a>               : 7;
<a name="l06416"></a>06416     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e55d59b3f90931f8d38dd4a69b05cc5">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l06417"></a>06417     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a137678d45b30e352c8354dd5cfda974e">reserved_8_15</a>                : 8;
<a name="l06418"></a>06418     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aab9b0abb4f496d709a67b3238238ddd3">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l06419"></a>06419     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a2af662063697006e181d9339a32b35e5">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l06420"></a>06420     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a35f8d5598c795c15ed28d7ecef2d8539">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l06421"></a>06421     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb7a32f3860551c8dc83f1c4e2c49755">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l06422"></a>06422     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a19b978b12524390228b25328b7e949b1">reserved_1_3</a>                 : 3;
<a name="l06423"></a>06423     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aefb58e55449968624235b4525141a2f2">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l06424"></a>06424 <span class="preprocessor">#else</span>
<a name="l06425"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aefb58e55449968624235b4525141a2f2">06425</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aefb58e55449968624235b4525141a2f2">iob</a>                          : 1;
<a name="l06426"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a19b978b12524390228b25328b7e949b1">06426</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a19b978b12524390228b25328b7e949b1">reserved_1_3</a>                 : 3;
<a name="l06427"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb7a32f3860551c8dc83f1c4e2c49755">06427</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb7a32f3860551c8dc83f1c4e2c49755">fpa</a>                          : 1;
<a name="l06428"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a35f8d5598c795c15ed28d7ecef2d8539">06428</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a35f8d5598c795c15ed28d7ecef2d8539">ipd</a>                          : 1;
<a name="l06429"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a2af662063697006e181d9339a32b35e5">06429</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a2af662063697006e181d9339a32b35e5">pip</a>                          : 1;
<a name="l06430"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aab9b0abb4f496d709a67b3238238ddd3">06430</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aab9b0abb4f496d709a67b3238238ddd3">pko</a>                          : 1;
<a name="l06431"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a137678d45b30e352c8354dd5cfda974e">06431</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a137678d45b30e352c8354dd5cfda974e">reserved_8_15</a>                : 8;
<a name="l06432"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e55d59b3f90931f8d38dd4a69b05cc5">06432</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e55d59b3f90931f8d38dd4a69b05cc5">sso</a>                          : 1;
<a name="l06433"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae73176030abf50b13f9287c49746bd87">06433</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae73176030abf50b13f9287c49746bd87">reserved_17_23</a>               : 7;
<a name="l06434"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a0db1026ec8d93a827fb1bf16d4ebefdc">06434</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a0db1026ec8d93a827fb1bf16d4ebefdc">zip</a>                          : 1;
<a name="l06435"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#af8c43f8dfea948f1d5847d0f09165bb5">06435</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#af8c43f8dfea948f1d5847d0f09165bb5">reserved_25_27</a>               : 3;
<a name="l06436"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb76e3aee71d5e6ff923588853f97f88">06436</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#adb76e3aee71d5e6ff923588853f97f88">tim</a>                          : 1;
<a name="l06437"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#abd000601a32f3c53e2e68e6ecafcc767">06437</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#abd000601a32f3c53e2e68e6ecafcc767">rad</a>                          : 1;
<a name="l06438"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e68805a81d87b43abf9755d09c79d3e">06438</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a3e68805a81d87b43abf9755d09c79d3e">key</a>                          : 1;
<a name="l06439"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae77f69a0a64f3525812ae40b7b9837da">06439</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ae77f69a0a64f3525812ae40b7b9837da">reserved_31_31</a>               : 1;
<a name="l06440"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aee996a68260c5d99813759671e1d372b">06440</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aee996a68260c5d99813759671e1d372b">sli</a>                          : 1;
<a name="l06441"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a6004cb9147d5fda855efd472913d156b">06441</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a6004cb9147d5fda855efd472913d156b">dpi</a>                          : 1;
<a name="l06442"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ab2de6adf07a0c68e3446e17fc534df72">06442</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#ab2de6adf07a0c68e3446e17fc534df72">reserved_34_39</a>               : 6;
<a name="l06443"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a1d250b34be8886dd69111ed0685095ad">06443</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a1d250b34be8886dd69111ed0685095ad">dfa</a>                          : 1;
<a name="l06444"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aa556921f96cccf3c2ead356d07cbfff7">06444</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aa556921f96cccf3c2ead356d07cbfff7">reserved_41_47</a>               : 7;
<a name="l06445"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a53b00bb02105c364dc3d60169f5292e5">06445</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a53b00bb02105c364dc3d60169f5292e5">l2c</a>                          : 1;
<a name="l06446"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aaf3a770f966fb09daef433394aa37b76">06446</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aaf3a770f966fb09daef433394aa37b76">reserved_49_51</a>               : 3;
<a name="l06447"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a79ea415ec813e58872b0275cce78c0e0">06447</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#a79ea415ec813e58872b0275cce78c0e0">trace</a>                        : 4;
<a name="l06448"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aef46215148ab98ed3eb61641efe62766">06448</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1c_1_1cvmx__ciu2__en__ppx__ip4__rml__w1c__cn68xxp1.html#aef46215148ab98ed3eb61641efe62766">reserved_56_63</a>               : 8;
<a name="l06449"></a>06449 <span class="preprocessor">#endif</span>
<a name="l06450"></a>06450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html#a479b2e51edbd579d4298e0943aa0bc5a">cn68xxp1</a>;
<a name="l06451"></a>06451 };
<a name="l06452"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a04ea046bef2a70834e021fcac349c62b">06452</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1c">cvmx_ciu2_en_ppx_ip4_rml_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1c.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1c">cvmx_ciu2_en_ppx_ip4_rml_w1c_t</a>;
<a name="l06453"></a>06453 <span class="comment"></span>
<a name="l06454"></a>06454 <span class="comment">/**</span>
<a name="l06455"></a>06455 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_rml_w1s</span>
<a name="l06456"></a>06456 <span class="comment"> */</span>
<a name="l06457"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html">06457</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1s">cvmx_ciu2_en_ppx_ip4_rml_w1s</a> {
<a name="l06458"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#a075e9bd79339866d6d16408220f78709">06458</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#a075e9bd79339866d6d16408220f78709">u64</a>;
<a name="l06459"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html">06459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip4_rml_w1s_s</a> {
<a name="l06460"></a>06460 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06461"></a>06461 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#aca2b92920ee921ddba12bf4204b4fb14">reserved_56_63</a>               : 8;
<a name="l06462"></a>06462     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3c8f5dcf9f3372156841f4079a24e4a6">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l06463"></a>06463     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a61937a0c61735fc95be035cc2110e83f">reserved_49_51</a>               : 3;
<a name="l06464"></a>06464     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a6a7b503d6d19a139b64449a62e629456">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l06465"></a>06465     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a381ba041eccbabb0011e1f5407566734">reserved_41_47</a>               : 7;
<a name="l06466"></a>06466     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a66551845404df8be502bd230b544f37d">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l06467"></a>06467     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ab7e464a214f296c132d96e4b80860861">reserved_37_39</a>               : 3;
<a name="l06468"></a>06468     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad6ab84c7ae489ae745422ccabb06cf23">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI_DMA] */</span>
<a name="l06469"></a>06469     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3f663ff6c929e2ae871f122601dac7c3">reserved_34_35</a>               : 2;
<a name="l06470"></a>06470     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a39af37d819ac8b750179fadcb7ed77d3">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l06471"></a>06471     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a5902e87c0bc061ac3f7527baf9f2c8d7">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l06472"></a>06472     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#affa343e44046f60aa87394fa8354f150">reserved_31_31</a>               : 1;
<a name="l06473"></a>06473     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a9efc5cba7788f0d3874c57a987d9fd25">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l06474"></a>06474     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3fe10f2dee47d0c4cbe43299e59bd9e9">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l06475"></a>06475     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a794d45711b592390a6c50d9debce3d12">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l06476"></a>06476     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a54d50991d0605f83aaa149a9598043f3">reserved_25_27</a>               : 3;
<a name="l06477"></a>06477     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a4c1efdb800eed47f5335bc54788fed2d">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l06478"></a>06478     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2c3aef6f2ad46631ac5069a7d0cf700a">reserved_17_23</a>               : 7;
<a name="l06479"></a>06479     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a8e9997135c62acfea1c57fa5cde0d9ab">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l06480"></a>06480     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af4aee762cee310eac614274caa0d9102">reserved_8_15</a>                : 8;
<a name="l06481"></a>06481     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2284dfd8f3a51e2c83c6d2b4fd13b505">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l06482"></a>06482     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ac67ca1d80c9f3221dc1c0aa851750674">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l06483"></a>06483     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad111fb3544c1454fb712c39d4a55a09b">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l06484"></a>06484     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af7c504424cfeafb275d9014dc3ef27d3">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l06485"></a>06485     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae47d3063de2bfba53f11d6a3ce1a00d9">reserved_1_3</a>                 : 3;
<a name="l06486"></a>06486     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae0ebf2820bc35ee4779a2dab3f0cb92e">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l06487"></a>06487 <span class="preprocessor">#else</span>
<a name="l06488"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae0ebf2820bc35ee4779a2dab3f0cb92e">06488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae0ebf2820bc35ee4779a2dab3f0cb92e">iob</a>                          : 1;
<a name="l06489"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae47d3063de2bfba53f11d6a3ce1a00d9">06489</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ae47d3063de2bfba53f11d6a3ce1a00d9">reserved_1_3</a>                 : 3;
<a name="l06490"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af7c504424cfeafb275d9014dc3ef27d3">06490</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af7c504424cfeafb275d9014dc3ef27d3">fpa</a>                          : 1;
<a name="l06491"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad111fb3544c1454fb712c39d4a55a09b">06491</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad111fb3544c1454fb712c39d4a55a09b">ipd</a>                          : 1;
<a name="l06492"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ac67ca1d80c9f3221dc1c0aa851750674">06492</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ac67ca1d80c9f3221dc1c0aa851750674">pip</a>                          : 1;
<a name="l06493"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2284dfd8f3a51e2c83c6d2b4fd13b505">06493</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2284dfd8f3a51e2c83c6d2b4fd13b505">pko</a>                          : 1;
<a name="l06494"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af4aee762cee310eac614274caa0d9102">06494</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#af4aee762cee310eac614274caa0d9102">reserved_8_15</a>                : 8;
<a name="l06495"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a8e9997135c62acfea1c57fa5cde0d9ab">06495</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a8e9997135c62acfea1c57fa5cde0d9ab">sso</a>                          : 1;
<a name="l06496"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2c3aef6f2ad46631ac5069a7d0cf700a">06496</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a2c3aef6f2ad46631ac5069a7d0cf700a">reserved_17_23</a>               : 7;
<a name="l06497"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a4c1efdb800eed47f5335bc54788fed2d">06497</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a4c1efdb800eed47f5335bc54788fed2d">zip</a>                          : 1;
<a name="l06498"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a54d50991d0605f83aaa149a9598043f3">06498</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a54d50991d0605f83aaa149a9598043f3">reserved_25_27</a>               : 3;
<a name="l06499"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a794d45711b592390a6c50d9debce3d12">06499</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a794d45711b592390a6c50d9debce3d12">tim</a>                          : 1;
<a name="l06500"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3fe10f2dee47d0c4cbe43299e59bd9e9">06500</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3fe10f2dee47d0c4cbe43299e59bd9e9">rad</a>                          : 1;
<a name="l06501"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a9efc5cba7788f0d3874c57a987d9fd25">06501</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a9efc5cba7788f0d3874c57a987d9fd25">key</a>                          : 1;
<a name="l06502"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#affa343e44046f60aa87394fa8354f150">06502</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#affa343e44046f60aa87394fa8354f150">reserved_31_31</a>               : 1;
<a name="l06503"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a5902e87c0bc061ac3f7527baf9f2c8d7">06503</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a5902e87c0bc061ac3f7527baf9f2c8d7">sli</a>                          : 1;
<a name="l06504"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a39af37d819ac8b750179fadcb7ed77d3">06504</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a39af37d819ac8b750179fadcb7ed77d3">dpi</a>                          : 1;
<a name="l06505"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3f663ff6c929e2ae871f122601dac7c3">06505</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3f663ff6c929e2ae871f122601dac7c3">reserved_34_35</a>               : 2;
<a name="l06506"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad6ab84c7ae489ae745422ccabb06cf23">06506</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ad6ab84c7ae489ae745422ccabb06cf23">dpi_dma</a>                      : 1;
<a name="l06507"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ab7e464a214f296c132d96e4b80860861">06507</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#ab7e464a214f296c132d96e4b80860861">reserved_37_39</a>               : 3;
<a name="l06508"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a66551845404df8be502bd230b544f37d">06508</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a66551845404df8be502bd230b544f37d">dfa</a>                          : 1;
<a name="l06509"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a381ba041eccbabb0011e1f5407566734">06509</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a381ba041eccbabb0011e1f5407566734">reserved_41_47</a>               : 7;
<a name="l06510"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a6a7b503d6d19a139b64449a62e629456">06510</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a6a7b503d6d19a139b64449a62e629456">l2c</a>                          : 1;
<a name="l06511"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a61937a0c61735fc95be035cc2110e83f">06511</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a61937a0c61735fc95be035cc2110e83f">reserved_49_51</a>               : 3;
<a name="l06512"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3c8f5dcf9f3372156841f4079a24e4a6">06512</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#a3c8f5dcf9f3372156841f4079a24e4a6">trace</a>                        : 4;
<a name="l06513"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#aca2b92920ee921ddba12bf4204b4fb14">06513</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html#aca2b92920ee921ddba12bf4204b4fb14">reserved_56_63</a>               : 8;
<a name="l06514"></a>06514 <span class="preprocessor">#endif</span>
<a name="l06515"></a>06515 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#a8a8e4a9778c8904e83b31957b43fb7d7">s</a>;
<a name="l06516"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#af43ff2143854f6808546db7852040223">06516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__s.html">cvmx_ciu2_en_ppx_ip4_rml_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#af43ff2143854f6808546db7852040223">cn68xx</a>;
<a name="l06517"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html">06517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html">cvmx_ciu2_en_ppx_ip4_rml_w1s_cn68xxp1</a> {
<a name="l06518"></a>06518 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06519"></a>06519 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a0114b76c01f78ad78cc5ae7fbe7fc9c3">reserved_56_63</a>               : 8;
<a name="l06520"></a>06520     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a27dff68c052eb3808ca96fc82d33fb7c">trace</a>                        : 4;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l06521"></a>06521     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8e68c643aab23577818e149ffd53d777">reserved_49_51</a>               : 3;
<a name="l06522"></a>06522     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aa174918b80150389eedfe8a96430a5ad">l2c</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l06523"></a>06523     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad42910cc0f223eda96e8e9fcdc75706d">reserved_41_47</a>               : 7;
<a name="l06524"></a>06524     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a86b02ffbae267d4d13242d4c6bcb324e">dfa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l06525"></a>06525     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad95d33ac5f9c2861ebbbb82d38dda008">reserved_34_39</a>               : 6;
<a name="l06526"></a>06526     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#abe60544bcff0e3e16ece6fda43f7fc65">dpi</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l06527"></a>06527     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a3ed38e350e9696c59a5cb0ad4c3fee11">sli</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l06528"></a>06528     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a9e5e6334b93156d7c5cb8d5819f5f4ad">reserved_31_31</a>               : 1;
<a name="l06529"></a>06529     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#af029310783efff86cbfa701fab3087f6">key</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l06530"></a>06530     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a962d18bb0527b40985857a2bb8bec5f6">rad</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l06531"></a>06531     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ab669781b728548fcf84aa71dfdfa8d0f">tim</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l06532"></a>06532     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2b2469efd0af88d20af149e58302ebd1">reserved_25_27</a>               : 3;
<a name="l06533"></a>06533     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a48b33740861e68d5b76704f94b5c09c0">zip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l06534"></a>06534     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aafbdf40c9f45e2d70a73a001815c0635">reserved_17_23</a>               : 7;
<a name="l06535"></a>06535     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24ee28408afcd8acd4e5cae48c337d00">sso</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l06536"></a>06536     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#afc5d49d1d7dadc86d2f2c530cf8332f2">reserved_8_15</a>                : 8;
<a name="l06537"></a>06537     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a826a29bd474dc2ab3133290847e52aa1">pko</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l06538"></a>06538     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a1f4daa8197abb23116690cd0970f72c8">pip</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l06539"></a>06539     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24f47c5cc3f22ce1c76ab50bd3756b11">ipd</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l06540"></a>06540     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aeecd763fa07452edc2069a76abe8d7e5">fpa</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l06541"></a>06541     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8235d382472b3c61b1f26670b7107a08">reserved_1_3</a>                 : 3;
<a name="l06542"></a>06542     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2f8c3ad5b696ee9a39651b40a3e8df6e">iob</a>                          : 1;  <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l06543"></a>06543 <span class="preprocessor">#else</span>
<a name="l06544"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2f8c3ad5b696ee9a39651b40a3e8df6e">06544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2f8c3ad5b696ee9a39651b40a3e8df6e">iob</a>                          : 1;
<a name="l06545"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8235d382472b3c61b1f26670b7107a08">06545</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8235d382472b3c61b1f26670b7107a08">reserved_1_3</a>                 : 3;
<a name="l06546"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aeecd763fa07452edc2069a76abe8d7e5">06546</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aeecd763fa07452edc2069a76abe8d7e5">fpa</a>                          : 1;
<a name="l06547"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24f47c5cc3f22ce1c76ab50bd3756b11">06547</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24f47c5cc3f22ce1c76ab50bd3756b11">ipd</a>                          : 1;
<a name="l06548"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a1f4daa8197abb23116690cd0970f72c8">06548</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a1f4daa8197abb23116690cd0970f72c8">pip</a>                          : 1;
<a name="l06549"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a826a29bd474dc2ab3133290847e52aa1">06549</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a826a29bd474dc2ab3133290847e52aa1">pko</a>                          : 1;
<a name="l06550"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#afc5d49d1d7dadc86d2f2c530cf8332f2">06550</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#afc5d49d1d7dadc86d2f2c530cf8332f2">reserved_8_15</a>                : 8;
<a name="l06551"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24ee28408afcd8acd4e5cae48c337d00">06551</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a24ee28408afcd8acd4e5cae48c337d00">sso</a>                          : 1;
<a name="l06552"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aafbdf40c9f45e2d70a73a001815c0635">06552</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aafbdf40c9f45e2d70a73a001815c0635">reserved_17_23</a>               : 7;
<a name="l06553"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a48b33740861e68d5b76704f94b5c09c0">06553</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a48b33740861e68d5b76704f94b5c09c0">zip</a>                          : 1;
<a name="l06554"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2b2469efd0af88d20af149e58302ebd1">06554</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a2b2469efd0af88d20af149e58302ebd1">reserved_25_27</a>               : 3;
<a name="l06555"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ab669781b728548fcf84aa71dfdfa8d0f">06555</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ab669781b728548fcf84aa71dfdfa8d0f">tim</a>                          : 1;
<a name="l06556"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a962d18bb0527b40985857a2bb8bec5f6">06556</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a962d18bb0527b40985857a2bb8bec5f6">rad</a>                          : 1;
<a name="l06557"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#af029310783efff86cbfa701fab3087f6">06557</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#af029310783efff86cbfa701fab3087f6">key</a>                          : 1;
<a name="l06558"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a9e5e6334b93156d7c5cb8d5819f5f4ad">06558</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a9e5e6334b93156d7c5cb8d5819f5f4ad">reserved_31_31</a>               : 1;
<a name="l06559"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a3ed38e350e9696c59a5cb0ad4c3fee11">06559</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a3ed38e350e9696c59a5cb0ad4c3fee11">sli</a>                          : 1;
<a name="l06560"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#abe60544bcff0e3e16ece6fda43f7fc65">06560</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#abe60544bcff0e3e16ece6fda43f7fc65">dpi</a>                          : 1;
<a name="l06561"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad95d33ac5f9c2861ebbbb82d38dda008">06561</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad95d33ac5f9c2861ebbbb82d38dda008">reserved_34_39</a>               : 6;
<a name="l06562"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a86b02ffbae267d4d13242d4c6bcb324e">06562</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a86b02ffbae267d4d13242d4c6bcb324e">dfa</a>                          : 1;
<a name="l06563"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad42910cc0f223eda96e8e9fcdc75706d">06563</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#ad42910cc0f223eda96e8e9fcdc75706d">reserved_41_47</a>               : 7;
<a name="l06564"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aa174918b80150389eedfe8a96430a5ad">06564</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#aa174918b80150389eedfe8a96430a5ad">l2c</a>                          : 1;
<a name="l06565"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8e68c643aab23577818e149ffd53d777">06565</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a8e68c643aab23577818e149ffd53d777">reserved_49_51</a>               : 3;
<a name="l06566"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a27dff68c052eb3808ca96fc82d33fb7c">06566</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a27dff68c052eb3808ca96fc82d33fb7c">trace</a>                        : 4;
<a name="l06567"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a0114b76c01f78ad78cc5ae7fbe7fc9c3">06567</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__rml__w1s_1_1cvmx__ciu2__en__ppx__ip4__rml__w1s__cn68xxp1.html#a0114b76c01f78ad78cc5ae7fbe7fc9c3">reserved_56_63</a>               : 8;
<a name="l06568"></a>06568 <span class="preprocessor">#endif</span>
<a name="l06569"></a>06569 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html#ad5a1549615ca7b9310505c24a29b667d">cn68xxp1</a>;
<a name="l06570"></a>06570 };
<a name="l06571"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af799138aaba0986f449ec058a70d7379">06571</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1s">cvmx_ciu2_en_ppx_ip4_rml_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__rml__w1s.html" title="cvmx_ciu2_en_pp::_ip4_rml_w1s">cvmx_ciu2_en_ppx_ip4_rml_w1s_t</a>;
<a name="l06572"></a>06572 <span class="comment"></span>
<a name="l06573"></a>06573 <span class="comment">/**</span>
<a name="l06574"></a>06574 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wdog</span>
<a name="l06575"></a>06575 <span class="comment"> */</span>
<a name="l06576"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html">06576</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html" title="cvmx_ciu2_en_pp::_ip4_wdog">cvmx_ciu2_en_ppx_ip4_wdog</a> {
<a name="l06577"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#af444db14c805f6edb1ade0a069c161b7">06577</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#af444db14c805f6edb1ade0a069c161b7">u64</a>;
<a name="l06578"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html">06578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html">cvmx_ciu2_en_ppx_ip4_wdog_s</a> {
<a name="l06579"></a>06579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06580"></a>06580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#abad457197735ec9bbd3eb20d257d4fac">reserved_32_63</a>               : 32;
<a name="l06581"></a>06581     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#ac408a0658e916ecad92c5766deb58c5a">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupt-enable */</span>
<a name="l06582"></a>06582 <span class="preprocessor">#else</span>
<a name="l06583"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#ac408a0658e916ecad92c5766deb58c5a">06583</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#ac408a0658e916ecad92c5766deb58c5a">wdog</a>                         : 32;
<a name="l06584"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#abad457197735ec9bbd3eb20d257d4fac">06584</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html#abad457197735ec9bbd3eb20d257d4fac">reserved_32_63</a>               : 32;
<a name="l06585"></a>06585 <span class="preprocessor">#endif</span>
<a name="l06586"></a>06586 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#a7c382cff1719c3c9c79ff51bb0b891cc">s</a>;
<a name="l06587"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#a70a34ec5d8521ab46904fc131fce5d4e">06587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html">cvmx_ciu2_en_ppx_ip4_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#a70a34ec5d8521ab46904fc131fce5d4e">cn68xx</a>;
<a name="l06588"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#ae4e9d5da128a30d8615becadf2b85e56">06588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog_1_1cvmx__ciu2__en__ppx__ip4__wdog__s.html">cvmx_ciu2_en_ppx_ip4_wdog_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html#ae4e9d5da128a30d8615becadf2b85e56">cn68xxp1</a>;
<a name="l06589"></a>06589 };
<a name="l06590"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3596b6945f6471e00a0f2c297a04fd85">06590</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html" title="cvmx_ciu2_en_pp::_ip4_wdog">cvmx_ciu2_en_ppx_ip4_wdog</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog.html" title="cvmx_ciu2_en_pp::_ip4_wdog">cvmx_ciu2_en_ppx_ip4_wdog_t</a>;
<a name="l06591"></a>06591 <span class="comment"></span>
<a name="l06592"></a>06592 <span class="comment">/**</span>
<a name="l06593"></a>06593 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wdog_w1c</span>
<a name="l06594"></a>06594 <span class="comment"> */</span>
<a name="l06595"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html">06595</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1c">cvmx_ciu2_en_ppx_ip4_wdog_w1c</a> {
<a name="l06596"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#a9cb9c1b5ede6b59224f5a301827e08ec">06596</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#a9cb9c1b5ede6b59224f5a301827e08ec">u64</a>;
<a name="l06597"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html">06597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1c_s</a> {
<a name="l06598"></a>06598 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06599"></a>06599 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#add2efe760a6e596da95ccafc2e0d7fb4">reserved_32_63</a>               : 32;
<a name="l06600"></a>06600     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#abb8f72b5c4ad68c56e852a4dd7c73fe5">wdog</a>                         : 32; <span class="comment">/**&lt; write 1 to clear CIU2_EN_xx_yy_WDOG */</span>
<a name="l06601"></a>06601 <span class="preprocessor">#else</span>
<a name="l06602"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#abb8f72b5c4ad68c56e852a4dd7c73fe5">06602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#abb8f72b5c4ad68c56e852a4dd7c73fe5">wdog</a>                         : 32;
<a name="l06603"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#add2efe760a6e596da95ccafc2e0d7fb4">06603</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html#add2efe760a6e596da95ccafc2e0d7fb4">reserved_32_63</a>               : 32;
<a name="l06604"></a>06604 <span class="preprocessor">#endif</span>
<a name="l06605"></a>06605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#af691191aebf9b9ce24ed83f113dc9105">s</a>;
<a name="l06606"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#a7e5d2cfa4c01c5c4c39969bc30591d02">06606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#a7e5d2cfa4c01c5c4c39969bc30591d02">cn68xx</a>;
<a name="l06607"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#af2914e00a5f1e31099331ce43572adc5">06607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1c_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html#af2914e00a5f1e31099331ce43572adc5">cn68xxp1</a>;
<a name="l06608"></a>06608 };
<a name="l06609"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aacbabb73823cf608068c381d20f751ad">06609</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1c">cvmx_ciu2_en_ppx_ip4_wdog_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1c">cvmx_ciu2_en_ppx_ip4_wdog_w1c_t</a>;
<a name="l06610"></a>06610 <span class="comment"></span>
<a name="l06611"></a>06611 <span class="comment">/**</span>
<a name="l06612"></a>06612 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wdog_w1s</span>
<a name="l06613"></a>06613 <span class="comment"> */</span>
<a name="l06614"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html">06614</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1s">cvmx_ciu2_en_ppx_ip4_wdog_w1s</a> {
<a name="l06615"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#abdd9305bae304da02fed9bc14ec1b74c">06615</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#abdd9305bae304da02fed9bc14ec1b74c">u64</a>;
<a name="l06616"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html">06616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1s_s</a> {
<a name="l06617"></a>06617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06618"></a>06618 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#a374f35a615deab5d2176e495d439a4a7">reserved_32_63</a>               : 32;
<a name="l06619"></a>06619     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#aec354323488825e656533d2016e22263">wdog</a>                         : 32; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WDOG[WDOG] */</span>
<a name="l06620"></a>06620 <span class="preprocessor">#else</span>
<a name="l06621"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#aec354323488825e656533d2016e22263">06621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#aec354323488825e656533d2016e22263">wdog</a>                         : 32;
<a name="l06622"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#a374f35a615deab5d2176e495d439a4a7">06622</a>     uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html#a374f35a615deab5d2176e495d439a4a7">reserved_32_63</a>               : 32;
<a name="l06623"></a>06623 <span class="preprocessor">#endif</span>
<a name="l06624"></a>06624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#a2b07ce51cf9ff3b7d6277b1bb0d54be7">s</a>;
<a name="l06625"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#adb43fbe5062fdf807b6c711684e90533">06625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#adb43fbe5062fdf807b6c711684e90533">cn68xx</a>;
<a name="l06626"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#aeb87fa9d4c5bfa127c660ffa12975e50">06626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wdog__w1s_1_1cvmx__ciu2__en__ppx__ip4__wdog__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wdog_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html#aeb87fa9d4c5bfa127c660ffa12975e50">cn68xxp1</a>;
<a name="l06627"></a>06627 };
<a name="l06628"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af8cee70fa316646234ff445ef8415214">06628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1s">cvmx_ciu2_en_ppx_ip4_wdog_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wdog__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wdog_w1s">cvmx_ciu2_en_ppx_ip4_wdog_w1s_t</a>;
<a name="l06629"></a>06629 <span class="comment"></span>
<a name="l06630"></a>06630 <span class="comment">/**</span>
<a name="l06631"></a>06631 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wrkq</span>
<a name="l06632"></a>06632 <span class="comment"> */</span>
<a name="l06633"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html">06633</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html" title="cvmx_ciu2_en_pp::_ip4_wrkq">cvmx_ciu2_en_ppx_ip4_wrkq</a> {
<a name="l06634"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#adde5c4d08d612068618ffb128a11d60f">06634</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#adde5c4d08d612068618ffb128a11d60f">u64</a>;
<a name="l06635"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html">06635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_s</a> {
<a name="l06636"></a>06636 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06637"></a>06637 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html#af1e637e02ad5d66d900da763ffdc44a1">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupt-enable */</span>
<a name="l06638"></a>06638 <span class="preprocessor">#else</span>
<a name="l06639"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html#af1e637e02ad5d66d900da763ffdc44a1">06639</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html#af1e637e02ad5d66d900da763ffdc44a1">workq</a>                        : 64;
<a name="l06640"></a>06640 <span class="preprocessor">#endif</span>
<a name="l06641"></a>06641 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#a5c412ade0812b8f651d80e3bb8f9d288">s</a>;
<a name="l06642"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#abbfcbdaf8fe67c740cf4466a9266d22e">06642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#abbfcbdaf8fe67c740cf4466a9266d22e">cn68xx</a>;
<a name="l06643"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#aa405f4c2f356799a60de64c294ebb822">06643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq_1_1cvmx__ciu2__en__ppx__ip4__wrkq__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_s</a>    <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html#aa405f4c2f356799a60de64c294ebb822">cn68xxp1</a>;
<a name="l06644"></a>06644 };
<a name="l06645"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a51bc863a043932995bcf0a900996d137">06645</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html" title="cvmx_ciu2_en_pp::_ip4_wrkq">cvmx_ciu2_en_ppx_ip4_wrkq</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq.html" title="cvmx_ciu2_en_pp::_ip4_wrkq">cvmx_ciu2_en_ppx_ip4_wrkq_t</a>;
<a name="l06646"></a>06646 <span class="comment"></span>
<a name="l06647"></a>06647 <span class="comment">/**</span>
<a name="l06648"></a>06648 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wrkq_w1c</span>
<a name="l06649"></a>06649 <span class="comment"> */</span>
<a name="l06650"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html">06650</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1c">cvmx_ciu2_en_ppx_ip4_wrkq_w1c</a> {
<a name="l06651"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#aeb8077549fcebb15084b5166184807fc">06651</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#aeb8077549fcebb15084b5166184807fc">u64</a>;
<a name="l06652"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html">06652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1c_s</a> {
<a name="l06653"></a>06653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06654"></a>06654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html#ae2b584dae45fa33db263820bec99890c">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to clear CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l06655"></a>06655 <span class="comment">                                                         For W1C bits, write 1 to clear the corresponding</span>
<a name="l06656"></a>06656 <span class="comment">                                                         CIU2_EN_xx_yy_WRKQ,write 0 to retain previous value */</span>
<a name="l06657"></a>06657 <span class="preprocessor">#else</span>
<a name="l06658"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html#ae2b584dae45fa33db263820bec99890c">06658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html#ae2b584dae45fa33db263820bec99890c">workq</a>                        : 64;
<a name="l06659"></a>06659 <span class="preprocessor">#endif</span>
<a name="l06660"></a>06660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#aa2e3d93729e268d0555aba7521ef618e">s</a>;
<a name="l06661"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#a2d6285267c274291ca52aaf84e3ea4f9">06661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#a2d6285267c274291ca52aaf84e3ea4f9">cn68xx</a>;
<a name="l06662"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#afe593bc36b88020fe58d9ee436ac6d69">06662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1c_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1c__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1c_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html#afe593bc36b88020fe58d9ee436ac6d69">cn68xxp1</a>;
<a name="l06663"></a>06663 };
<a name="l06664"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad91b8e2a7ff89c9bda8a18bdb9810d76">06664</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1c">cvmx_ciu2_en_ppx_ip4_wrkq_w1c</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1c.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1c">cvmx_ciu2_en_ppx_ip4_wrkq_w1c_t</a>;
<a name="l06665"></a>06665 <span class="comment"></span>
<a name="l06666"></a>06666 <span class="comment">/**</span>
<a name="l06667"></a>06667 <span class="comment"> * cvmx_ciu2_en_pp#_ip4_wrkq_w1s</span>
<a name="l06668"></a>06668 <span class="comment"> */</span>
<a name="l06669"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html">06669</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1s">cvmx_ciu2_en_ppx_ip4_wrkq_w1s</a> {
<a name="l06670"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#a98a08ff4e00b74b2d160484fb577eb41">06670</a>     uint64_t <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#a98a08ff4e00b74b2d160484fb577eb41">u64</a>;
<a name="l06671"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html">06671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1s_s</a> {
<a name="l06672"></a>06672 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06673"></a>06673 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html#a37edd117815e3e8b80027eafa494730a">workq</a>                        : 64; <span class="comment">/**&lt; Write 1 to enable CIU2_EN_xx_yy_WRKQ[WORKQ]</span>
<a name="l06674"></a>06674 <span class="comment">                                                         1 bit/group. For all W1S bits, write 1 to enable</span>
<a name="l06675"></a>06675 <span class="comment">                                                         corresponding CIU2_EN_xx_yy_WRKQ[WORKQ] bit,</span>
<a name="l06676"></a>06676 <span class="comment">                                                         writing 0 to retain previous value. */</span>
<a name="l06677"></a>06677 <span class="preprocessor">#else</span>
<a name="l06678"></a><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html#a37edd117815e3e8b80027eafa494730a">06678</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html#a37edd117815e3e8b80027eafa494730a">workq</a>                        : 64;
<a name="l06679"></a>06679 <span class="preprocessor">#endif</span>
<a name="l06680"></a>06680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#a4f09590e1423451ffc9a955fe9dc0a05">s</a>;
<a name="l06681"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#a5a782c5100d8b7a21a5be4f9b1566a00">06681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#a5a782c5100d8b7a21a5be4f9b1566a00">cn68xx</a>;
<a name="l06682"></a><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#ae2dffd8c3ec9c7bb38f00b564d01021b">06682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__en__ppx__ip4__wrkq__w1s_1_1cvmx__ciu2__en__ppx__ip4__wrkq__w1s__s.html">cvmx_ciu2_en_ppx_ip4_wrkq_w1s_s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html#ae2dffd8c3ec9c7bb38f00b564d01021b">cn68xxp1</a>;
<a name="l06683"></a>06683 };
<a name="l06684"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9f67182c53ee010da062f59dcbd43117">06684</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1s">cvmx_ciu2_en_ppx_ip4_wrkq_w1s</a> <a class="code" href="unioncvmx__ciu2__en__ppx__ip4__wrkq__w1s.html" title="cvmx_ciu2_en_pp::_ip4_wrkq_w1s">cvmx_ciu2_en_ppx_ip4_wrkq_w1s_t</a>;
<a name="l06685"></a>06685 <span class="comment"></span>
<a name="l06686"></a>06686 <span class="comment">/**</span>
<a name="l06687"></a>06687 <span class="comment"> * cvmx_ciu2_intr_ciu_ready</span>
<a name="l06688"></a>06688 <span class="comment"> */</span>
<a name="l06689"></a><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html">06689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html" title="cvmx_ciu2_intr_ciu_ready">cvmx_ciu2_intr_ciu_ready</a> {
<a name="l06690"></a><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ac3d50b19c95cf94f11f986fc7e8a3984">06690</a>     uint64_t <a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ac3d50b19c95cf94f11f986fc7e8a3984">u64</a>;
<a name="l06691"></a><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html">06691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html">cvmx_ciu2_intr_ciu_ready_s</a> {
<a name="l06692"></a>06692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06693"></a>06693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a7d9c172459e171a9f9a3975ead85325e">reserved_1_63</a>                : 63;
<a name="l06694"></a>06694     uint64_t <a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a4d0da4aa0fd4b5de20c8d5f03620e484">ready</a>                        : 1;  <span class="comment">/**&lt; Because of the delay of the IRQ updates which may</span>
<a name="l06695"></a>06695 <span class="comment">                                                         take about 200 sclk cycles, software should read</span>
<a name="l06696"></a>06696 <span class="comment">                                                         this register after servicing interrupts and wait</span>
<a name="l06697"></a>06697 <span class="comment">                                                         for response before enabling interrupt watching.</span>
<a name="l06698"></a>06698 <span class="comment">                                                         Or, the outdated interrupt will show up again.</span>
<a name="l06699"></a>06699 <span class="comment">                                                         The read back data return when all interrupts have</span>
<a name="l06700"></a>06700 <span class="comment">                                                         been serviced, and read back data is always zero.</span>
<a name="l06701"></a>06701 <span class="comment">                                                         In o68 pass2, CIU_READY gets replaced by CIU2_ACK</span>
<a name="l06702"></a>06702 <span class="comment">                                                         This becomes an internal debug feature. */</span>
<a name="l06703"></a>06703 <span class="preprocessor">#else</span>
<a name="l06704"></a><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a4d0da4aa0fd4b5de20c8d5f03620e484">06704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a4d0da4aa0fd4b5de20c8d5f03620e484">ready</a>                        : 1;
<a name="l06705"></a><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a7d9c172459e171a9f9a3975ead85325e">06705</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html#a7d9c172459e171a9f9a3975ead85325e">reserved_1_63</a>                : 63;
<a name="l06706"></a>06706 <span class="preprocessor">#endif</span>
<a name="l06707"></a>06707 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#a78f824c1df855b180decee69590ae230">s</a>;
<a name="l06708"></a><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ae13e1ef04c81dd145edcc39bca15b44d">06708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html">cvmx_ciu2_intr_ciu_ready_s</a>     <a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ae13e1ef04c81dd145edcc39bca15b44d">cn68xx</a>;
<a name="l06709"></a><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ac55e6ee8f89cd90a1d5236d5aec52636">06709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ciu__ready_1_1cvmx__ciu2__intr__ciu__ready__s.html">cvmx_ciu2_intr_ciu_ready_s</a>     <a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html#ac55e6ee8f89cd90a1d5236d5aec52636">cn68xxp1</a>;
<a name="l06710"></a>06710 };
<a name="l06711"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a21bdd20bb5f3d0743b534521cae4ec16">06711</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html" title="cvmx_ciu2_intr_ciu_ready">cvmx_ciu2_intr_ciu_ready</a> <a class="code" href="unioncvmx__ciu2__intr__ciu__ready.html" title="cvmx_ciu2_intr_ciu_ready">cvmx_ciu2_intr_ciu_ready_t</a>;
<a name="l06712"></a>06712 <span class="comment"></span>
<a name="l06713"></a>06713 <span class="comment">/**</span>
<a name="l06714"></a>06714 <span class="comment"> * cvmx_ciu2_intr_ram_ecc_ctl</span>
<a name="l06715"></a>06715 <span class="comment"> */</span>
<a name="l06716"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html">06716</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html" title="cvmx_ciu2_intr_ram_ecc_ctl">cvmx_ciu2_intr_ram_ecc_ctl</a> {
<a name="l06717"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a315274e56302ce824a241f2b779f1fba">06717</a>     uint64_t <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a315274e56302ce824a241f2b779f1fba">u64</a>;
<a name="l06718"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html">06718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html">cvmx_ciu2_intr_ram_ecc_ctl_s</a> {
<a name="l06719"></a>06719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06720"></a>06720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a933e491985a6ba562b4d0156cf967020">reserved_3_63</a>                : 61;
<a name="l06721"></a>06721     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a98882d10ec656728cf54418ad7de0268">flip_synd</a>                    : 2;  <span class="comment">/**&lt; Testing feature. Flip Syndrom to generate single or</span>
<a name="l06722"></a>06722 <span class="comment">                                                         double bit error. FLIP_SYND[0] generate even number</span>
<a name="l06723"></a>06723 <span class="comment">                                                         -ed bits error,FLIP_SYND[1] generate odd bits error */</span>
<a name="l06724"></a>06724     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a084d5260dc01480fe36cc577673be333">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 9bit ECC</span>
<a name="l06725"></a>06725 <span class="comment">                                                         check/correct logic for CIU interrupt enable RAM.</span>
<a name="l06726"></a>06726 <span class="comment">                                                         With ECC enabled, the ECC code will be generated</span>
<a name="l06727"></a>06727 <span class="comment">                                                         and written in the memory and then later on reads,</span>
<a name="l06728"></a>06728 <span class="comment">                                                         used to check and correct Single bit error and</span>
<a name="l06729"></a>06729 <span class="comment">                                                         detect Double Bit error. */</span>
<a name="l06730"></a>06730 <span class="preprocessor">#else</span>
<a name="l06731"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a084d5260dc01480fe36cc577673be333">06731</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a084d5260dc01480fe36cc577673be333">ecc_ena</a>                      : 1;
<a name="l06732"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a98882d10ec656728cf54418ad7de0268">06732</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a98882d10ec656728cf54418ad7de0268">flip_synd</a>                    : 2;
<a name="l06733"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a933e491985a6ba562b4d0156cf967020">06733</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html#a933e491985a6ba562b4d0156cf967020">reserved_3_63</a>                : 61;
<a name="l06734"></a>06734 <span class="preprocessor">#endif</span>
<a name="l06735"></a>06735 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a60c032bb2666eccd3d154f781913d1d8">s</a>;
<a name="l06736"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a58ffe26f7bb82fc7fc81345af42013e9">06736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html">cvmx_ciu2_intr_ram_ecc_ctl_s</a>   <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a58ffe26f7bb82fc7fc81345af42013e9">cn68xx</a>;
<a name="l06737"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a24fe5f828832b2125c47dbc907ffdbf7">06737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__ctl_1_1cvmx__ciu2__intr__ram__ecc__ctl__s.html">cvmx_ciu2_intr_ram_ecc_ctl_s</a>   <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html#a24fe5f828832b2125c47dbc907ffdbf7">cn68xxp1</a>;
<a name="l06738"></a>06738 };
<a name="l06739"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afe94090cb5b2aef99459b0d4c1675306">06739</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html" title="cvmx_ciu2_intr_ram_ecc_ctl">cvmx_ciu2_intr_ram_ecc_ctl</a> <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__ctl.html" title="cvmx_ciu2_intr_ram_ecc_ctl">cvmx_ciu2_intr_ram_ecc_ctl_t</a>;
<a name="l06740"></a>06740 <span class="comment"></span>
<a name="l06741"></a>06741 <span class="comment">/**</span>
<a name="l06742"></a>06742 <span class="comment"> * cvmx_ciu2_intr_ram_ecc_st</span>
<a name="l06743"></a>06743 <span class="comment"> */</span>
<a name="l06744"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html">06744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html" title="cvmx_ciu2_intr_ram_ecc_st">cvmx_ciu2_intr_ram_ecc_st</a> {
<a name="l06745"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a5a5a7ff3614c72ef4944290a5f7a554c">06745</a>     uint64_t <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a5a5a7ff3614c72ef4944290a5f7a554c">u64</a>;
<a name="l06746"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html">06746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html">cvmx_ciu2_intr_ram_ecc_st_s</a> {
<a name="l06747"></a>06747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06748"></a>06748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a67a10cb8373e2257e5052d981244b243">reserved_23_63</a>               : 41;
<a name="l06749"></a>06749     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a20a352fd66dad8b59d656313e41055fa">addr</a>                         : 7;  <span class="comment">/**&lt; Latch the address for latest sde/dde occured</span>
<a name="l06750"></a>06750 <span class="comment">                                                         The value only 0-98 indicates the different 98 IRQs</span>
<a name="l06751"></a>06751 <span class="comment">                                                         Software can read all corresponding corrected value</span>
<a name="l06752"></a>06752 <span class="comment">                                                         from CIU2_EN_PPX_IPx_*** or CIU2_EN_IOX_INT_*** and</span>
<a name="l06753"></a>06753 <span class="comment">                                                         rewite to the same address to corrected the bit err */</span>
<a name="l06754"></a>06754     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a332f4159d4dfea2bfef5f6b69440de57">reserved_13_15</a>               : 3;
<a name="l06755"></a>06755     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a06964c28ecd0e97970ecdc6f499b17ff">syndrom</a>                      : 9;  <span class="comment">/**&lt; Report the latest error syndrom */</span>
<a name="l06756"></a>06756     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a8d7a985c3c833b87bcabb2c57350adb3">reserved_2_3</a>                 : 2;
<a name="l06757"></a>06757     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ae2fc197c037cf728b41d2880aac290e9">dbe</a>                          : 1;  <span class="comment">/**&lt; Double bit error observed. Write &apos;1&apos; to clear */</span>
<a name="l06758"></a>06758     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ad72d0bcb86ce2d632968849d79ca322d">sbe</a>                          : 1;  <span class="comment">/**&lt; Single bit error observed. Write &apos;1&apos; to clear */</span>
<a name="l06759"></a>06759 <span class="preprocessor">#else</span>
<a name="l06760"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ad72d0bcb86ce2d632968849d79ca322d">06760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ad72d0bcb86ce2d632968849d79ca322d">sbe</a>                          : 1;
<a name="l06761"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ae2fc197c037cf728b41d2880aac290e9">06761</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#ae2fc197c037cf728b41d2880aac290e9">dbe</a>                          : 1;
<a name="l06762"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a8d7a985c3c833b87bcabb2c57350adb3">06762</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a8d7a985c3c833b87bcabb2c57350adb3">reserved_2_3</a>                 : 2;
<a name="l06763"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a06964c28ecd0e97970ecdc6f499b17ff">06763</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a06964c28ecd0e97970ecdc6f499b17ff">syndrom</a>                      : 9;
<a name="l06764"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a332f4159d4dfea2bfef5f6b69440de57">06764</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a332f4159d4dfea2bfef5f6b69440de57">reserved_13_15</a>               : 3;
<a name="l06765"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a20a352fd66dad8b59d656313e41055fa">06765</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a20a352fd66dad8b59d656313e41055fa">addr</a>                         : 7;
<a name="l06766"></a><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a67a10cb8373e2257e5052d981244b243">06766</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html#a67a10cb8373e2257e5052d981244b243">reserved_23_63</a>               : 41;
<a name="l06767"></a>06767 <span class="preprocessor">#endif</span>
<a name="l06768"></a>06768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a5ebbd3a8c21fe754cecb15b8179ffa97">s</a>;
<a name="l06769"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a32e163d04f63f4b0a816a5ada406d8e4">06769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html">cvmx_ciu2_intr_ram_ecc_st_s</a>    <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a32e163d04f63f4b0a816a5ada406d8e4">cn68xx</a>;
<a name="l06770"></a><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a574f03544c7941f6f222b7365b8af9c0">06770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__ram__ecc__st_1_1cvmx__ciu2__intr__ram__ecc__st__s.html">cvmx_ciu2_intr_ram_ecc_st_s</a>    <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html#a574f03544c7941f6f222b7365b8af9c0">cn68xxp1</a>;
<a name="l06771"></a>06771 };
<a name="l06772"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa4d3dc4e3e019533ea79f731ee48dcce">06772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html" title="cvmx_ciu2_intr_ram_ecc_st">cvmx_ciu2_intr_ram_ecc_st</a> <a class="code" href="unioncvmx__ciu2__intr__ram__ecc__st.html" title="cvmx_ciu2_intr_ram_ecc_st">cvmx_ciu2_intr_ram_ecc_st_t</a>;
<a name="l06773"></a>06773 <span class="comment"></span>
<a name="l06774"></a>06774 <span class="comment">/**</span>
<a name="l06775"></a>06775 <span class="comment"> * cvmx_ciu2_intr_slowdown</span>
<a name="l06776"></a>06776 <span class="comment"> */</span>
<a name="l06777"></a><a class="code" href="unioncvmx__ciu2__intr__slowdown.html">06777</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__slowdown.html" title="cvmx_ciu2_intr_slowdown">cvmx_ciu2_intr_slowdown</a> {
<a name="l06778"></a><a class="code" href="unioncvmx__ciu2__intr__slowdown.html#af61dc5f364d14cc43a35622632b00ea3">06778</a>     uint64_t <a class="code" href="unioncvmx__ciu2__intr__slowdown.html#af61dc5f364d14cc43a35622632b00ea3">u64</a>;
<a name="l06779"></a><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html">06779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html">cvmx_ciu2_intr_slowdown_s</a> {
<a name="l06780"></a>06780 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06781"></a>06781 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a99742b1b309554709c8513c3ac7ca458">reserved_3_63</a>                : 61;
<a name="l06782"></a>06782     uint64_t <a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a5b01295dd45cb9fa168631308446fe48">ctl</a>                          : 3;  <span class="comment">/**&lt; Slowdown CIU interrupt walker processing time.</span>
<a name="l06783"></a>06783 <span class="comment">                                                         IRQ2/3/4 for all 32 PPs are sent to PP (MRC) in</span>
<a name="l06784"></a>06784 <span class="comment">                                                         a serial bus to reduce global routing. There is</span>
<a name="l06785"></a>06785 <span class="comment">                                                         no backpressure mechanism designed for this scheme.</span>
<a name="l06786"></a>06786 <span class="comment">                                                         It will be only a problem when sclk is faster, this</span>
<a name="l06787"></a>06787 <span class="comment">                                                         Control will process 1 interrupt in 2^(CTL) sclks</span>
<a name="l06788"></a>06788 <span class="comment">                                                         With different setting, clock rate ratio can handle</span>
<a name="l06789"></a>06789 <span class="comment">                                                         SLOWDOWN       sclk_freq/aclk_freq ratio</span>
<a name="l06790"></a>06790 <span class="comment">                                                          0                      3</span>
<a name="l06791"></a>06791 <span class="comment">                                                          1                      6</span>
<a name="l06792"></a>06792 <span class="comment">                                                          n                      3*2^(n) */</span>
<a name="l06793"></a>06793 <span class="preprocessor">#else</span>
<a name="l06794"></a><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a5b01295dd45cb9fa168631308446fe48">06794</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a5b01295dd45cb9fa168631308446fe48">ctl</a>                          : 3;
<a name="l06795"></a><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a99742b1b309554709c8513c3ac7ca458">06795</a>     uint64_t <a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html#a99742b1b309554709c8513c3ac7ca458">reserved_3_63</a>                : 61;
<a name="l06796"></a>06796 <span class="preprocessor">#endif</span>
<a name="l06797"></a>06797 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__intr__slowdown.html#af82782707ce15dd3cc0a634f5198e9bf">s</a>;
<a name="l06798"></a><a class="code" href="unioncvmx__ciu2__intr__slowdown.html#aa33600f66ac57cf15e4944848c4c58ea">06798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html">cvmx_ciu2_intr_slowdown_s</a>      <a class="code" href="unioncvmx__ciu2__intr__slowdown.html#aa33600f66ac57cf15e4944848c4c58ea">cn68xx</a>;
<a name="l06799"></a><a class="code" href="unioncvmx__ciu2__intr__slowdown.html#a7d62311dff089bd69d31554e9903c339">06799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__intr__slowdown_1_1cvmx__ciu2__intr__slowdown__s.html">cvmx_ciu2_intr_slowdown_s</a>      <a class="code" href="unioncvmx__ciu2__intr__slowdown.html#a7d62311dff089bd69d31554e9903c339">cn68xxp1</a>;
<a name="l06800"></a>06800 };
<a name="l06801"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8a826c69345e13d9975f5c843d93742a">06801</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__intr__slowdown.html" title="cvmx_ciu2_intr_slowdown">cvmx_ciu2_intr_slowdown</a> <a class="code" href="unioncvmx__ciu2__intr__slowdown.html" title="cvmx_ciu2_intr_slowdown">cvmx_ciu2_intr_slowdown_t</a>;
<a name="l06802"></a>06802 <span class="comment"></span>
<a name="l06803"></a>06803 <span class="comment">/**</span>
<a name="l06804"></a>06804 <span class="comment"> * cvmx_ciu2_msi_rcv#</span>
<a name="l06805"></a>06805 <span class="comment"> *</span>
<a name="l06806"></a>06806 <span class="comment"> * CIU2_MSI_RCV  Received MSI state bits    (Pass 2)</span>
<a name="l06807"></a>06807 <span class="comment"> *</span>
<a name="l06808"></a>06808 <span class="comment"> */</span>
<a name="l06809"></a><a class="code" href="unioncvmx__ciu2__msi__rcvx.html">06809</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msi__rcvx.html" title="cvmx_ciu2_msi_rcv#">cvmx_ciu2_msi_rcvx</a> {
<a name="l06810"></a><a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a4aaa5a338bb4dabe96dc3849a17864b5">06810</a>     uint64_t <a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a4aaa5a338bb4dabe96dc3849a17864b5">u64</a>;
<a name="l06811"></a><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html">06811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html">cvmx_ciu2_msi_rcvx_s</a> {
<a name="l06812"></a>06812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06813"></a>06813 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#aec48542e3c561d3972909e2a7fcc6539">reserved_1_63</a>                : 63;
<a name="l06814"></a>06814     uint64_t <a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#ae1974d34589d097141985a7bb73478e0">msi_rcv</a>                      : 1;  <span class="comment">/**&lt; MSI state bit, set on MSI delivery or by software</span>
<a name="l06815"></a>06815 <span class="comment">                                                         &quot;write 1&quot; to set or &quot;write 0&quot; to clear.</span>
<a name="l06816"></a>06816 <span class="comment">                                                         This register is used to create the</span>
<a name="l06817"></a>06817 <span class="comment">                                                         CIU2_RAW_xx_yy_IO[MSIRED] interrupt.  See also</span>
<a name="l06818"></a>06818 <span class="comment">                                                         SLI_MSI_RCV. */</span>
<a name="l06819"></a>06819 <span class="preprocessor">#else</span>
<a name="l06820"></a><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#ae1974d34589d097141985a7bb73478e0">06820</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#ae1974d34589d097141985a7bb73478e0">msi_rcv</a>                      : 1;
<a name="l06821"></a><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#aec48542e3c561d3972909e2a7fcc6539">06821</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html#aec48542e3c561d3972909e2a7fcc6539">reserved_1_63</a>                : 63;
<a name="l06822"></a>06822 <span class="preprocessor">#endif</span>
<a name="l06823"></a>06823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a3e04006134f8b3d4291763b5f0ae5152">s</a>;
<a name="l06824"></a><a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a805f3198c08db1278d7fd51ebba6ac7a">06824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html">cvmx_ciu2_msi_rcvx_s</a>           <a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a805f3198c08db1278d7fd51ebba6ac7a">cn68xx</a>;
<a name="l06825"></a><a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a7f6eda61fd966ef639c49442129e9006">06825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__rcvx_1_1cvmx__ciu2__msi__rcvx__s.html">cvmx_ciu2_msi_rcvx_s</a>           <a class="code" href="unioncvmx__ciu2__msi__rcvx.html#a7f6eda61fd966ef639c49442129e9006">cn68xxp1</a>;
<a name="l06826"></a>06826 };
<a name="l06827"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae1df6b1ed1e8a592883a913e4ec536bb">06827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msi__rcvx.html" title="cvmx_ciu2_msi_rcv#">cvmx_ciu2_msi_rcvx</a> <a class="code" href="unioncvmx__ciu2__msi__rcvx.html" title="cvmx_ciu2_msi_rcv#">cvmx_ciu2_msi_rcvx_t</a>;
<a name="l06828"></a>06828 <span class="comment"></span>
<a name="l06829"></a>06829 <span class="comment">/**</span>
<a name="l06830"></a>06830 <span class="comment"> * cvmx_ciu2_msi_sel#</span>
<a name="l06831"></a>06831 <span class="comment"> *</span>
<a name="l06832"></a>06832 <span class="comment"> * CIU2_MSI_SEL  Received MSI SEL enable    (Pass 2)</span>
<a name="l06833"></a>06833 <span class="comment"> *</span>
<a name="l06834"></a>06834 <span class="comment"> */</span>
<a name="l06835"></a><a class="code" href="unioncvmx__ciu2__msi__selx.html">06835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msi__selx.html" title="cvmx_ciu2_msi_sel#">cvmx_ciu2_msi_selx</a> {
<a name="l06836"></a><a class="code" href="unioncvmx__ciu2__msi__selx.html#ae3bedc2647791ccf750c709dd803c88b">06836</a>     uint64_t <a class="code" href="unioncvmx__ciu2__msi__selx.html#ae3bedc2647791ccf750c709dd803c88b">u64</a>;
<a name="l06837"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html">06837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html">cvmx_ciu2_msi_selx_s</a> {
<a name="l06838"></a>06838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06839"></a>06839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a29f74738e96a11536d70825201fb37c8">reserved_13_63</a>               : 51;
<a name="l06840"></a>06840     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a09b0f5f63491a9675c2129bb30107de2">pp_num</a>                       : 5;  <span class="comment">/**&lt; Processor number to receive this MSI interrupt */</span>
<a name="l06841"></a>06841     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a316fc2d8f1ab1ef325705375575785d9">reserved_6_7</a>                 : 2;
<a name="l06842"></a>06842     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a3b10b5ded528a7651e9b30a276295a74">ip_num</a>                       : 2;  <span class="comment">/**&lt; Interrupt priority level to receive this MSI</span>
<a name="l06843"></a>06843 <span class="comment">                                                         interrupt (00=IP2, 01=IP3, 10=IP4, 11=rsvd) */</span>
<a name="l06844"></a>06844     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a017678a72f68100edfeb5bea8de1a1e3">reserved_1_3</a>                 : 3;
<a name="l06845"></a>06845     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a65f1ce8a9cc94db795bdef33fae24d31">en</a>                           : 1;  <span class="comment">/**&lt; Enable interrupt delivery.</span>
<a name="l06846"></a>06846 <span class="comment">                                                         Must be set for PP_NUM and IP_NUM to have effect. */</span>
<a name="l06847"></a>06847 <span class="preprocessor">#else</span>
<a name="l06848"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a65f1ce8a9cc94db795bdef33fae24d31">06848</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a65f1ce8a9cc94db795bdef33fae24d31">en</a>                           : 1;
<a name="l06849"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a017678a72f68100edfeb5bea8de1a1e3">06849</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a017678a72f68100edfeb5bea8de1a1e3">reserved_1_3</a>                 : 3;
<a name="l06850"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a3b10b5ded528a7651e9b30a276295a74">06850</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a3b10b5ded528a7651e9b30a276295a74">ip_num</a>                       : 2;
<a name="l06851"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a316fc2d8f1ab1ef325705375575785d9">06851</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a316fc2d8f1ab1ef325705375575785d9">reserved_6_7</a>                 : 2;
<a name="l06852"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a09b0f5f63491a9675c2129bb30107de2">06852</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a09b0f5f63491a9675c2129bb30107de2">pp_num</a>                       : 5;
<a name="l06853"></a><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a29f74738e96a11536d70825201fb37c8">06853</a>     uint64_t <a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html#a29f74738e96a11536d70825201fb37c8">reserved_13_63</a>               : 51;
<a name="l06854"></a>06854 <span class="preprocessor">#endif</span>
<a name="l06855"></a>06855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__msi__selx.html#a976aac80d59fa78b811a008b23311819">s</a>;
<a name="l06856"></a><a class="code" href="unioncvmx__ciu2__msi__selx.html#a59a72dac05cf1d70472fc9ce4c33e00c">06856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html">cvmx_ciu2_msi_selx_s</a>           <a class="code" href="unioncvmx__ciu2__msi__selx.html#a59a72dac05cf1d70472fc9ce4c33e00c">cn68xx</a>;
<a name="l06857"></a><a class="code" href="unioncvmx__ciu2__msi__selx.html#a220481ebccad43d1e09b227063801cc4">06857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msi__selx_1_1cvmx__ciu2__msi__selx__s.html">cvmx_ciu2_msi_selx_s</a>           <a class="code" href="unioncvmx__ciu2__msi__selx.html#a220481ebccad43d1e09b227063801cc4">cn68xxp1</a>;
<a name="l06858"></a>06858 };
<a name="l06859"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a439a2e6ce70c5f510e3785a49227e427">06859</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msi__selx.html" title="cvmx_ciu2_msi_sel#">cvmx_ciu2_msi_selx</a> <a class="code" href="unioncvmx__ciu2__msi__selx.html" title="cvmx_ciu2_msi_sel#">cvmx_ciu2_msi_selx_t</a>;
<a name="l06860"></a>06860 <span class="comment"></span>
<a name="l06861"></a>06861 <span class="comment">/**</span>
<a name="l06862"></a>06862 <span class="comment"> * cvmx_ciu2_msired_pp#_ip2</span>
<a name="l06863"></a>06863 <span class="comment"> *</span>
<a name="l06864"></a>06864 <span class="comment"> * CIU2_MSIRED_PPX_IPx      (Pass 2)</span>
<a name="l06865"></a>06865 <span class="comment"> * Contains reduced MSI interrupt numbers for delivery to software.</span>
<a name="l06866"></a>06866 <span class="comment"> * Note MSIRED delivery can only be made to PPs, not to IO; thus there are no CIU2_MSIRED_IO registers.</span>
<a name="l06867"></a>06867 <span class="comment"> */</span>
<a name="l06868"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html">06868</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html" title="cvmx_ciu2_msired_pp::_ip2">cvmx_ciu2_msired_ppx_ip2</a> {
<a name="l06869"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#aba567af2eba073075f632b257ee4934a">06869</a>     uint64_t <a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#aba567af2eba073075f632b257ee4934a">u64</a>;
<a name="l06870"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html">06870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html">cvmx_ciu2_msired_ppx_ip2_s</a> {
<a name="l06871"></a>06871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06872"></a>06872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a61734edeb5e82cfd7c3e125e3dc87c34">reserved_21_63</a>               : 43;
<a name="l06873"></a>06873     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#af94a06669fc33be2afbd324d3ebbbfd6">intr</a>                         : 1;  <span class="comment">/**&lt; Interrupt pending */</span>
<a name="l06874"></a>06874     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ada31b860c461e1237df21e0702ca8fe5">reserved_17_19</a>               : 3;
<a name="l06875"></a>06875     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a3b39840a6616a7f9c3e367b2830b0f4c">newint</a>                       : 1;  <span class="comment">/**&lt; New interrupt to be delivered.</span>
<a name="l06876"></a>06876 <span class="comment">                                                         Internal state, for diagnostic use only.          |   $PR */</span>
<a name="l06877"></a>06877     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ac450947506e8955a853d2fda74d84ece">reserved_8_15</a>                : 8;
<a name="l06878"></a>06878     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#aec40ec17049025fd82303dd197b606e4">msi_num</a>                      : 8;  <span class="comment">/**&lt; MSI number causing this interrupt.</span>
<a name="l06879"></a>06879 <span class="comment">                                                         If multiple MSIs are pending to the same PP and IP,</span>
<a name="l06880"></a>06880 <span class="comment">                                                         then this contains the numerically lowest MSI number */</span>
<a name="l06881"></a>06881 <span class="preprocessor">#else</span>
<a name="l06882"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#aec40ec17049025fd82303dd197b606e4">06882</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#aec40ec17049025fd82303dd197b606e4">msi_num</a>                      : 8;
<a name="l06883"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ac450947506e8955a853d2fda74d84ece">06883</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ac450947506e8955a853d2fda74d84ece">reserved_8_15</a>                : 8;
<a name="l06884"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a3b39840a6616a7f9c3e367b2830b0f4c">06884</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a3b39840a6616a7f9c3e367b2830b0f4c">newint</a>                       : 1;
<a name="l06885"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ada31b860c461e1237df21e0702ca8fe5">06885</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#ada31b860c461e1237df21e0702ca8fe5">reserved_17_19</a>               : 3;
<a name="l06886"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#af94a06669fc33be2afbd324d3ebbbfd6">06886</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#af94a06669fc33be2afbd324d3ebbbfd6">intr</a>                         : 1;
<a name="l06887"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a61734edeb5e82cfd7c3e125e3dc87c34">06887</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html#a61734edeb5e82cfd7c3e125e3dc87c34">reserved_21_63</a>               : 43;
<a name="l06888"></a>06888 <span class="preprocessor">#endif</span>
<a name="l06889"></a>06889 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#af1b48eddfc522a605de06e09f6d109e2">s</a>;
<a name="l06890"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#a288106e31482f8edeb9a8b1a938ac2a3">06890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html">cvmx_ciu2_msired_ppx_ip2_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#a288106e31482f8edeb9a8b1a938ac2a3">cn68xx</a>;
<a name="l06891"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#a7674eeb18a679646198f573cfbaf77c2">06891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip2_1_1cvmx__ciu2__msired__ppx__ip2__s.html">cvmx_ciu2_msired_ppx_ip2_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html#a7674eeb18a679646198f573cfbaf77c2">cn68xxp1</a>;
<a name="l06892"></a>06892 };
<a name="l06893"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4a7bd07700780f65ee1fbb43e0cb8aa7">06893</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html" title="cvmx_ciu2_msired_pp::_ip2">cvmx_ciu2_msired_ppx_ip2</a> <a class="code" href="unioncvmx__ciu2__msired__ppx__ip2.html" title="cvmx_ciu2_msired_pp::_ip2">cvmx_ciu2_msired_ppx_ip2_t</a>;
<a name="l06894"></a>06894 <span class="comment"></span>
<a name="l06895"></a>06895 <span class="comment">/**</span>
<a name="l06896"></a>06896 <span class="comment"> * cvmx_ciu2_msired_pp#_ip3</span>
<a name="l06897"></a>06897 <span class="comment"> */</span>
<a name="l06898"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html">06898</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html" title="cvmx_ciu2_msired_pp::_ip3">cvmx_ciu2_msired_ppx_ip3</a> {
<a name="l06899"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#ae8b4edafd7039ddfd2fba044cfbcfdce">06899</a>     uint64_t <a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#ae8b4edafd7039ddfd2fba044cfbcfdce">u64</a>;
<a name="l06900"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html">06900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html">cvmx_ciu2_msired_ppx_ip3_s</a> {
<a name="l06901"></a>06901 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06902"></a>06902 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a013d43dcef8f7beba4c3c20ace5e117f">reserved_21_63</a>               : 43;
<a name="l06903"></a>06903     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a3d80f7b80c93eb95d7453fa64479a92f">intr</a>                         : 1;  <span class="comment">/**&lt; Interrupt pending */</span>
<a name="l06904"></a>06904     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a268bae76f8eecdd7d336850bb998c339">reserved_17_19</a>               : 3;
<a name="l06905"></a>06905     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a83749f90ad8aaa5ecf1df53a0d59d3f2">newint</a>                       : 1;  <span class="comment">/**&lt; New interrupt to be delivered.</span>
<a name="l06906"></a>06906 <span class="comment">                                                         Internal state, for diagnostic use only.          |   $PR */</span>
<a name="l06907"></a>06907     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#acf0bcf45aebf01be25b2bfa5602c9bab">reserved_8_15</a>                : 8;
<a name="l06908"></a>06908     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a5a22d1a5032fc35bc9d380928b8e1da3">msi_num</a>                      : 8;  <span class="comment">/**&lt; MSI number causing this interrupt.</span>
<a name="l06909"></a>06909 <span class="comment">                                                         If multiple MSIs are pending to the same PP and IP,</span>
<a name="l06910"></a>06910 <span class="comment">                                                         then this contains the numerically lowest MSI number */</span>
<a name="l06911"></a>06911 <span class="preprocessor">#else</span>
<a name="l06912"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a5a22d1a5032fc35bc9d380928b8e1da3">06912</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a5a22d1a5032fc35bc9d380928b8e1da3">msi_num</a>                      : 8;
<a name="l06913"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#acf0bcf45aebf01be25b2bfa5602c9bab">06913</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#acf0bcf45aebf01be25b2bfa5602c9bab">reserved_8_15</a>                : 8;
<a name="l06914"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a83749f90ad8aaa5ecf1df53a0d59d3f2">06914</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a83749f90ad8aaa5ecf1df53a0d59d3f2">newint</a>                       : 1;
<a name="l06915"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a268bae76f8eecdd7d336850bb998c339">06915</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a268bae76f8eecdd7d336850bb998c339">reserved_17_19</a>               : 3;
<a name="l06916"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a3d80f7b80c93eb95d7453fa64479a92f">06916</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a3d80f7b80c93eb95d7453fa64479a92f">intr</a>                         : 1;
<a name="l06917"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a013d43dcef8f7beba4c3c20ace5e117f">06917</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html#a013d43dcef8f7beba4c3c20ace5e117f">reserved_21_63</a>               : 43;
<a name="l06918"></a>06918 <span class="preprocessor">#endif</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#ab7daa313bffb8b7d9df966dcf6ac5d35">s</a>;
<a name="l06920"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#ad949213fc0f4b2d404b02dbaeebe0503">06920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html">cvmx_ciu2_msired_ppx_ip3_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#ad949213fc0f4b2d404b02dbaeebe0503">cn68xx</a>;
<a name="l06921"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#af61e275b2526b51fb0a632a5d6df7138">06921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip3_1_1cvmx__ciu2__msired__ppx__ip3__s.html">cvmx_ciu2_msired_ppx_ip3_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html#af61e275b2526b51fb0a632a5d6df7138">cn68xxp1</a>;
<a name="l06922"></a>06922 };
<a name="l06923"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a29261a800882304856898b4219d3d21d">06923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html" title="cvmx_ciu2_msired_pp::_ip3">cvmx_ciu2_msired_ppx_ip3</a> <a class="code" href="unioncvmx__ciu2__msired__ppx__ip3.html" title="cvmx_ciu2_msired_pp::_ip3">cvmx_ciu2_msired_ppx_ip3_t</a>;
<a name="l06924"></a>06924 <span class="comment"></span>
<a name="l06925"></a>06925 <span class="comment">/**</span>
<a name="l06926"></a>06926 <span class="comment"> * cvmx_ciu2_msired_pp#_ip4</span>
<a name="l06927"></a>06927 <span class="comment"> */</span>
<a name="l06928"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html">06928</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html" title="cvmx_ciu2_msired_pp::_ip4">cvmx_ciu2_msired_ppx_ip4</a> {
<a name="l06929"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a730f33de30cdc2524addb755e77b4952">06929</a>     uint64_t <a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a730f33de30cdc2524addb755e77b4952">u64</a>;
<a name="l06930"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html">06930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html">cvmx_ciu2_msired_ppx_ip4_s</a> {
<a name="l06931"></a>06931 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06932"></a>06932 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a51f0020ad567a49f989e232a9f8c7ac4">reserved_21_63</a>               : 43;
<a name="l06933"></a>06933     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a35e8dd090bf2970b10effe29d74566d6">intr</a>                         : 1;  <span class="comment">/**&lt; Interrupt pending */</span>
<a name="l06934"></a>06934     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#ac3a99ac0ec1160a13293beeb521bb0e6">reserved_17_19</a>               : 3;
<a name="l06935"></a>06935     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#aa49d2e8c64567280362a32522b359f37">newint</a>                       : 1;  <span class="comment">/**&lt; New interrupt to be delivered.</span>
<a name="l06936"></a>06936 <span class="comment">                                                         Internal state, for diagnostic use only.          |   $PR */</span>
<a name="l06937"></a>06937     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a270c4619355391d2ef6fe78712f89880">reserved_8_15</a>                : 8;
<a name="l06938"></a>06938     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a4d5fa6702878ac0b09162400a938258e">msi_num</a>                      : 8;  <span class="comment">/**&lt; MSI number causing this interrupt.</span>
<a name="l06939"></a>06939 <span class="comment">                                                         If multiple MSIs are pending to the same PP and IP,</span>
<a name="l06940"></a>06940 <span class="comment">                                                         then this contains the numerically lowest MSI number */</span>
<a name="l06941"></a>06941 <span class="preprocessor">#else</span>
<a name="l06942"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a4d5fa6702878ac0b09162400a938258e">06942</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a4d5fa6702878ac0b09162400a938258e">msi_num</a>                      : 8;
<a name="l06943"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a270c4619355391d2ef6fe78712f89880">06943</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a270c4619355391d2ef6fe78712f89880">reserved_8_15</a>                : 8;
<a name="l06944"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#aa49d2e8c64567280362a32522b359f37">06944</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#aa49d2e8c64567280362a32522b359f37">newint</a>                       : 1;
<a name="l06945"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#ac3a99ac0ec1160a13293beeb521bb0e6">06945</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#ac3a99ac0ec1160a13293beeb521bb0e6">reserved_17_19</a>               : 3;
<a name="l06946"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a35e8dd090bf2970b10effe29d74566d6">06946</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a35e8dd090bf2970b10effe29d74566d6">intr</a>                         : 1;
<a name="l06947"></a><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a51f0020ad567a49f989e232a9f8c7ac4">06947</a>     uint64_t <a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html#a51f0020ad567a49f989e232a9f8c7ac4">reserved_21_63</a>               : 43;
<a name="l06948"></a>06948 <span class="preprocessor">#endif</span>
<a name="l06949"></a>06949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#adc6437bb76024acf2bd117ebc7d02470">s</a>;
<a name="l06950"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a032851cbac0d7cfc3ce419d7ff5e6071">06950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html">cvmx_ciu2_msired_ppx_ip4_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a032851cbac0d7cfc3ce419d7ff5e6071">cn68xx</a>;
<a name="l06951"></a><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a0efb98ee1ef6e20803dc44d47a0d0b50">06951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__msired__ppx__ip4_1_1cvmx__ciu2__msired__ppx__ip4__s.html">cvmx_ciu2_msired_ppx_ip4_s</a>     <a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html#a0efb98ee1ef6e20803dc44d47a0d0b50">cn68xxp1</a>;
<a name="l06952"></a>06952 };
<a name="l06953"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a95b574bb0763d5f78fdeaf2ae1c5b2b4">06953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html" title="cvmx_ciu2_msired_pp::_ip4">cvmx_ciu2_msired_ppx_ip4</a> <a class="code" href="unioncvmx__ciu2__msired__ppx__ip4.html" title="cvmx_ciu2_msired_pp::_ip4">cvmx_ciu2_msired_ppx_ip4_t</a>;
<a name="l06954"></a>06954 <span class="comment"></span>
<a name="l06955"></a>06955 <span class="comment">/**</span>
<a name="l06956"></a>06956 <span class="comment"> * cvmx_ciu2_raw_io#_int_gpio</span>
<a name="l06957"></a>06957 <span class="comment"> */</span>
<a name="l06958"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html">06958</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html" title="cvmx_ciu2_raw_io::_int_gpio">cvmx_ciu2_raw_iox_int_gpio</a> {
<a name="l06959"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#ab496eca9e91b8991962fb3f13f085fe4">06959</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#ab496eca9e91b8991962fb3f13f085fe4">u64</a>;
<a name="l06960"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html">06960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html">cvmx_ciu2_raw_iox_int_gpio_s</a> {
<a name="l06961"></a>06961 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06962"></a>06962 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#acb45f80735756a4478274eac79204b6a">reserved_16_63</a>               : 48;
<a name="l06963"></a>06963     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#a6bfe8caaaadad1c50feb7e121badd787">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l06964"></a>06964 <span class="comment">                                                         For GPIO, all 98 RAW readout will be same value */</span>
<a name="l06965"></a>06965 <span class="preprocessor">#else</span>
<a name="l06966"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#a6bfe8caaaadad1c50feb7e121badd787">06966</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#a6bfe8caaaadad1c50feb7e121badd787">gpio</a>                         : 16;
<a name="l06967"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#acb45f80735756a4478274eac79204b6a">06967</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html#acb45f80735756a4478274eac79204b6a">reserved_16_63</a>               : 48;
<a name="l06968"></a>06968 <span class="preprocessor">#endif</span>
<a name="l06969"></a>06969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#a7838aa58193282c1ee0e518fef3ef932">s</a>;
<a name="l06970"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#abcf3c87029b5032d44bd136c6422e3bf">06970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html">cvmx_ciu2_raw_iox_int_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#abcf3c87029b5032d44bd136c6422e3bf">cn68xx</a>;
<a name="l06971"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#a09eb023f9dd3e07284df3d0197b07e38">06971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__gpio_1_1cvmx__ciu2__raw__iox__int__gpio__s.html">cvmx_ciu2_raw_iox_int_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html#a09eb023f9dd3e07284df3d0197b07e38">cn68xxp1</a>;
<a name="l06972"></a>06972 };
<a name="l06973"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0a0b4b84bc115b741a4461d68e0f0b17">06973</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html" title="cvmx_ciu2_raw_io::_int_gpio">cvmx_ciu2_raw_iox_int_gpio</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__gpio.html" title="cvmx_ciu2_raw_io::_int_gpio">cvmx_ciu2_raw_iox_int_gpio_t</a>;
<a name="l06974"></a>06974 <span class="comment"></span>
<a name="l06975"></a>06975 <span class="comment">/**</span>
<a name="l06976"></a>06976 <span class="comment"> * cvmx_ciu2_raw_io#_int_io</span>
<a name="l06977"></a>06977 <span class="comment"> */</span>
<a name="l06978"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html">06978</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html" title="cvmx_ciu2_raw_io::_int_io">cvmx_ciu2_raw_iox_int_io</a> {
<a name="l06979"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#a5fd99c9decf99482af9bc557e40bce0c">06979</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#a5fd99c9decf99482af9bc557e40bce0c">u64</a>;
<a name="l06980"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html">06980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html">cvmx_ciu2_raw_iox_int_io_s</a> {
<a name="l06981"></a>06981 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06982"></a>06982 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#af26b926d177ad917c4ff63f4fcb13e0c">reserved_34_63</a>               : 30;
<a name="l06983"></a>06983     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a7b338d2e3b9d7d1319fe187bb9fdb781">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt</span>
<a name="l06984"></a>06984 <span class="comment">                                                         See PEMx_INT_SUM (enabled by PEMx_INT_ENB) */</span>
<a name="l06985"></a>06985     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a323c9cdf8a588ffa5ac5aca5ce66a3ee">reserved_18_31</a>               : 14;
<a name="l06986"></a>06986     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a5146437849761436862896280585b85e">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA software enable</span>
<a name="l06987"></a>06987 <span class="comment">                                                         See CIU_PCI_INTA */</span>
<a name="l06988"></a>06988     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a61093074760702daa4e8f76d9dc48bfb">reserved_13_15</a>               : 3;
<a name="l06989"></a>06989     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a63971172fe9db6fc20e73cd177d3e924">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit, copy of</span>
<a name="l06990"></a>06990 <span class="comment">                                                         CIU2_MSIRED_PPx_IPy.INT, all IO interrupts</span>
<a name="l06991"></a>06991 <span class="comment">                                                         CIU2_RAW_IOX_INT_IO[MSIRED] always zero.</span>
<a name="l06992"></a>06992 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l06993"></a>06993     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a97ab1d124c00d6258b6f21680f983244">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l06994"></a>06994 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l06995"></a>06995     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a882ee8dca742c219929adb637bf93144">reserved_4_7</a>                 : 4;
<a name="l06996"></a>06996     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a9f8153ef809ba7a09da33c7a260d6399">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l06997"></a>06997 <span class="comment">                                                         PCI_INTR[3] = INTD</span>
<a name="l06998"></a>06998 <span class="comment">                                                         PCI_INTR[2] = INTC</span>
<a name="l06999"></a>06999 <span class="comment">                                                         PCI_INTR[1] = INTB</span>
<a name="l07000"></a>07000 <span class="comment">                                                         PCI_INTR[0] = INTA</span>
<a name="l07001"></a>07001 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l07002"></a>07002 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l07003"></a>07003 <span class="comment">                                                         For IO, all 98 RAW readout will be different */</span>
<a name="l07004"></a>07004 <span class="preprocessor">#else</span>
<a name="l07005"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a9f8153ef809ba7a09da33c7a260d6399">07005</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a9f8153ef809ba7a09da33c7a260d6399">pci_intr</a>                     : 4;
<a name="l07006"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a882ee8dca742c219929adb637bf93144">07006</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a882ee8dca742c219929adb637bf93144">reserved_4_7</a>                 : 4;
<a name="l07007"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a97ab1d124c00d6258b6f21680f983244">07007</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a97ab1d124c00d6258b6f21680f983244">pci_msi</a>                      : 4;
<a name="l07008"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a63971172fe9db6fc20e73cd177d3e924">07008</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a63971172fe9db6fc20e73cd177d3e924">msired</a>                       : 1;
<a name="l07009"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a61093074760702daa4e8f76d9dc48bfb">07009</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a61093074760702daa4e8f76d9dc48bfb">reserved_13_15</a>               : 3;
<a name="l07010"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a5146437849761436862896280585b85e">07010</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a5146437849761436862896280585b85e">pci_inta</a>                     : 2;
<a name="l07011"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a323c9cdf8a588ffa5ac5aca5ce66a3ee">07011</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a323c9cdf8a588ffa5ac5aca5ce66a3ee">reserved_18_31</a>               : 14;
<a name="l07012"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a7b338d2e3b9d7d1319fe187bb9fdb781">07012</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#a7b338d2e3b9d7d1319fe187bb9fdb781">pem</a>                          : 2;
<a name="l07013"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#af26b926d177ad917c4ff63f4fcb13e0c">07013</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html#af26b926d177ad917c4ff63f4fcb13e0c">reserved_34_63</a>               : 30;
<a name="l07014"></a>07014 <span class="preprocessor">#endif</span>
<a name="l07015"></a>07015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#ab086117b21811337b4f7358614df1e85">s</a>;
<a name="l07016"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#adb7c39135439b4a9ff6cee0a34702562">07016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html">cvmx_ciu2_raw_iox_int_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#adb7c39135439b4a9ff6cee0a34702562">cn68xx</a>;
<a name="l07017"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#a359ff28a2e6cff46d2ae6c870d08cc41">07017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__io_1_1cvmx__ciu2__raw__iox__int__io__s.html">cvmx_ciu2_raw_iox_int_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html#a359ff28a2e6cff46d2ae6c870d08cc41">cn68xxp1</a>;
<a name="l07018"></a>07018 };
<a name="l07019"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af73584e9dcc3b18f47e54e55d6610c1d">07019</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html" title="cvmx_ciu2_raw_io::_int_io">cvmx_ciu2_raw_iox_int_io</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__io.html" title="cvmx_ciu2_raw_io::_int_io">cvmx_ciu2_raw_iox_int_io_t</a>;
<a name="l07020"></a>07020 <span class="comment"></span>
<a name="l07021"></a>07021 <span class="comment">/**</span>
<a name="l07022"></a>07022 <span class="comment"> * cvmx_ciu2_raw_io#_int_mem</span>
<a name="l07023"></a>07023 <span class="comment"> */</span>
<a name="l07024"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html">07024</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html" title="cvmx_ciu2_raw_io::_int_mem">cvmx_ciu2_raw_iox_int_mem</a> {
<a name="l07025"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a36b434976d10146acd0cd9427fdac3f4">07025</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a36b434976d10146acd0cd9427fdac3f4">u64</a>;
<a name="l07026"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html">07026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html">cvmx_ciu2_raw_iox_int_mem_s</a> {
<a name="l07027"></a>07027 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07028"></a>07028 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a21f8d21a68d07cb349384edf57b48762">reserved_4_63</a>                : 60;
<a name="l07029"></a>07029     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a4d6b32aa322e3250729f61665d767ecf">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt</span>
<a name="l07030"></a>07030 <span class="comment">                                                         See LMC*_INT</span>
<a name="l07031"></a>07031 <span class="comment">                                                         For MEM, all 98 RAW readout will be same value */</span>
<a name="l07032"></a>07032 <span class="preprocessor">#else</span>
<a name="l07033"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a4d6b32aa322e3250729f61665d767ecf">07033</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a4d6b32aa322e3250729f61665d767ecf">lmc</a>                          : 4;
<a name="l07034"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a21f8d21a68d07cb349384edf57b48762">07034</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html#a21f8d21a68d07cb349384edf57b48762">reserved_4_63</a>                : 60;
<a name="l07035"></a>07035 <span class="preprocessor">#endif</span>
<a name="l07036"></a>07036 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a83a582e5b6c8435cd8098f89af6efc0c">s</a>;
<a name="l07037"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a65e47ef412ae646f77225deda1c30fe9">07037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html">cvmx_ciu2_raw_iox_int_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a65e47ef412ae646f77225deda1c30fe9">cn68xx</a>;
<a name="l07038"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a0c49d48421ee95a71535546d71ea66f3">07038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mem_1_1cvmx__ciu2__raw__iox__int__mem__s.html">cvmx_ciu2_raw_iox_int_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html#a0c49d48421ee95a71535546d71ea66f3">cn68xxp1</a>;
<a name="l07039"></a>07039 };
<a name="l07040"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a833cb18379698a18cc8d1c4383c0062d">07040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html" title="cvmx_ciu2_raw_io::_int_mem">cvmx_ciu2_raw_iox_int_mem</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__mem.html" title="cvmx_ciu2_raw_io::_int_mem">cvmx_ciu2_raw_iox_int_mem_t</a>;
<a name="l07041"></a>07041 <span class="comment"></span>
<a name="l07042"></a>07042 <span class="comment">/**</span>
<a name="l07043"></a>07043 <span class="comment"> * cvmx_ciu2_raw_io#_int_mio</span>
<a name="l07044"></a>07044 <span class="comment"> */</span>
<a name="l07045"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html">07045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html" title="cvmx_ciu2_raw_io::_int_mio">cvmx_ciu2_raw_iox_int_mio</a> {
<a name="l07046"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a4ec695d192284ee1dfb17c528f0813e4">07046</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a4ec695d192284ee1dfb17c528f0813e4">u64</a>;
<a name="l07047"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html">07047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html">cvmx_ciu2_raw_iox_int_mio_s</a> {
<a name="l07048"></a>07048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07049"></a>07049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad7158e821fb007d80e7d3460edac7b3b">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l07050"></a>07050 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l07051"></a>07051     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a936529052c64724574fab400c0272e4d">reserved_49_62</a>               : 14;
<a name="l07052"></a>07052     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a48c90798694343be56c6fef2d3e79238">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l07053"></a>07053 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l07054"></a>07054     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af067de2fcd1d33167cc26c0ac8f3bc01">reserved_45_47</a>               : 3;
<a name="l07055"></a>07055     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a844b796ad3f383a15021a9f371a82b41">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l07056"></a>07056 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l07057"></a>07057     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a7956410499dfb00d9a688ecf53ee42ad">reserved_41_43</a>               : 3;
<a name="l07058"></a>07058     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a9fd4a5510100ed5942fd9eae7e4a0814">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt</span>
<a name="l07059"></a>07059 <span class="comment">                                                         See UCTL*_INT_REG */</span>
<a name="l07060"></a>07060     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a987490f71b3ee8b00e2dac79b7f80d61">reserved_38_39</a>               : 2;
<a name="l07061"></a>07061     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#afa392cdc0552f26576209c2319319fe2">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l07062"></a>07062 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l07063"></a>07063     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad5be7d5f3fda80e4b291c8ba27628faa">reserved_34_35</a>               : 2;
<a name="l07064"></a>07064     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac6589338b55e1c8cf51c168659c8f9e3">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt</span>
<a name="l07065"></a>07065 <span class="comment">                                                         See MIO_TWSx_INT */</span>
<a name="l07066"></a>07066     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a569c9b6bb9b19ee5e99df0170bc63ccb">reserved_19_31</a>               : 13;
<a name="l07067"></a>07067     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af54ca7dc1ba24bc5aa0a3f21ed7de97b">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l07068"></a>07068 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l07069"></a>07069     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac41a42638a96c5d343c6301af45c2e2d">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l07070"></a>07070 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l07071"></a>07071     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a38dae954e7d49afe9a5cb1199c7a11af">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l07072"></a>07072 <span class="comment">                                                         See NDF_INT */</span>
<a name="l07073"></a>07073     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#aa5bfbe19437a6410e620e60e40f06359">reserved_12_15</a>               : 4;
<a name="l07074"></a>07074     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a1fd569b46f1791e19b974bf8446b9024">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts</span>
<a name="l07075"></a>07075 <span class="comment">                                                         Set any time the corresponding CIU timer expires */</span>
<a name="l07076"></a>07076     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad748bd1bd4d4fd42f43bf7bcf345976b">reserved_3_7</a>                 : 5;
<a name="l07077"></a>07077     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ab62fdf24a24414abdea35c95788eccc2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l07078"></a>07078 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l07079"></a>07079     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a88ffec7923e4f18acaa0ccc44249a68b">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt</span>
<a name="l07080"></a>07080 <span class="comment">                                                         See SSO_IQ_INT */</span>
<a name="l07081"></a>07081     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#abaf45f0119e755794ff73543f44f62f1">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l07082"></a>07082 <span class="comment">                                                         See IPD_PORT_QOS_INT*</span>
<a name="l07083"></a>07083 <span class="comment">                                                         For MIO, all 98 RAW readout will be same value */</span>
<a name="l07084"></a>07084 <span class="preprocessor">#else</span>
<a name="l07085"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#abaf45f0119e755794ff73543f44f62f1">07085</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#abaf45f0119e755794ff73543f44f62f1">ipdppthr</a>                     : 1;
<a name="l07086"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a88ffec7923e4f18acaa0ccc44249a68b">07086</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a88ffec7923e4f18acaa0ccc44249a68b">ssoiq</a>                        : 1;
<a name="l07087"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ab62fdf24a24414abdea35c95788eccc2">07087</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ab62fdf24a24414abdea35c95788eccc2">ipd_drp</a>                      : 1;
<a name="l07088"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad748bd1bd4d4fd42f43bf7bcf345976b">07088</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad748bd1bd4d4fd42f43bf7bcf345976b">reserved_3_7</a>                 : 5;
<a name="l07089"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a1fd569b46f1791e19b974bf8446b9024">07089</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a1fd569b46f1791e19b974bf8446b9024">timer</a>                        : 4;
<a name="l07090"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#aa5bfbe19437a6410e620e60e40f06359">07090</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#aa5bfbe19437a6410e620e60e40f06359">reserved_12_15</a>               : 4;
<a name="l07091"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a38dae954e7d49afe9a5cb1199c7a11af">07091</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a38dae954e7d49afe9a5cb1199c7a11af">nand</a>                         : 1;
<a name="l07092"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac41a42638a96c5d343c6301af45c2e2d">07092</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac41a42638a96c5d343c6301af45c2e2d">mio</a>                          : 1;
<a name="l07093"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af54ca7dc1ba24bc5aa0a3f21ed7de97b">07093</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af54ca7dc1ba24bc5aa0a3f21ed7de97b">bootdma</a>                      : 1;
<a name="l07094"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a569c9b6bb9b19ee5e99df0170bc63ccb">07094</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a569c9b6bb9b19ee5e99df0170bc63ccb">reserved_19_31</a>               : 13;
<a name="l07095"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac6589338b55e1c8cf51c168659c8f9e3">07095</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ac6589338b55e1c8cf51c168659c8f9e3">twsi</a>                         : 2;
<a name="l07096"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad5be7d5f3fda80e4b291c8ba27628faa">07096</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad5be7d5f3fda80e4b291c8ba27628faa">reserved_34_35</a>               : 2;
<a name="l07097"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#afa392cdc0552f26576209c2319319fe2">07097</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#afa392cdc0552f26576209c2319319fe2">uart</a>                         : 2;
<a name="l07098"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a987490f71b3ee8b00e2dac79b7f80d61">07098</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a987490f71b3ee8b00e2dac79b7f80d61">reserved_38_39</a>               : 2;
<a name="l07099"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a9fd4a5510100ed5942fd9eae7e4a0814">07099</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a9fd4a5510100ed5942fd9eae7e4a0814">usb_uctl</a>                     : 1;
<a name="l07100"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a7956410499dfb00d9a688ecf53ee42ad">07100</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a7956410499dfb00d9a688ecf53ee42ad">reserved_41_43</a>               : 3;
<a name="l07101"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a844b796ad3f383a15021a9f371a82b41">07101</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a844b796ad3f383a15021a9f371a82b41">usb_hci</a>                      : 1;
<a name="l07102"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af067de2fcd1d33167cc26c0ac8f3bc01">07102</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#af067de2fcd1d33167cc26c0ac8f3bc01">reserved_45_47</a>               : 3;
<a name="l07103"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a48c90798694343be56c6fef2d3e79238">07103</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a48c90798694343be56c6fef2d3e79238">ptp</a>                          : 1;
<a name="l07104"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a936529052c64724574fab400c0272e4d">07104</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#a936529052c64724574fab400c0272e4d">reserved_49_62</a>               : 14;
<a name="l07105"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad7158e821fb007d80e7d3460edac7b3b">07105</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html#ad7158e821fb007d80e7d3460edac7b3b">rst</a>                          : 1;
<a name="l07106"></a>07106 <span class="preprocessor">#endif</span>
<a name="l07107"></a>07107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#aeb19aa70d3263d4e68d3553dda5213fd">s</a>;
<a name="l07108"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a18cfc323e3c3f81cf9e812d6857f281b">07108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html">cvmx_ciu2_raw_iox_int_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a18cfc323e3c3f81cf9e812d6857f281b">cn68xx</a>;
<a name="l07109"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a07c7a995055bec850ce694471374dc88">07109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__mio_1_1cvmx__ciu2__raw__iox__int__mio__s.html">cvmx_ciu2_raw_iox_int_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html#a07c7a995055bec850ce694471374dc88">cn68xxp1</a>;
<a name="l07110"></a>07110 };
<a name="l07111"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a47b8ba451c200833102f0bb43ee50d7c">07111</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html" title="cvmx_ciu2_raw_io::_int_mio">cvmx_ciu2_raw_iox_int_mio</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__mio.html" title="cvmx_ciu2_raw_io::_int_mio">cvmx_ciu2_raw_iox_int_mio_t</a>;
<a name="l07112"></a>07112 <span class="comment"></span>
<a name="l07113"></a>07113 <span class="comment">/**</span>
<a name="l07114"></a>07114 <span class="comment"> * cvmx_ciu2_raw_io#_int_pkt</span>
<a name="l07115"></a>07115 <span class="comment"> */</span>
<a name="l07116"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html">07116</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html" title="cvmx_ciu2_raw_io::_int_pkt">cvmx_ciu2_raw_iox_int_pkt</a> {
<a name="l07117"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#aa40a0a682e1207172e778a05ad4cafcc">07117</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#aa40a0a682e1207172e778a05ad4cafcc">u64</a>;
<a name="l07118"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html">07118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html">cvmx_ciu2_raw_iox_int_pkt_s</a> {
<a name="l07119"></a>07119 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07120"></a>07120 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a492ea8db7dbd89749c1e19c0c260c05f">reserved_54_63</a>               : 10;
<a name="l07121"></a>07121     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a8ac0d8f6f2a75bec5a2d0874419e7b52">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt pulse */</span>
<a name="l07122"></a>07122     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#afe4cb4e7ac1e5c2c3738b8b2693a402c">reserved_49_51</a>               : 3;
<a name="l07123"></a>07123     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a60e7f86196973eae299ffdd7bde4e4f0">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l07124"></a>07124     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aca004977064154adfb3b367f581d5739">reserved_41_47</a>               : 7;
<a name="l07125"></a>07125     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a2a295699f0cfe6f01f931ec8e02e54e6">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l07126"></a>07126 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l07127"></a>07127     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a38366ae2ff2bf844baaea6d9defc7416">reserved_33_39</a>               : 7;
<a name="l07128"></a>07128     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a29a066951767824870766610e5a16566">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l07129"></a>07129 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l07130"></a>07130     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#ab17efdc103ea0cd7323e0a52360bc32d">reserved_13_31</a>               : 19;
<a name="l07131"></a>07131     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a9c990903a53ca1a01c73648957344e28">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l07132"></a>07132 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l07133"></a>07133     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aabc072b8eb10821b4500f1c8d475d924">reserved_5_7</a>                 : 3;
<a name="l07134"></a>07134     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a6d7fa7624934197f5c57aa179eda5287">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l07135"></a>07135 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l07136"></a>07136 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l07137"></a>07137 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l07138"></a>07138 <span class="preprocessor">#else</span>
<a name="l07139"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a6d7fa7624934197f5c57aa179eda5287">07139</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a6d7fa7624934197f5c57aa179eda5287">agx</a>                          : 5;
<a name="l07140"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aabc072b8eb10821b4500f1c8d475d924">07140</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aabc072b8eb10821b4500f1c8d475d924">reserved_5_7</a>                 : 3;
<a name="l07141"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a9c990903a53ca1a01c73648957344e28">07141</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a9c990903a53ca1a01c73648957344e28">gmx_drp</a>                      : 5;
<a name="l07142"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#ab17efdc103ea0cd7323e0a52360bc32d">07142</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#ab17efdc103ea0cd7323e0a52360bc32d">reserved_13_31</a>               : 19;
<a name="l07143"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a29a066951767824870766610e5a16566">07143</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a29a066951767824870766610e5a16566">agl</a>                          : 1;
<a name="l07144"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a38366ae2ff2bf844baaea6d9defc7416">07144</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a38366ae2ff2bf844baaea6d9defc7416">reserved_33_39</a>               : 7;
<a name="l07145"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a2a295699f0cfe6f01f931ec8e02e54e6">07145</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a2a295699f0cfe6f01f931ec8e02e54e6">mii</a>                          : 1;
<a name="l07146"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aca004977064154adfb3b367f581d5739">07146</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#aca004977064154adfb3b367f581d5739">reserved_41_47</a>               : 7;
<a name="l07147"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a60e7f86196973eae299ffdd7bde4e4f0">07147</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a60e7f86196973eae299ffdd7bde4e4f0">ilk</a>                          : 1;
<a name="l07148"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#afe4cb4e7ac1e5c2c3738b8b2693a402c">07148</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#afe4cb4e7ac1e5c2c3738b8b2693a402c">reserved_49_51</a>               : 3;
<a name="l07149"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a8ac0d8f6f2a75bec5a2d0874419e7b52">07149</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a8ac0d8f6f2a75bec5a2d0874419e7b52">ilk_drp</a>                      : 2;
<a name="l07150"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a492ea8db7dbd89749c1e19c0c260c05f">07150</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html#a492ea8db7dbd89749c1e19c0c260c05f">reserved_54_63</a>               : 10;
<a name="l07151"></a>07151 <span class="preprocessor">#endif</span>
<a name="l07152"></a>07152 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#adc6a808bf650fd4b5052ef6275d36308">s</a>;
<a name="l07153"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#af28169cf566310ec0957f929e60e3260">07153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__s.html">cvmx_ciu2_raw_iox_int_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#af28169cf566310ec0957f929e60e3260">cn68xx</a>;
<a name="l07154"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html">07154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html">cvmx_ciu2_raw_iox_int_pkt_cn68xxp1</a> {
<a name="l07155"></a>07155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07156"></a>07156 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a9acd4321ac8cc6605a750121513b551a">reserved_49_63</a>               : 15;
<a name="l07157"></a>07157     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad320c98ecb297f16b05a311cc15d2c8c">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l07158"></a>07158     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a327f80e25182c60a323d1121296a0498">reserved_41_47</a>               : 7;
<a name="l07159"></a>07159     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ac51c2bab5cf5775cb20bc8940addad3b">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l07160"></a>07160 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l07161"></a>07161     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aa24d118a8d8cf4d2415c66f57f18af2c">reserved_33_39</a>               : 7;
<a name="l07162"></a>07162     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad9fc003a3878004db2814ec14b819dea">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l07163"></a>07163 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l07164"></a>07164     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aae80d409b979271fb8148d1cbd734d9d">reserved_13_31</a>               : 19;
<a name="l07165"></a>07165     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a3d4e2ab2e7b49497dab83152ad8f070f">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l07166"></a>07166 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l07167"></a>07167     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a01acb29f8ccaa6466bbf383d0ae746d1">reserved_5_7</a>                 : 3;
<a name="l07168"></a>07168     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a189b993ba74007221a96c6bf12a63fe1">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l07169"></a>07169 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l07170"></a>07170 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l07171"></a>07171 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l07172"></a>07172 <span class="preprocessor">#else</span>
<a name="l07173"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a189b993ba74007221a96c6bf12a63fe1">07173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a189b993ba74007221a96c6bf12a63fe1">agx</a>                          : 5;
<a name="l07174"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a01acb29f8ccaa6466bbf383d0ae746d1">07174</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a01acb29f8ccaa6466bbf383d0ae746d1">reserved_5_7</a>                 : 3;
<a name="l07175"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a3d4e2ab2e7b49497dab83152ad8f070f">07175</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a3d4e2ab2e7b49497dab83152ad8f070f">gmx_drp</a>                      : 5;
<a name="l07176"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aae80d409b979271fb8148d1cbd734d9d">07176</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aae80d409b979271fb8148d1cbd734d9d">reserved_13_31</a>               : 19;
<a name="l07177"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad9fc003a3878004db2814ec14b819dea">07177</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad9fc003a3878004db2814ec14b819dea">agl</a>                          : 1;
<a name="l07178"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aa24d118a8d8cf4d2415c66f57f18af2c">07178</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#aa24d118a8d8cf4d2415c66f57f18af2c">reserved_33_39</a>               : 7;
<a name="l07179"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ac51c2bab5cf5775cb20bc8940addad3b">07179</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ac51c2bab5cf5775cb20bc8940addad3b">mii</a>                          : 1;
<a name="l07180"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a327f80e25182c60a323d1121296a0498">07180</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a327f80e25182c60a323d1121296a0498">reserved_41_47</a>               : 7;
<a name="l07181"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad320c98ecb297f16b05a311cc15d2c8c">07181</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#ad320c98ecb297f16b05a311cc15d2c8c">ilk</a>                          : 1;
<a name="l07182"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a9acd4321ac8cc6605a750121513b551a">07182</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__pkt_1_1cvmx__ciu2__raw__iox__int__pkt__cn68xxp1.html#a9acd4321ac8cc6605a750121513b551a">reserved_49_63</a>               : 15;
<a name="l07183"></a>07183 <span class="preprocessor">#endif</span>
<a name="l07184"></a>07184 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html#ab986c0a5aad5369ac343ad43981f5a37">cn68xxp1</a>;
<a name="l07185"></a>07185 };
<a name="l07186"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad6dba098e41708c374c43e327d23fec1">07186</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html" title="cvmx_ciu2_raw_io::_int_pkt">cvmx_ciu2_raw_iox_int_pkt</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__pkt.html" title="cvmx_ciu2_raw_io::_int_pkt">cvmx_ciu2_raw_iox_int_pkt_t</a>;
<a name="l07187"></a>07187 <span class="comment"></span>
<a name="l07188"></a>07188 <span class="comment">/**</span>
<a name="l07189"></a>07189 <span class="comment"> * cvmx_ciu2_raw_io#_int_rml</span>
<a name="l07190"></a>07190 <span class="comment"> */</span>
<a name="l07191"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html">07191</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html" title="cvmx_ciu2_raw_io::_int_rml">cvmx_ciu2_raw_iox_int_rml</a> {
<a name="l07192"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#a55404df886879d21cab1cda73144756e">07192</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#a55404df886879d21cab1cda73144756e">u64</a>;
<a name="l07193"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html">07193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html">cvmx_ciu2_raw_iox_int_rml_s</a> {
<a name="l07194"></a>07194 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07195"></a>07195 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aad8bfcafa4c6718dfb7119a6aceb04f8">reserved_56_63</a>               : 8;
<a name="l07196"></a>07196     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a698ff4a2c0cc90129269c7c4305e0409">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l07197"></a>07197 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l07198"></a>07198     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae895ec183c057129d17d6d1a5462b5b7">reserved_49_51</a>               : 3;
<a name="l07199"></a>07199     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8430061ccbaa23b1a430f12b0dfa9f62">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l07200"></a>07200 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l07201"></a>07201     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a98c894735f8e4b3d2e6ee44cfb97d06d">reserved_41_47</a>               : 7;
<a name="l07202"></a>07202     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a206216316429dc1adb52d488e553cc85">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l07203"></a>07203 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l07204"></a>07204     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a60c9d5978fe364fa9b6baf1f3275ce51">reserved_37_39</a>               : 3;
<a name="l07205"></a>07205     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a69f400c668d0d1284b4674e4ba81db62">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l07206"></a>07206 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l07207"></a>07207     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a5c027aa36c52f8d38bb78b10fe827e1b">reserved_34_35</a>               : 2;
<a name="l07208"></a>07208     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a7f938c1d8894d03dd3e815d5c5b7f5bc">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l07209"></a>07209 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l07210"></a>07210     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f69a9cb011da642fcd1a30c1db6fa3b">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l07211"></a>07211 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l07212"></a>07212     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#afee7995260c5d0a97a8bcc664228eb83">reserved_31_31</a>               : 1;
<a name="l07213"></a>07213     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a6df0859f6a0ec3730765280f4d873b68">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l07214"></a>07214 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l07215"></a>07215     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f681cdbf318b7c3e200fa67aff23dd8">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l07216"></a>07216 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l07217"></a>07217     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3ade592ccea1becb62d9d6ead94257ef">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l07218"></a>07218 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l07219"></a>07219     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aa83f004c4de10084defe96ed8fc61178">reserved_25_27</a>               : 3;
<a name="l07220"></a>07220     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a4f729adfed26b74f3af8c47224b4dd7f">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l07221"></a>07221 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l07222"></a>07222     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3accdc297270421a07151932c434d16c">reserved_17_23</a>               : 7;
<a name="l07223"></a>07223     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ac7a043b9400b1545241912e1b2de043e">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l07224"></a>07224 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l07225"></a>07225     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ada5117ac303d86fb194f7831ebd4ac44">reserved_8_15</a>                : 8;
<a name="l07226"></a>07226     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3434d3125d047e43c775b94f164acea9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l07227"></a>07227 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l07228"></a>07228     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a353592de40ac6991b9bb00e0542779a9">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l07229"></a>07229 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l07230"></a>07230     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae908e518988f7cfaf3e2257a37548d5d">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l07231"></a>07231 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l07232"></a>07232     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a0867ad6aa92e20ac2a250ef6ce7a7284">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l07233"></a>07233 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l07234"></a>07234     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ad8c8525586c9d0703f6460069c76f857">reserved_1_3</a>                 : 3;
<a name="l07235"></a>07235     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a48c610305d7d62cceaf6d5b73b5d4c47">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l07236"></a>07236 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l07237"></a>07237 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l07238"></a>07238 <span class="preprocessor">#else</span>
<a name="l07239"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a48c610305d7d62cceaf6d5b73b5d4c47">07239</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a48c610305d7d62cceaf6d5b73b5d4c47">iob</a>                          : 1;
<a name="l07240"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ad8c8525586c9d0703f6460069c76f857">07240</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ad8c8525586c9d0703f6460069c76f857">reserved_1_3</a>                 : 3;
<a name="l07241"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a0867ad6aa92e20ac2a250ef6ce7a7284">07241</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a0867ad6aa92e20ac2a250ef6ce7a7284">fpa</a>                          : 1;
<a name="l07242"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae908e518988f7cfaf3e2257a37548d5d">07242</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae908e518988f7cfaf3e2257a37548d5d">ipd</a>                          : 1;
<a name="l07243"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a353592de40ac6991b9bb00e0542779a9">07243</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a353592de40ac6991b9bb00e0542779a9">pip</a>                          : 1;
<a name="l07244"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3434d3125d047e43c775b94f164acea9">07244</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3434d3125d047e43c775b94f164acea9">pko</a>                          : 1;
<a name="l07245"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ada5117ac303d86fb194f7831ebd4ac44">07245</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ada5117ac303d86fb194f7831ebd4ac44">reserved_8_15</a>                : 8;
<a name="l07246"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ac7a043b9400b1545241912e1b2de043e">07246</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ac7a043b9400b1545241912e1b2de043e">sso</a>                          : 1;
<a name="l07247"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3accdc297270421a07151932c434d16c">07247</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3accdc297270421a07151932c434d16c">reserved_17_23</a>               : 7;
<a name="l07248"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a4f729adfed26b74f3af8c47224b4dd7f">07248</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a4f729adfed26b74f3af8c47224b4dd7f">zip</a>                          : 1;
<a name="l07249"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aa83f004c4de10084defe96ed8fc61178">07249</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aa83f004c4de10084defe96ed8fc61178">reserved_25_27</a>               : 3;
<a name="l07250"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3ade592ccea1becb62d9d6ead94257ef">07250</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a3ade592ccea1becb62d9d6ead94257ef">tim</a>                          : 1;
<a name="l07251"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f681cdbf318b7c3e200fa67aff23dd8">07251</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f681cdbf318b7c3e200fa67aff23dd8">rad</a>                          : 1;
<a name="l07252"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a6df0859f6a0ec3730765280f4d873b68">07252</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a6df0859f6a0ec3730765280f4d873b68">key</a>                          : 1;
<a name="l07253"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#afee7995260c5d0a97a8bcc664228eb83">07253</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#afee7995260c5d0a97a8bcc664228eb83">reserved_31_31</a>               : 1;
<a name="l07254"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f69a9cb011da642fcd1a30c1db6fa3b">07254</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8f69a9cb011da642fcd1a30c1db6fa3b">sli</a>                          : 1;
<a name="l07255"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a7f938c1d8894d03dd3e815d5c5b7f5bc">07255</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a7f938c1d8894d03dd3e815d5c5b7f5bc">dpi</a>                          : 1;
<a name="l07256"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a5c027aa36c52f8d38bb78b10fe827e1b">07256</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a5c027aa36c52f8d38bb78b10fe827e1b">reserved_34_35</a>               : 2;
<a name="l07257"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a69f400c668d0d1284b4674e4ba81db62">07257</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a69f400c668d0d1284b4674e4ba81db62">dpi_dma</a>                      : 1;
<a name="l07258"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a60c9d5978fe364fa9b6baf1f3275ce51">07258</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a60c9d5978fe364fa9b6baf1f3275ce51">reserved_37_39</a>               : 3;
<a name="l07259"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a206216316429dc1adb52d488e553cc85">07259</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a206216316429dc1adb52d488e553cc85">dfa</a>                          : 1;
<a name="l07260"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a98c894735f8e4b3d2e6ee44cfb97d06d">07260</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a98c894735f8e4b3d2e6ee44cfb97d06d">reserved_41_47</a>               : 7;
<a name="l07261"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8430061ccbaa23b1a430f12b0dfa9f62">07261</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a8430061ccbaa23b1a430f12b0dfa9f62">l2c</a>                          : 1;
<a name="l07262"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae895ec183c057129d17d6d1a5462b5b7">07262</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#ae895ec183c057129d17d6d1a5462b5b7">reserved_49_51</a>               : 3;
<a name="l07263"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a698ff4a2c0cc90129269c7c4305e0409">07263</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#a698ff4a2c0cc90129269c7c4305e0409">trace</a>                        : 4;
<a name="l07264"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aad8bfcafa4c6718dfb7119a6aceb04f8">07264</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html#aad8bfcafa4c6718dfb7119a6aceb04f8">reserved_56_63</a>               : 8;
<a name="l07265"></a>07265 <span class="preprocessor">#endif</span>
<a name="l07266"></a>07266 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#a9ea1fce8b416d8d58c85f04f597fcf23">s</a>;
<a name="l07267"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#aa946e5ee79f242a148d48394d9e62fbe">07267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__s.html">cvmx_ciu2_raw_iox_int_rml_s</a>    <a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#aa946e5ee79f242a148d48394d9e62fbe">cn68xx</a>;
<a name="l07268"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html">07268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html">cvmx_ciu2_raw_iox_int_rml_cn68xxp1</a> {
<a name="l07269"></a>07269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07270"></a>07270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3116af96c40010afd133165cb726739d">reserved_56_63</a>               : 8;
<a name="l07271"></a>07271     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a408a10827d6f2c7cdf60afad344ae378">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l07272"></a>07272 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l07273"></a>07273     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a19c56877c3587da3d73672432fc871d1">reserved_49_51</a>               : 3;
<a name="l07274"></a>07274     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#abde518ae9077f6d34419feeb86bca8a5">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l07275"></a>07275 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l07276"></a>07276     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0afc9674102092a2ac6590a46da2c87d">reserved_41_47</a>               : 7;
<a name="l07277"></a>07277     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9c487428915db80cdbc57916e775d0f7">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l07278"></a>07278 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l07279"></a>07279     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a246c60f75b4aee1aae14438f3ad9ae57">reserved_34_39</a>               : 6;
<a name="l07280"></a>07280     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbd576a54e7d1c83a0e37334e5574d37">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l07281"></a>07281 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l07282"></a>07282     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a34f97fec3e3912cdf0c4b4e881494675">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l07283"></a>07283 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l07284"></a>07284     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a7de72aed74499aedc09c3ff8cc6a7012">reserved_31_31</a>               : 1;
<a name="l07285"></a>07285     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a265ffde4570ddde9dbab10757f8b2ab4">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l07286"></a>07286 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l07287"></a>07287     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#ae6d39269a4554f158528afbb2f4af733">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l07288"></a>07288 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l07289"></a>07289     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0cae35035a039b2a7df44a8958a2d182">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l07290"></a>07290 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l07291"></a>07291     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9ac4f7f28c577c0b75df074b6193c616">reserved_25_27</a>               : 3;
<a name="l07292"></a>07292     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#aab8d7b3196ef11af97840f2bc01d7d8b">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l07293"></a>07293 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l07294"></a>07294     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a450c1fa9c834d604c423650a3cbd2876">reserved_17_23</a>               : 7;
<a name="l07295"></a>07295     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a15a8b7bc32ada6035a00c34c8e1ecae4">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l07296"></a>07296 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l07297"></a>07297     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3e8b8e70c25c24ee7d4558c1f2412b6d">reserved_8_15</a>                : 8;
<a name="l07298"></a>07298     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a1dc5ec6916490856bc79d22078ae6006">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l07299"></a>07299 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l07300"></a>07300     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a51f5ce1979bcb42b3f3532245e9f0041">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l07301"></a>07301 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l07302"></a>07302     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a35f7b1358d2ecb66f72b468112af6a8f">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l07303"></a>07303 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l07304"></a>07304     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a193101d7eb81991dfc2ed47a8f80ec04">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l07305"></a>07305 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l07306"></a>07306     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbdeeae72633b5f81a75688a130756fb">reserved_1_3</a>                 : 3;
<a name="l07307"></a>07307     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a8e81e01dd0fda2874dbe9b761b6e85cf">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l07308"></a>07308 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l07309"></a>07309 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l07310"></a>07310 <span class="preprocessor">#else</span>
<a name="l07311"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a8e81e01dd0fda2874dbe9b761b6e85cf">07311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a8e81e01dd0fda2874dbe9b761b6e85cf">iob</a>                          : 1;
<a name="l07312"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbdeeae72633b5f81a75688a130756fb">07312</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbdeeae72633b5f81a75688a130756fb">reserved_1_3</a>                 : 3;
<a name="l07313"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a193101d7eb81991dfc2ed47a8f80ec04">07313</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a193101d7eb81991dfc2ed47a8f80ec04">fpa</a>                          : 1;
<a name="l07314"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a35f7b1358d2ecb66f72b468112af6a8f">07314</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a35f7b1358d2ecb66f72b468112af6a8f">ipd</a>                          : 1;
<a name="l07315"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a51f5ce1979bcb42b3f3532245e9f0041">07315</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a51f5ce1979bcb42b3f3532245e9f0041">pip</a>                          : 1;
<a name="l07316"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a1dc5ec6916490856bc79d22078ae6006">07316</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a1dc5ec6916490856bc79d22078ae6006">pko</a>                          : 1;
<a name="l07317"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3e8b8e70c25c24ee7d4558c1f2412b6d">07317</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3e8b8e70c25c24ee7d4558c1f2412b6d">reserved_8_15</a>                : 8;
<a name="l07318"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a15a8b7bc32ada6035a00c34c8e1ecae4">07318</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a15a8b7bc32ada6035a00c34c8e1ecae4">sso</a>                          : 1;
<a name="l07319"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a450c1fa9c834d604c423650a3cbd2876">07319</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a450c1fa9c834d604c423650a3cbd2876">reserved_17_23</a>               : 7;
<a name="l07320"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#aab8d7b3196ef11af97840f2bc01d7d8b">07320</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#aab8d7b3196ef11af97840f2bc01d7d8b">zip</a>                          : 1;
<a name="l07321"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9ac4f7f28c577c0b75df074b6193c616">07321</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9ac4f7f28c577c0b75df074b6193c616">reserved_25_27</a>               : 3;
<a name="l07322"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0cae35035a039b2a7df44a8958a2d182">07322</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0cae35035a039b2a7df44a8958a2d182">tim</a>                          : 1;
<a name="l07323"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#ae6d39269a4554f158528afbb2f4af733">07323</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#ae6d39269a4554f158528afbb2f4af733">rad</a>                          : 1;
<a name="l07324"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a265ffde4570ddde9dbab10757f8b2ab4">07324</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a265ffde4570ddde9dbab10757f8b2ab4">key</a>                          : 1;
<a name="l07325"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a7de72aed74499aedc09c3ff8cc6a7012">07325</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a7de72aed74499aedc09c3ff8cc6a7012">reserved_31_31</a>               : 1;
<a name="l07326"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a34f97fec3e3912cdf0c4b4e881494675">07326</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a34f97fec3e3912cdf0c4b4e881494675">sli</a>                          : 1;
<a name="l07327"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbd576a54e7d1c83a0e37334e5574d37">07327</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#adbd576a54e7d1c83a0e37334e5574d37">dpi</a>                          : 1;
<a name="l07328"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a246c60f75b4aee1aae14438f3ad9ae57">07328</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a246c60f75b4aee1aae14438f3ad9ae57">reserved_34_39</a>               : 6;
<a name="l07329"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9c487428915db80cdbc57916e775d0f7">07329</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a9c487428915db80cdbc57916e775d0f7">dfa</a>                          : 1;
<a name="l07330"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0afc9674102092a2ac6590a46da2c87d">07330</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a0afc9674102092a2ac6590a46da2c87d">reserved_41_47</a>               : 7;
<a name="l07331"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#abde518ae9077f6d34419feeb86bca8a5">07331</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#abde518ae9077f6d34419feeb86bca8a5">l2c</a>                          : 1;
<a name="l07332"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a19c56877c3587da3d73672432fc871d1">07332</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a19c56877c3587da3d73672432fc871d1">reserved_49_51</a>               : 3;
<a name="l07333"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a408a10827d6f2c7cdf60afad344ae378">07333</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a408a10827d6f2c7cdf60afad344ae378">trace</a>                        : 4;
<a name="l07334"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3116af96c40010afd133165cb726739d">07334</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__rml_1_1cvmx__ciu2__raw__iox__int__rml__cn68xxp1.html#a3116af96c40010afd133165cb726739d">reserved_56_63</a>               : 8;
<a name="l07335"></a>07335 <span class="preprocessor">#endif</span>
<a name="l07336"></a>07336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html#ad9318bd64a88e15b55e7a8638091a28d">cn68xxp1</a>;
<a name="l07337"></a>07337 };
<a name="l07338"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ae92e60d67e8500a84f0db060948cf710">07338</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html" title="cvmx_ciu2_raw_io::_int_rml">cvmx_ciu2_raw_iox_int_rml</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__rml.html" title="cvmx_ciu2_raw_io::_int_rml">cvmx_ciu2_raw_iox_int_rml_t</a>;
<a name="l07339"></a>07339 <span class="comment"></span>
<a name="l07340"></a>07340 <span class="comment">/**</span>
<a name="l07341"></a>07341 <span class="comment"> * cvmx_ciu2_raw_io#_int_wdog</span>
<a name="l07342"></a>07342 <span class="comment"> */</span>
<a name="l07343"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html">07343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html" title="cvmx_ciu2_raw_io::_int_wdog">cvmx_ciu2_raw_iox_int_wdog</a> {
<a name="l07344"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a480b01ab2be11c3d9df3d54b4320cef8">07344</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a480b01ab2be11c3d9df3d54b4320cef8">u64</a>;
<a name="l07345"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html">07345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html">cvmx_ciu2_raw_iox_int_wdog_s</a> {
<a name="l07346"></a>07346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07347"></a>07347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ab8b54ad21464bbe9b5e1f9456778d7c0">reserved_32_63</a>               : 32;
<a name="l07348"></a>07348     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ae439f4fd0caf78cb1bb2f420e78e6ec2">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts</span>
<a name="l07349"></a>07349 <span class="comment">                                                         For WDOG, all 98 RAW readout will be same value */</span>
<a name="l07350"></a>07350 <span class="preprocessor">#else</span>
<a name="l07351"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ae439f4fd0caf78cb1bb2f420e78e6ec2">07351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ae439f4fd0caf78cb1bb2f420e78e6ec2">wdog</a>                         : 32;
<a name="l07352"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ab8b54ad21464bbe9b5e1f9456778d7c0">07352</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html#ab8b54ad21464bbe9b5e1f9456778d7c0">reserved_32_63</a>               : 32;
<a name="l07353"></a>07353 <span class="preprocessor">#endif</span>
<a name="l07354"></a>07354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#ad86967409a1299d38f18e20d5ff021fc">s</a>;
<a name="l07355"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a47b7a3337267ad990e5ea97bf6f7d6fd">07355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html">cvmx_ciu2_raw_iox_int_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a47b7a3337267ad990e5ea97bf6f7d6fd">cn68xx</a>;
<a name="l07356"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a04382d4a5e1dd48aa112964ee289e5d9">07356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wdog_1_1cvmx__ciu2__raw__iox__int__wdog__s.html">cvmx_ciu2_raw_iox_int_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html#a04382d4a5e1dd48aa112964ee289e5d9">cn68xxp1</a>;
<a name="l07357"></a>07357 };
<a name="l07358"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad7f04a81c49f5d2a45d9a5cbbfc7c6cb">07358</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html" title="cvmx_ciu2_raw_io::_int_wdog">cvmx_ciu2_raw_iox_int_wdog</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__wdog.html" title="cvmx_ciu2_raw_io::_int_wdog">cvmx_ciu2_raw_iox_int_wdog_t</a>;
<a name="l07359"></a>07359 <span class="comment"></span>
<a name="l07360"></a>07360 <span class="comment">/**</span>
<a name="l07361"></a>07361 <span class="comment"> * cvmx_ciu2_raw_io#_int_wrkq</span>
<a name="l07362"></a>07362 <span class="comment"> */</span>
<a name="l07363"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html">07363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html" title="cvmx_ciu2_raw_io::_int_wrkq">cvmx_ciu2_raw_iox_int_wrkq</a> {
<a name="l07364"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#ab42b8d75544957bca7cd2a49d937c8f8">07364</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#ab42b8d75544957bca7cd2a49d937c8f8">u64</a>;
<a name="l07365"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html">07365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html">cvmx_ciu2_raw_iox_int_wrkq_s</a> {
<a name="l07366"></a>07366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07367"></a>07367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html#a937f03631ed211f6e22ee9fdf7173910">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l07368"></a>07368 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l07369"></a>07369 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO.</span>
<a name="l07370"></a>07370 <span class="comment">                                                          For WRKQ, all 98 RAW readout will be same value */</span>
<a name="l07371"></a>07371 <span class="preprocessor">#else</span>
<a name="l07372"></a><a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html#a937f03631ed211f6e22ee9fdf7173910">07372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html#a937f03631ed211f6e22ee9fdf7173910">workq</a>                        : 64;
<a name="l07373"></a>07373 <span class="preprocessor">#endif</span>
<a name="l07374"></a>07374 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#a3fe8d3dd242c89833387039aa2dc1944">s</a>;
<a name="l07375"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#a2835d4734dc725492774553429dd2afc">07375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html">cvmx_ciu2_raw_iox_int_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#a2835d4734dc725492774553429dd2afc">cn68xx</a>;
<a name="l07376"></a><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#aa867ae68e840914791feb1448d4109d6">07376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__iox__int__wrkq_1_1cvmx__ciu2__raw__iox__int__wrkq__s.html">cvmx_ciu2_raw_iox_int_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html#aa867ae68e840914791feb1448d4109d6">cn68xxp1</a>;
<a name="l07377"></a>07377 };
<a name="l07378"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abcf0a295669b67829a427fbb062b5baa">07378</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html" title="cvmx_ciu2_raw_io::_int_wrkq">cvmx_ciu2_raw_iox_int_wrkq</a> <a class="code" href="unioncvmx__ciu2__raw__iox__int__wrkq.html" title="cvmx_ciu2_raw_io::_int_wrkq">cvmx_ciu2_raw_iox_int_wrkq_t</a>;
<a name="l07379"></a>07379 <span class="comment"></span>
<a name="l07380"></a>07380 <span class="comment">/**</span>
<a name="l07381"></a>07381 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_gpio</span>
<a name="l07382"></a>07382 <span class="comment"> */</span>
<a name="l07383"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html">07383</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html" title="cvmx_ciu2_raw_pp::_ip2_gpio">cvmx_ciu2_raw_ppx_ip2_gpio</a> {
<a name="l07384"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#aa44617155297dc6f7449794f616aa2d7">07384</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#aa44617155297dc6f7449794f616aa2d7">u64</a>;
<a name="l07385"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html">07385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html">cvmx_ciu2_raw_ppx_ip2_gpio_s</a> {
<a name="l07386"></a>07386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07387"></a>07387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#a801eaacddb700e994145f94115b4f3d9">reserved_16_63</a>               : 48;
<a name="l07388"></a>07388     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#ada1820615defa55ae464775169b14cf0">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l07389"></a>07389 <span class="comment">                                                         For GPIO, all 98 RAW readout will be same value */</span>
<a name="l07390"></a>07390 <span class="preprocessor">#else</span>
<a name="l07391"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#ada1820615defa55ae464775169b14cf0">07391</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#ada1820615defa55ae464775169b14cf0">gpio</a>                         : 16;
<a name="l07392"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#a801eaacddb700e994145f94115b4f3d9">07392</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html#a801eaacddb700e994145f94115b4f3d9">reserved_16_63</a>               : 48;
<a name="l07393"></a>07393 <span class="preprocessor">#endif</span>
<a name="l07394"></a>07394 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#afb9d24b156e2388e239e0010315d135f">s</a>;
<a name="l07395"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#a5474e336fe5aa36f147dbc417eea6836">07395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html">cvmx_ciu2_raw_ppx_ip2_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#a5474e336fe5aa36f147dbc417eea6836">cn68xx</a>;
<a name="l07396"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#a0a0474f7ff40469e7931fd0c4a1774b9">07396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__gpio_1_1cvmx__ciu2__raw__ppx__ip2__gpio__s.html">cvmx_ciu2_raw_ppx_ip2_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html#a0a0474f7ff40469e7931fd0c4a1774b9">cn68xxp1</a>;
<a name="l07397"></a>07397 };
<a name="l07398"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a915b837938393434f199be6c318f0b3c">07398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html" title="cvmx_ciu2_raw_pp::_ip2_gpio">cvmx_ciu2_raw_ppx_ip2_gpio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__gpio.html" title="cvmx_ciu2_raw_pp::_ip2_gpio">cvmx_ciu2_raw_ppx_ip2_gpio_t</a>;
<a name="l07399"></a>07399 <span class="comment"></span>
<a name="l07400"></a>07400 <span class="comment">/**</span>
<a name="l07401"></a>07401 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_io</span>
<a name="l07402"></a>07402 <span class="comment"> */</span>
<a name="l07403"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html">07403</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html" title="cvmx_ciu2_raw_pp::_ip2_io">cvmx_ciu2_raw_ppx_ip2_io</a> {
<a name="l07404"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#a2d4762365b03554fc74907c35f50b83a">07404</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#a2d4762365b03554fc74907c35f50b83a">u64</a>;
<a name="l07405"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html">07405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html">cvmx_ciu2_raw_ppx_ip2_io_s</a> {
<a name="l07406"></a>07406 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07407"></a>07407 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a93092623e731feaf515a9e393d48382e">reserved_34_63</a>               : 30;
<a name="l07408"></a>07408     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ac1ec13704338395b1e04dd00d9d66046">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt</span>
<a name="l07409"></a>07409 <span class="comment">                                                         See PEMx_INT_SUM (enabled by PEMx_INT_ENB) */</span>
<a name="l07410"></a>07410     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a38a010a4f8c8601eef3698e7710d356c">reserved_18_31</a>               : 14;
<a name="l07411"></a>07411     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ae7ecf765e9ad8b212bb90944b5827745">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA software enable</span>
<a name="l07412"></a>07412 <span class="comment">                                                         See CIU_PCI_INTA */</span>
<a name="l07413"></a>07413     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a173b0b46da73735444e7bc95f9b3ee09">reserved_13_15</a>               : 3;
<a name="l07414"></a>07414     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a57be73de08251b02873b96525faed5d0">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit, copy of</span>
<a name="l07415"></a>07415 <span class="comment">                                                         CIU2_MSIRED_PPx_IPy.INT, all IO interrupts</span>
<a name="l07416"></a>07416 <span class="comment">                                                         CIU2_RAW_IOX_INT_IO[MSIRED] always zero.</span>
<a name="l07417"></a>07417 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l07418"></a>07418     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#aa9fff9514146e1706984d173e7c20fca">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l07419"></a>07419 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l07420"></a>07420     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a10ab501b93ee19750a1ecaaeeabfdedf">reserved_4_7</a>                 : 4;
<a name="l07421"></a>07421     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a3f82063b81a32db66ddfd80838410270">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l07422"></a>07422 <span class="comment">                                                         PCI_INTR[3] = INTD</span>
<a name="l07423"></a>07423 <span class="comment">                                                         PCI_INTR[2] = INTC</span>
<a name="l07424"></a>07424 <span class="comment">                                                         PCI_INTR[1] = INTB</span>
<a name="l07425"></a>07425 <span class="comment">                                                         PCI_INTR[0] = INTA</span>
<a name="l07426"></a>07426 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l07427"></a>07427 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l07428"></a>07428 <span class="comment">                                                         For IO, all 98 RAW readout will be different */</span>
<a name="l07429"></a>07429 <span class="preprocessor">#else</span>
<a name="l07430"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a3f82063b81a32db66ddfd80838410270">07430</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a3f82063b81a32db66ddfd80838410270">pci_intr</a>                     : 4;
<a name="l07431"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a10ab501b93ee19750a1ecaaeeabfdedf">07431</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a10ab501b93ee19750a1ecaaeeabfdedf">reserved_4_7</a>                 : 4;
<a name="l07432"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#aa9fff9514146e1706984d173e7c20fca">07432</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#aa9fff9514146e1706984d173e7c20fca">pci_msi</a>                      : 4;
<a name="l07433"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a57be73de08251b02873b96525faed5d0">07433</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a57be73de08251b02873b96525faed5d0">msired</a>                       : 1;
<a name="l07434"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a173b0b46da73735444e7bc95f9b3ee09">07434</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a173b0b46da73735444e7bc95f9b3ee09">reserved_13_15</a>               : 3;
<a name="l07435"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ae7ecf765e9ad8b212bb90944b5827745">07435</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ae7ecf765e9ad8b212bb90944b5827745">pci_inta</a>                     : 2;
<a name="l07436"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a38a010a4f8c8601eef3698e7710d356c">07436</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a38a010a4f8c8601eef3698e7710d356c">reserved_18_31</a>               : 14;
<a name="l07437"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ac1ec13704338395b1e04dd00d9d66046">07437</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#ac1ec13704338395b1e04dd00d9d66046">pem</a>                          : 2;
<a name="l07438"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a93092623e731feaf515a9e393d48382e">07438</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html#a93092623e731feaf515a9e393d48382e">reserved_34_63</a>               : 30;
<a name="l07439"></a>07439 <span class="preprocessor">#endif</span>
<a name="l07440"></a>07440 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#ad52cd689c618fa5525e099e7832ec8f5">s</a>;
<a name="l07441"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#aefd4cc68b30922379e733e0c69e29765">07441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html">cvmx_ciu2_raw_ppx_ip2_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#aefd4cc68b30922379e733e0c69e29765">cn68xx</a>;
<a name="l07442"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#af08f2ab4906fe907230fb39cc9b74799">07442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__io_1_1cvmx__ciu2__raw__ppx__ip2__io__s.html">cvmx_ciu2_raw_ppx_ip2_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html#af08f2ab4906fe907230fb39cc9b74799">cn68xxp1</a>;
<a name="l07443"></a>07443 };
<a name="l07444"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aff30146671389741e58035d141653964">07444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html" title="cvmx_ciu2_raw_pp::_ip2_io">cvmx_ciu2_raw_ppx_ip2_io</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__io.html" title="cvmx_ciu2_raw_pp::_ip2_io">cvmx_ciu2_raw_ppx_ip2_io_t</a>;
<a name="l07445"></a>07445 <span class="comment"></span>
<a name="l07446"></a>07446 <span class="comment">/**</span>
<a name="l07447"></a>07447 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_mem</span>
<a name="l07448"></a>07448 <span class="comment"> */</span>
<a name="l07449"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html">07449</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html" title="cvmx_ciu2_raw_pp::_ip2_mem">cvmx_ciu2_raw_ppx_ip2_mem</a> {
<a name="l07450"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#a07f12d2420863ce97faebd991c60ffdf">07450</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#a07f12d2420863ce97faebd991c60ffdf">u64</a>;
<a name="l07451"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html">07451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html">cvmx_ciu2_raw_ppx_ip2_mem_s</a> {
<a name="l07452"></a>07452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07453"></a>07453 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a0e20b4a6bce9180e962adc782d4473d6">reserved_4_63</a>                : 60;
<a name="l07454"></a>07454     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a2d0e7714426c56ecb24d1c23c4cd0e25">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt</span>
<a name="l07455"></a>07455 <span class="comment">                                                         See LMC*_INT</span>
<a name="l07456"></a>07456 <span class="comment">                                                         For MEM, all 98 RAW readout will be same value */</span>
<a name="l07457"></a>07457 <span class="preprocessor">#else</span>
<a name="l07458"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a2d0e7714426c56ecb24d1c23c4cd0e25">07458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a2d0e7714426c56ecb24d1c23c4cd0e25">lmc</a>                          : 4;
<a name="l07459"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a0e20b4a6bce9180e962adc782d4473d6">07459</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html#a0e20b4a6bce9180e962adc782d4473d6">reserved_4_63</a>                : 60;
<a name="l07460"></a>07460 <span class="preprocessor">#endif</span>
<a name="l07461"></a>07461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#a68093d6a05d471c1ed0176b097000704">s</a>;
<a name="l07462"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#aba7acf0cdb8467cbc3e323a098e4b1fe">07462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html">cvmx_ciu2_raw_ppx_ip2_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#aba7acf0cdb8467cbc3e323a098e4b1fe">cn68xx</a>;
<a name="l07463"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#acc4ccf1339de270fe9e4cebf94bde105">07463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mem_1_1cvmx__ciu2__raw__ppx__ip2__mem__s.html">cvmx_ciu2_raw_ppx_ip2_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html#acc4ccf1339de270fe9e4cebf94bde105">cn68xxp1</a>;
<a name="l07464"></a>07464 };
<a name="l07465"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a0757457879a0fcf2ea1ea8b9d92ee682">07465</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html" title="cvmx_ciu2_raw_pp::_ip2_mem">cvmx_ciu2_raw_ppx_ip2_mem</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mem.html" title="cvmx_ciu2_raw_pp::_ip2_mem">cvmx_ciu2_raw_ppx_ip2_mem_t</a>;
<a name="l07466"></a>07466 <span class="comment"></span>
<a name="l07467"></a>07467 <span class="comment">/**</span>
<a name="l07468"></a>07468 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_mio</span>
<a name="l07469"></a>07469 <span class="comment"> */</span>
<a name="l07470"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html">07470</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html" title="cvmx_ciu2_raw_pp::_ip2_mio">cvmx_ciu2_raw_ppx_ip2_mio</a> {
<a name="l07471"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#af7c2113d57d2144bbc71aba26b99effc">07471</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#af7c2113d57d2144bbc71aba26b99effc">u64</a>;
<a name="l07472"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html">07472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html">cvmx_ciu2_raw_ppx_ip2_mio_s</a> {
<a name="l07473"></a>07473 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07474"></a>07474 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aebdbc982df47f0794e95c381cbb6a1ef">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l07475"></a>07475 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l07476"></a>07476     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1ed59a7f04ed23b333f9bdf270b403d5">reserved_49_62</a>               : 14;
<a name="l07477"></a>07477     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a53dcd686b36e4ebd2cfbd00df7a786bb">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l07478"></a>07478 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l07479"></a>07479     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5ddebb2208be2b9bc5e8655d2ac598f9">reserved_45_47</a>               : 3;
<a name="l07480"></a>07480     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aae12b084a10fe9f16e4d3350996496bc">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l07481"></a>07481 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l07482"></a>07482     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a01023a0131dc1a0b38cc46855afe3aad">reserved_41_43</a>               : 3;
<a name="l07483"></a>07483     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af4e709ea31c3067c27be039400b72242">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt</span>
<a name="l07484"></a>07484 <span class="comment">                                                         See UCTL*_INT_REG */</span>
<a name="l07485"></a>07485     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a355f174fc8a3ea533dbb8cde42a6706c">reserved_38_39</a>               : 2;
<a name="l07486"></a>07486     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af9aeb2ecbc7e1e16be207af09a369c42">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l07487"></a>07487 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l07488"></a>07488     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5d33b3044059605e5ba08eea260f9236">reserved_34_35</a>               : 2;
<a name="l07489"></a>07489     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abece0ae0e812f6bac8d525f6823703ca">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt</span>
<a name="l07490"></a>07490 <span class="comment">                                                         See MIO_TWSx_INT */</span>
<a name="l07491"></a>07491     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1c26f6a43ecca413b65fd712d74253cd">reserved_19_31</a>               : 13;
<a name="l07492"></a>07492     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a8a68bd07996bb9cf96d9e8fd59462ee3">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l07493"></a>07493 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l07494"></a>07494     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a20f0f66a7696080f1a1b2b4775c41f09">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l07495"></a>07495 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l07496"></a>07496     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a653610ec9cdd0c73086fa8b061c2acaf">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l07497"></a>07497 <span class="comment">                                                         See NDF_INT */</span>
<a name="l07498"></a>07498     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5236501c3398d9f2bcbd9ba1d99656ae">reserved_12_15</a>               : 4;
<a name="l07499"></a>07499     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a988d8c72d738f994e5ca977db3dc90ab">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts</span>
<a name="l07500"></a>07500 <span class="comment">                                                         Set any time the corresponding CIU timer expires */</span>
<a name="l07501"></a>07501     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a0dece5e294073868ee432f8b5cbcef97">reserved_3_7</a>                 : 5;
<a name="l07502"></a>07502     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a45ac1f2861a8df79440d4aec327715a1">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l07503"></a>07503 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l07504"></a>07504     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abcd06b16438d67c7e81ae7c08beaebcf">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt</span>
<a name="l07505"></a>07505 <span class="comment">                                                         See SSO_IQ_INT */</span>
<a name="l07506"></a>07506     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a08fa9d8eea92da5cec56967a267f1406">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l07507"></a>07507 <span class="comment">                                                         See IPD_PORT_QOS_INT*</span>
<a name="l07508"></a>07508 <span class="comment">                                                         For MIO, all 98 RAW readout will be same value */</span>
<a name="l07509"></a>07509 <span class="preprocessor">#else</span>
<a name="l07510"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a08fa9d8eea92da5cec56967a267f1406">07510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a08fa9d8eea92da5cec56967a267f1406">ipdppthr</a>                     : 1;
<a name="l07511"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abcd06b16438d67c7e81ae7c08beaebcf">07511</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abcd06b16438d67c7e81ae7c08beaebcf">ssoiq</a>                        : 1;
<a name="l07512"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a45ac1f2861a8df79440d4aec327715a1">07512</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a45ac1f2861a8df79440d4aec327715a1">ipd_drp</a>                      : 1;
<a name="l07513"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a0dece5e294073868ee432f8b5cbcef97">07513</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a0dece5e294073868ee432f8b5cbcef97">reserved_3_7</a>                 : 5;
<a name="l07514"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a988d8c72d738f994e5ca977db3dc90ab">07514</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a988d8c72d738f994e5ca977db3dc90ab">timer</a>                        : 4;
<a name="l07515"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5236501c3398d9f2bcbd9ba1d99656ae">07515</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5236501c3398d9f2bcbd9ba1d99656ae">reserved_12_15</a>               : 4;
<a name="l07516"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a653610ec9cdd0c73086fa8b061c2acaf">07516</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a653610ec9cdd0c73086fa8b061c2acaf">nand</a>                         : 1;
<a name="l07517"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a20f0f66a7696080f1a1b2b4775c41f09">07517</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a20f0f66a7696080f1a1b2b4775c41f09">mio</a>                          : 1;
<a name="l07518"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a8a68bd07996bb9cf96d9e8fd59462ee3">07518</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a8a68bd07996bb9cf96d9e8fd59462ee3">bootdma</a>                      : 1;
<a name="l07519"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1c26f6a43ecca413b65fd712d74253cd">07519</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1c26f6a43ecca413b65fd712d74253cd">reserved_19_31</a>               : 13;
<a name="l07520"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abece0ae0e812f6bac8d525f6823703ca">07520</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#abece0ae0e812f6bac8d525f6823703ca">twsi</a>                         : 2;
<a name="l07521"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5d33b3044059605e5ba08eea260f9236">07521</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5d33b3044059605e5ba08eea260f9236">reserved_34_35</a>               : 2;
<a name="l07522"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af9aeb2ecbc7e1e16be207af09a369c42">07522</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af9aeb2ecbc7e1e16be207af09a369c42">uart</a>                         : 2;
<a name="l07523"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a355f174fc8a3ea533dbb8cde42a6706c">07523</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a355f174fc8a3ea533dbb8cde42a6706c">reserved_38_39</a>               : 2;
<a name="l07524"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af4e709ea31c3067c27be039400b72242">07524</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#af4e709ea31c3067c27be039400b72242">usb_uctl</a>                     : 1;
<a name="l07525"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a01023a0131dc1a0b38cc46855afe3aad">07525</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a01023a0131dc1a0b38cc46855afe3aad">reserved_41_43</a>               : 3;
<a name="l07526"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aae12b084a10fe9f16e4d3350996496bc">07526</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aae12b084a10fe9f16e4d3350996496bc">usb_hci</a>                      : 1;
<a name="l07527"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5ddebb2208be2b9bc5e8655d2ac598f9">07527</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a5ddebb2208be2b9bc5e8655d2ac598f9">reserved_45_47</a>               : 3;
<a name="l07528"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a53dcd686b36e4ebd2cfbd00df7a786bb">07528</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a53dcd686b36e4ebd2cfbd00df7a786bb">ptp</a>                          : 1;
<a name="l07529"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1ed59a7f04ed23b333f9bdf270b403d5">07529</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#a1ed59a7f04ed23b333f9bdf270b403d5">reserved_49_62</a>               : 14;
<a name="l07530"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aebdbc982df47f0794e95c381cbb6a1ef">07530</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html#aebdbc982df47f0794e95c381cbb6a1ef">rst</a>                          : 1;
<a name="l07531"></a>07531 <span class="preprocessor">#endif</span>
<a name="l07532"></a>07532 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#a354565d88acedc81cc8859483981f906">s</a>;
<a name="l07533"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#a4b5c4d74b7a0985924aed774c4291533">07533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html">cvmx_ciu2_raw_ppx_ip2_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#a4b5c4d74b7a0985924aed774c4291533">cn68xx</a>;
<a name="l07534"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#a58ba459ad1ffc2a620921300a8ac2603">07534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__mio_1_1cvmx__ciu2__raw__ppx__ip2__mio__s.html">cvmx_ciu2_raw_ppx_ip2_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html#a58ba459ad1ffc2a620921300a8ac2603">cn68xxp1</a>;
<a name="l07535"></a>07535 };
<a name="l07536"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a322f215674409dd8c283ce98296d6bfe">07536</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html" title="cvmx_ciu2_raw_pp::_ip2_mio">cvmx_ciu2_raw_ppx_ip2_mio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__mio.html" title="cvmx_ciu2_raw_pp::_ip2_mio">cvmx_ciu2_raw_ppx_ip2_mio_t</a>;
<a name="l07537"></a>07537 <span class="comment"></span>
<a name="l07538"></a>07538 <span class="comment">/**</span>
<a name="l07539"></a>07539 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_pkt</span>
<a name="l07540"></a>07540 <span class="comment"> */</span>
<a name="l07541"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html">07541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html" title="cvmx_ciu2_raw_pp::_ip2_pkt">cvmx_ciu2_raw_ppx_ip2_pkt</a> {
<a name="l07542"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#a0161b0efefb709d806fae1c1a2e05b26">07542</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#a0161b0efefb709d806fae1c1a2e05b26">u64</a>;
<a name="l07543"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html">07543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html">cvmx_ciu2_raw_ppx_ip2_pkt_s</a> {
<a name="l07544"></a>07544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07545"></a>07545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a30e7bb545fc735cde56ae0b81458428e">reserved_54_63</a>               : 10;
<a name="l07546"></a>07546     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a60ad15f341c3e200b75079b75cac0aae">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt pulse */</span>
<a name="l07547"></a>07547     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a79b8c5f0adb372977ec4672da4e471b4">reserved_49_51</a>               : 3;
<a name="l07548"></a>07548     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad596cd97cb8839588d1a99fb50a1f433">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l07549"></a>07549     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a26559a69fceebd0a4ab91845bba33769">reserved_41_47</a>               : 7;
<a name="l07550"></a>07550     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab58e0eb078d532a5aae1f202ecd3cd01">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l07551"></a>07551 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l07552"></a>07552     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab6e4642278f65c84c1f40752e2f47e59">reserved_33_39</a>               : 7;
<a name="l07553"></a>07553     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad03d555f30c1bff7b04342984220d1a8">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l07554"></a>07554 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l07555"></a>07555     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a465732592997ad01ac4f72b417d08de3">reserved_13_31</a>               : 19;
<a name="l07556"></a>07556     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a521a2c6a15e9e67b810a8e0194eaf9e6">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l07557"></a>07557 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l07558"></a>07558     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#acc13a33f1c75927df0d6d86040fbae94">reserved_5_7</a>                 : 3;
<a name="l07559"></a>07559     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a3ada88fe6a32566311d779fc168c4310">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l07560"></a>07560 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l07561"></a>07561 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l07562"></a>07562 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l07563"></a>07563 <span class="preprocessor">#else</span>
<a name="l07564"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a3ada88fe6a32566311d779fc168c4310">07564</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a3ada88fe6a32566311d779fc168c4310">agx</a>                          : 5;
<a name="l07565"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#acc13a33f1c75927df0d6d86040fbae94">07565</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#acc13a33f1c75927df0d6d86040fbae94">reserved_5_7</a>                 : 3;
<a name="l07566"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a521a2c6a15e9e67b810a8e0194eaf9e6">07566</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a521a2c6a15e9e67b810a8e0194eaf9e6">gmx_drp</a>                      : 5;
<a name="l07567"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a465732592997ad01ac4f72b417d08de3">07567</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a465732592997ad01ac4f72b417d08de3">reserved_13_31</a>               : 19;
<a name="l07568"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad03d555f30c1bff7b04342984220d1a8">07568</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad03d555f30c1bff7b04342984220d1a8">agl</a>                          : 1;
<a name="l07569"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab6e4642278f65c84c1f40752e2f47e59">07569</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab6e4642278f65c84c1f40752e2f47e59">reserved_33_39</a>               : 7;
<a name="l07570"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab58e0eb078d532a5aae1f202ecd3cd01">07570</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ab58e0eb078d532a5aae1f202ecd3cd01">mii</a>                          : 1;
<a name="l07571"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a26559a69fceebd0a4ab91845bba33769">07571</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a26559a69fceebd0a4ab91845bba33769">reserved_41_47</a>               : 7;
<a name="l07572"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad596cd97cb8839588d1a99fb50a1f433">07572</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#ad596cd97cb8839588d1a99fb50a1f433">ilk</a>                          : 1;
<a name="l07573"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a79b8c5f0adb372977ec4672da4e471b4">07573</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a79b8c5f0adb372977ec4672da4e471b4">reserved_49_51</a>               : 3;
<a name="l07574"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a60ad15f341c3e200b75079b75cac0aae">07574</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a60ad15f341c3e200b75079b75cac0aae">ilk_drp</a>                      : 2;
<a name="l07575"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a30e7bb545fc735cde56ae0b81458428e">07575</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html#a30e7bb545fc735cde56ae0b81458428e">reserved_54_63</a>               : 10;
<a name="l07576"></a>07576 <span class="preprocessor">#endif</span>
<a name="l07577"></a>07577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#aff3f152ef7a01e4f4e263cc6d8377e30">s</a>;
<a name="l07578"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#a29df55e8095f649c7c1f37fe4887a47f">07578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__s.html">cvmx_ciu2_raw_ppx_ip2_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#a29df55e8095f649c7c1f37fe4887a47f">cn68xx</a>;
<a name="l07579"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html">07579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip2_pkt_cn68xxp1</a> {
<a name="l07580"></a>07580 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07581"></a>07581 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a0e9b01ca5693bc2f97fc56ae33fd584d">reserved_49_63</a>               : 15;
<a name="l07582"></a>07582     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a746d7e8c9629fbc5fbbad01a5bfea65f">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l07583"></a>07583     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ad243410e84ab5e53b41d3bb500fb8488">reserved_41_47</a>               : 7;
<a name="l07584"></a>07584     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a8e24d71eba7008524081ca7700a9ed7e">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l07585"></a>07585 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l07586"></a>07586     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a40398e73dc89172c050034495dab2636">reserved_33_39</a>               : 7;
<a name="l07587"></a>07587     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ace841b269427f29df5ddaf91230e336e">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l07588"></a>07588 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l07589"></a>07589     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ae4b2ef2ac4f4df794372d8c6bc478cbf">reserved_13_31</a>               : 19;
<a name="l07590"></a>07590     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a59371fa10f99a91e0089c905c97178be">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l07591"></a>07591 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l07592"></a>07592     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a017e5f1199555d110c7c45000d2e9864">reserved_5_7</a>                 : 3;
<a name="l07593"></a>07593     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#aa528de50a9c42c80c73ab6496a2dad05">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l07594"></a>07594 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l07595"></a>07595 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l07596"></a>07596 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l07597"></a>07597 <span class="preprocessor">#else</span>
<a name="l07598"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#aa528de50a9c42c80c73ab6496a2dad05">07598</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#aa528de50a9c42c80c73ab6496a2dad05">agx</a>                          : 5;
<a name="l07599"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a017e5f1199555d110c7c45000d2e9864">07599</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a017e5f1199555d110c7c45000d2e9864">reserved_5_7</a>                 : 3;
<a name="l07600"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a59371fa10f99a91e0089c905c97178be">07600</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a59371fa10f99a91e0089c905c97178be">gmx_drp</a>                      : 5;
<a name="l07601"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ae4b2ef2ac4f4df794372d8c6bc478cbf">07601</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ae4b2ef2ac4f4df794372d8c6bc478cbf">reserved_13_31</a>               : 19;
<a name="l07602"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ace841b269427f29df5ddaf91230e336e">07602</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ace841b269427f29df5ddaf91230e336e">agl</a>                          : 1;
<a name="l07603"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a40398e73dc89172c050034495dab2636">07603</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a40398e73dc89172c050034495dab2636">reserved_33_39</a>               : 7;
<a name="l07604"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a8e24d71eba7008524081ca7700a9ed7e">07604</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a8e24d71eba7008524081ca7700a9ed7e">mii</a>                          : 1;
<a name="l07605"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ad243410e84ab5e53b41d3bb500fb8488">07605</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#ad243410e84ab5e53b41d3bb500fb8488">reserved_41_47</a>               : 7;
<a name="l07606"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a746d7e8c9629fbc5fbbad01a5bfea65f">07606</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a746d7e8c9629fbc5fbbad01a5bfea65f">ilk</a>                          : 1;
<a name="l07607"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a0e9b01ca5693bc2f97fc56ae33fd584d">07607</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__pkt_1_1cvmx__ciu2__raw__ppx__ip2__pkt__cn68xxp1.html#a0e9b01ca5693bc2f97fc56ae33fd584d">reserved_49_63</a>               : 15;
<a name="l07608"></a>07608 <span class="preprocessor">#endif</span>
<a name="l07609"></a>07609 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html#af9b330806d180125bb7d1a1d94230c72">cn68xxp1</a>;
<a name="l07610"></a>07610 };
<a name="l07611"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a98eb987ceb93dd5b2df3c9176f0a0c77">07611</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html" title="cvmx_ciu2_raw_pp::_ip2_pkt">cvmx_ciu2_raw_ppx_ip2_pkt</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__pkt.html" title="cvmx_ciu2_raw_pp::_ip2_pkt">cvmx_ciu2_raw_ppx_ip2_pkt_t</a>;
<a name="l07612"></a>07612 <span class="comment"></span>
<a name="l07613"></a>07613 <span class="comment">/**</span>
<a name="l07614"></a>07614 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_rml</span>
<a name="l07615"></a>07615 <span class="comment"> */</span>
<a name="l07616"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html">07616</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html" title="cvmx_ciu2_raw_pp::_ip2_rml">cvmx_ciu2_raw_ppx_ip2_rml</a> {
<a name="l07617"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#a1414efc9ea4fa49acac96d02e604b4a4">07617</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#a1414efc9ea4fa49acac96d02e604b4a4">u64</a>;
<a name="l07618"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html">07618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html">cvmx_ciu2_raw_ppx_ip2_rml_s</a> {
<a name="l07619"></a>07619 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07620"></a>07620 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af05b84f3e0a1d3c4e37445cd2fd68b55">reserved_56_63</a>               : 8;
<a name="l07621"></a>07621     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af1b2e9fa7974143c4b43b349bfced882">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l07622"></a>07622 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l07623"></a>07623     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a40047032f123e2c77f3fa9c09b735292">reserved_49_51</a>               : 3;
<a name="l07624"></a>07624     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aab7b2bc28eb03608fa8d816a8aff8895">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l07625"></a>07625 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l07626"></a>07626     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a94b1c117c827ae570a80ee6eccd447e4">reserved_41_47</a>               : 7;
<a name="l07627"></a>07627     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a824141fa830148fbef2d65bf8e15b6ad">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l07628"></a>07628 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l07629"></a>07629     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a57fbbe5770d5c6b44acff52fcf3e212e">reserved_37_39</a>               : 3;
<a name="l07630"></a>07630     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a02fb375a55d24923e9d86a1eab48277a">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l07631"></a>07631 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l07632"></a>07632     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ade32b4384751763dbb4b5499c7bdcdc2">reserved_34_35</a>               : 2;
<a name="l07633"></a>07633     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a51cfdf312d2da36344750a0103a0eb1b">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l07634"></a>07634 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l07635"></a>07635     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a4737e3f215cc2864fefad21ad580e33b">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l07636"></a>07636 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l07637"></a>07637     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#afbb1d9e06f0e851d9e3e265eb0b88273">reserved_31_31</a>               : 1;
<a name="l07638"></a>07638     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0346cc528a3d5e5df90a7d3701b481ea">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l07639"></a>07639 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l07640"></a>07640     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0273020ad98493c8769b41c7b48d894d">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l07641"></a>07641 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l07642"></a>07642     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa9bb992645edaa12e681c3d3e6948af0">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l07643"></a>07643 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l07644"></a>07644     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acd2df92d72007d9b6da71edea28967f3">reserved_25_27</a>               : 3;
<a name="l07645"></a>07645     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a38c6d7b04ff2f4858bd9d9ba87b2cd2f">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l07646"></a>07646 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l07647"></a>07647     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a7a33b5e7bea4567fed17899c71979452">reserved_17_23</a>               : 7;
<a name="l07648"></a>07648     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a8757e44656e083b42a566c8f18b16bfa">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l07649"></a>07649 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l07650"></a>07650     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aaefe15b1bdc6c8b595d7f5421a4d1b8d">reserved_8_15</a>                : 8;
<a name="l07651"></a>07651     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa5cebd336599a779c80a339e93512e75">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l07652"></a>07652 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l07653"></a>07653     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a383e9ade3623121cb84b9a246ff81e9c">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l07654"></a>07654 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l07655"></a>07655     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0ffd5769fb8ef0c83dd92fbba66be07b">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l07656"></a>07656 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l07657"></a>07657     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acf51ff5b3fd6bcf971208a0c53ff17fd">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l07658"></a>07658 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l07659"></a>07659     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aeec4ae2beebd84bfca40391f59f73f87">reserved_1_3</a>                 : 3;
<a name="l07660"></a>07660     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ab643e4f1bc1077547b83017a1419a8ee">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l07661"></a>07661 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l07662"></a>07662 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l07663"></a>07663 <span class="preprocessor">#else</span>
<a name="l07664"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ab643e4f1bc1077547b83017a1419a8ee">07664</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ab643e4f1bc1077547b83017a1419a8ee">iob</a>                          : 1;
<a name="l07665"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aeec4ae2beebd84bfca40391f59f73f87">07665</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aeec4ae2beebd84bfca40391f59f73f87">reserved_1_3</a>                 : 3;
<a name="l07666"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acf51ff5b3fd6bcf971208a0c53ff17fd">07666</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acf51ff5b3fd6bcf971208a0c53ff17fd">fpa</a>                          : 1;
<a name="l07667"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0ffd5769fb8ef0c83dd92fbba66be07b">07667</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0ffd5769fb8ef0c83dd92fbba66be07b">ipd</a>                          : 1;
<a name="l07668"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a383e9ade3623121cb84b9a246ff81e9c">07668</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a383e9ade3623121cb84b9a246ff81e9c">pip</a>                          : 1;
<a name="l07669"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa5cebd336599a779c80a339e93512e75">07669</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa5cebd336599a779c80a339e93512e75">pko</a>                          : 1;
<a name="l07670"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aaefe15b1bdc6c8b595d7f5421a4d1b8d">07670</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aaefe15b1bdc6c8b595d7f5421a4d1b8d">reserved_8_15</a>                : 8;
<a name="l07671"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a8757e44656e083b42a566c8f18b16bfa">07671</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a8757e44656e083b42a566c8f18b16bfa">sso</a>                          : 1;
<a name="l07672"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a7a33b5e7bea4567fed17899c71979452">07672</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a7a33b5e7bea4567fed17899c71979452">reserved_17_23</a>               : 7;
<a name="l07673"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a38c6d7b04ff2f4858bd9d9ba87b2cd2f">07673</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a38c6d7b04ff2f4858bd9d9ba87b2cd2f">zip</a>                          : 1;
<a name="l07674"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acd2df92d72007d9b6da71edea28967f3">07674</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#acd2df92d72007d9b6da71edea28967f3">reserved_25_27</a>               : 3;
<a name="l07675"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa9bb992645edaa12e681c3d3e6948af0">07675</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aa9bb992645edaa12e681c3d3e6948af0">tim</a>                          : 1;
<a name="l07676"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0273020ad98493c8769b41c7b48d894d">07676</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0273020ad98493c8769b41c7b48d894d">rad</a>                          : 1;
<a name="l07677"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0346cc528a3d5e5df90a7d3701b481ea">07677</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a0346cc528a3d5e5df90a7d3701b481ea">key</a>                          : 1;
<a name="l07678"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#afbb1d9e06f0e851d9e3e265eb0b88273">07678</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#afbb1d9e06f0e851d9e3e265eb0b88273">reserved_31_31</a>               : 1;
<a name="l07679"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a4737e3f215cc2864fefad21ad580e33b">07679</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a4737e3f215cc2864fefad21ad580e33b">sli</a>                          : 1;
<a name="l07680"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a51cfdf312d2da36344750a0103a0eb1b">07680</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a51cfdf312d2da36344750a0103a0eb1b">dpi</a>                          : 1;
<a name="l07681"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ade32b4384751763dbb4b5499c7bdcdc2">07681</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#ade32b4384751763dbb4b5499c7bdcdc2">reserved_34_35</a>               : 2;
<a name="l07682"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a02fb375a55d24923e9d86a1eab48277a">07682</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a02fb375a55d24923e9d86a1eab48277a">dpi_dma</a>                      : 1;
<a name="l07683"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a57fbbe5770d5c6b44acff52fcf3e212e">07683</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a57fbbe5770d5c6b44acff52fcf3e212e">reserved_37_39</a>               : 3;
<a name="l07684"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a824141fa830148fbef2d65bf8e15b6ad">07684</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a824141fa830148fbef2d65bf8e15b6ad">dfa</a>                          : 1;
<a name="l07685"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a94b1c117c827ae570a80ee6eccd447e4">07685</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a94b1c117c827ae570a80ee6eccd447e4">reserved_41_47</a>               : 7;
<a name="l07686"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aab7b2bc28eb03608fa8d816a8aff8895">07686</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#aab7b2bc28eb03608fa8d816a8aff8895">l2c</a>                          : 1;
<a name="l07687"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a40047032f123e2c77f3fa9c09b735292">07687</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#a40047032f123e2c77f3fa9c09b735292">reserved_49_51</a>               : 3;
<a name="l07688"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af1b2e9fa7974143c4b43b349bfced882">07688</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af1b2e9fa7974143c4b43b349bfced882">trace</a>                        : 4;
<a name="l07689"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af05b84f3e0a1d3c4e37445cd2fd68b55">07689</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html#af05b84f3e0a1d3c4e37445cd2fd68b55">reserved_56_63</a>               : 8;
<a name="l07690"></a>07690 <span class="preprocessor">#endif</span>
<a name="l07691"></a>07691 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#a2318fe3edeecdf709ad0f379e52a81cc">s</a>;
<a name="l07692"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#ae18b104c014f0baf48db728549006953">07692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__s.html">cvmx_ciu2_raw_ppx_ip2_rml_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#ae18b104c014f0baf48db728549006953">cn68xx</a>;
<a name="l07693"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html">07693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip2_rml_cn68xxp1</a> {
<a name="l07694"></a>07694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07695"></a>07695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a19f43402b58e41a90c757e9394d5e672">reserved_56_63</a>               : 8;
<a name="l07696"></a>07696     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa5b3c69ef83c2295302dbab7b64cac64">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l07697"></a>07697 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l07698"></a>07698     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a73109d76bbaca9a7afdbcc9fb85d7ae7">reserved_49_51</a>               : 3;
<a name="l07699"></a>07699     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a2a758696386d981a7ba0537caebe0e7f">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l07700"></a>07700 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l07701"></a>07701     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac17a3e0f2820c1ad569dc008fe388bc4">reserved_41_47</a>               : 7;
<a name="l07702"></a>07702     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a636349587b0af75651e6fae2334bc2f8">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l07703"></a>07703 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l07704"></a>07704     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ab6cefd9a506dd6122070e66f191a4027">reserved_34_39</a>               : 6;
<a name="l07705"></a>07705     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ae25d0ad29382bf9e0393fc4251a24c49">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l07706"></a>07706 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l07707"></a>07707     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a973f8e6d1f205c8cd8b23021953a0091">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l07708"></a>07708 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l07709"></a>07709     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a9baa3c3cfca0d7b98fda8f6b875f0c75">reserved_31_31</a>               : 1;
<a name="l07710"></a>07710     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa1a7aa490660539376d360f8b371e048">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l07711"></a>07711 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l07712"></a>07712     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6a87c836c4c6c0ebf7c07e7bdaeed5dd">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l07713"></a>07713 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l07714"></a>07714     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ad8ed451effbfe5b1d4f373ab65173131">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l07715"></a>07715 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l07716"></a>07716     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a70fe1877b1ab8be674a0de25c5f76144">reserved_25_27</a>               : 3;
<a name="l07717"></a>07717     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a59c3488a45ef8edd8e2194e03c9726f7">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l07718"></a>07718 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l07719"></a>07719     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8a70f156a459ef8b6efba9dd59c2742e">reserved_17_23</a>               : 7;
<a name="l07720"></a>07720     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac223a8ab30abc3fd46326d3b494b917e">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l07721"></a>07721 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l07722"></a>07722     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8ded711968da24b78d5ef62432e27332">reserved_8_15</a>                : 8;
<a name="l07723"></a>07723     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a48cf3745439b116a69a1e43246a1251b">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l07724"></a>07724 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l07725"></a>07725     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5fbcd23f06297e52387cb3fbfe66fa10">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l07726"></a>07726 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l07727"></a>07727     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6ebd20498d1e937ba4307a9d80bd7ec7">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l07728"></a>07728 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l07729"></a>07729     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5e2bb01f4bf6785105ab64122458b9da">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l07730"></a>07730 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l07731"></a>07731     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aab63afa30aba148b2828bd0ac1201515">reserved_1_3</a>                 : 3;
<a name="l07732"></a>07732     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a4a84eb27a785665144bfc60335028c9a">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l07733"></a>07733 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l07734"></a>07734 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l07735"></a>07735 <span class="preprocessor">#else</span>
<a name="l07736"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a4a84eb27a785665144bfc60335028c9a">07736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a4a84eb27a785665144bfc60335028c9a">iob</a>                          : 1;
<a name="l07737"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aab63afa30aba148b2828bd0ac1201515">07737</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aab63afa30aba148b2828bd0ac1201515">reserved_1_3</a>                 : 3;
<a name="l07738"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5e2bb01f4bf6785105ab64122458b9da">07738</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5e2bb01f4bf6785105ab64122458b9da">fpa</a>                          : 1;
<a name="l07739"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6ebd20498d1e937ba4307a9d80bd7ec7">07739</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6ebd20498d1e937ba4307a9d80bd7ec7">ipd</a>                          : 1;
<a name="l07740"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5fbcd23f06297e52387cb3fbfe66fa10">07740</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a5fbcd23f06297e52387cb3fbfe66fa10">pip</a>                          : 1;
<a name="l07741"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a48cf3745439b116a69a1e43246a1251b">07741</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a48cf3745439b116a69a1e43246a1251b">pko</a>                          : 1;
<a name="l07742"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8ded711968da24b78d5ef62432e27332">07742</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8ded711968da24b78d5ef62432e27332">reserved_8_15</a>                : 8;
<a name="l07743"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac223a8ab30abc3fd46326d3b494b917e">07743</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac223a8ab30abc3fd46326d3b494b917e">sso</a>                          : 1;
<a name="l07744"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8a70f156a459ef8b6efba9dd59c2742e">07744</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a8a70f156a459ef8b6efba9dd59c2742e">reserved_17_23</a>               : 7;
<a name="l07745"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a59c3488a45ef8edd8e2194e03c9726f7">07745</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a59c3488a45ef8edd8e2194e03c9726f7">zip</a>                          : 1;
<a name="l07746"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a70fe1877b1ab8be674a0de25c5f76144">07746</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a70fe1877b1ab8be674a0de25c5f76144">reserved_25_27</a>               : 3;
<a name="l07747"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ad8ed451effbfe5b1d4f373ab65173131">07747</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ad8ed451effbfe5b1d4f373ab65173131">tim</a>                          : 1;
<a name="l07748"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6a87c836c4c6c0ebf7c07e7bdaeed5dd">07748</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a6a87c836c4c6c0ebf7c07e7bdaeed5dd">rad</a>                          : 1;
<a name="l07749"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa1a7aa490660539376d360f8b371e048">07749</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa1a7aa490660539376d360f8b371e048">key</a>                          : 1;
<a name="l07750"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a9baa3c3cfca0d7b98fda8f6b875f0c75">07750</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a9baa3c3cfca0d7b98fda8f6b875f0c75">reserved_31_31</a>               : 1;
<a name="l07751"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a973f8e6d1f205c8cd8b23021953a0091">07751</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a973f8e6d1f205c8cd8b23021953a0091">sli</a>                          : 1;
<a name="l07752"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ae25d0ad29382bf9e0393fc4251a24c49">07752</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ae25d0ad29382bf9e0393fc4251a24c49">dpi</a>                          : 1;
<a name="l07753"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ab6cefd9a506dd6122070e66f191a4027">07753</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ab6cefd9a506dd6122070e66f191a4027">reserved_34_39</a>               : 6;
<a name="l07754"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a636349587b0af75651e6fae2334bc2f8">07754</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a636349587b0af75651e6fae2334bc2f8">dfa</a>                          : 1;
<a name="l07755"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac17a3e0f2820c1ad569dc008fe388bc4">07755</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#ac17a3e0f2820c1ad569dc008fe388bc4">reserved_41_47</a>               : 7;
<a name="l07756"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a2a758696386d981a7ba0537caebe0e7f">07756</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a2a758696386d981a7ba0537caebe0e7f">l2c</a>                          : 1;
<a name="l07757"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a73109d76bbaca9a7afdbcc9fb85d7ae7">07757</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a73109d76bbaca9a7afdbcc9fb85d7ae7">reserved_49_51</a>               : 3;
<a name="l07758"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa5b3c69ef83c2295302dbab7b64cac64">07758</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#aa5b3c69ef83c2295302dbab7b64cac64">trace</a>                        : 4;
<a name="l07759"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a19f43402b58e41a90c757e9394d5e672">07759</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__rml_1_1cvmx__ciu2__raw__ppx__ip2__rml__cn68xxp1.html#a19f43402b58e41a90c757e9394d5e672">reserved_56_63</a>               : 8;
<a name="l07760"></a>07760 <span class="preprocessor">#endif</span>
<a name="l07761"></a>07761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html#a21135f12958a762f8a8417dc93ada0f1">cn68xxp1</a>;
<a name="l07762"></a>07762 };
<a name="l07763"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a4d4aafd883a813593ef135b3e3628402">07763</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html" title="cvmx_ciu2_raw_pp::_ip2_rml">cvmx_ciu2_raw_ppx_ip2_rml</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__rml.html" title="cvmx_ciu2_raw_pp::_ip2_rml">cvmx_ciu2_raw_ppx_ip2_rml_t</a>;
<a name="l07764"></a>07764 <span class="comment"></span>
<a name="l07765"></a>07765 <span class="comment">/**</span>
<a name="l07766"></a>07766 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_wdog</span>
<a name="l07767"></a>07767 <span class="comment"> */</span>
<a name="l07768"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html">07768</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html" title="cvmx_ciu2_raw_pp::_ip2_wdog">cvmx_ciu2_raw_ppx_ip2_wdog</a> {
<a name="l07769"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#a5a27321e642656241793fc5e8dc7b054">07769</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#a5a27321e642656241793fc5e8dc7b054">u64</a>;
<a name="l07770"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html">07770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html">cvmx_ciu2_raw_ppx_ip2_wdog_s</a> {
<a name="l07771"></a>07771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07772"></a>07772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#a2a2d9adfcd53fb555f0a91431c26b1f0">reserved_32_63</a>               : 32;
<a name="l07773"></a>07773     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#aa3976dca96688a5c1d4acfa6eecbc357">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts</span>
<a name="l07774"></a>07774 <span class="comment">                                                         For WDOG, all 98 RAW readout will be same value */</span>
<a name="l07775"></a>07775 <span class="preprocessor">#else</span>
<a name="l07776"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#aa3976dca96688a5c1d4acfa6eecbc357">07776</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#aa3976dca96688a5c1d4acfa6eecbc357">wdog</a>                         : 32;
<a name="l07777"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#a2a2d9adfcd53fb555f0a91431c26b1f0">07777</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html#a2a2d9adfcd53fb555f0a91431c26b1f0">reserved_32_63</a>               : 32;
<a name="l07778"></a>07778 <span class="preprocessor">#endif</span>
<a name="l07779"></a>07779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#a2d68ce9fe70cebc84aa3a59749534f7d">s</a>;
<a name="l07780"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#ac5a94f3154fa1020666c7744c7fbb878">07780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html">cvmx_ciu2_raw_ppx_ip2_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#ac5a94f3154fa1020666c7744c7fbb878">cn68xx</a>;
<a name="l07781"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#a7dc7393cceaa5364f562fb18bb6a012d">07781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wdog_1_1cvmx__ciu2__raw__ppx__ip2__wdog__s.html">cvmx_ciu2_raw_ppx_ip2_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html#a7dc7393cceaa5364f562fb18bb6a012d">cn68xxp1</a>;
<a name="l07782"></a>07782 };
<a name="l07783"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9b41ea74e31c0ebbbda5c3ef69d9f7e4">07783</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html" title="cvmx_ciu2_raw_pp::_ip2_wdog">cvmx_ciu2_raw_ppx_ip2_wdog</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wdog.html" title="cvmx_ciu2_raw_pp::_ip2_wdog">cvmx_ciu2_raw_ppx_ip2_wdog_t</a>;
<a name="l07784"></a>07784 <span class="comment"></span>
<a name="l07785"></a>07785 <span class="comment">/**</span>
<a name="l07786"></a>07786 <span class="comment"> * cvmx_ciu2_raw_pp#_ip2_wrkq</span>
<a name="l07787"></a>07787 <span class="comment"> */</span>
<a name="l07788"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html">07788</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html" title="cvmx_ciu2_raw_pp::_ip2_wrkq">cvmx_ciu2_raw_ppx_ip2_wrkq</a> {
<a name="l07789"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#aa24ce3c82ab1d6d2bce325dd51e6c560">07789</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#aa24ce3c82ab1d6d2bce325dd51e6c560">u64</a>;
<a name="l07790"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html">07790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html">cvmx_ciu2_raw_ppx_ip2_wrkq_s</a> {
<a name="l07791"></a>07791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07792"></a>07792 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html#ac76d89555ba72b1c0e3b072ff4ca4283">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l07793"></a>07793 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l07794"></a>07794 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO.</span>
<a name="l07795"></a>07795 <span class="comment">                                                          For WRKQ, all 98 RAW readout will be same value */</span>
<a name="l07796"></a>07796 <span class="preprocessor">#else</span>
<a name="l07797"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html#ac76d89555ba72b1c0e3b072ff4ca4283">07797</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html#ac76d89555ba72b1c0e3b072ff4ca4283">workq</a>                        : 64;
<a name="l07798"></a>07798 <span class="preprocessor">#endif</span>
<a name="l07799"></a>07799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#ac70a32a2a75113e1ce0894cf3fca80c0">s</a>;
<a name="l07800"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#a506a77465e09866b412b0ac321657829">07800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html">cvmx_ciu2_raw_ppx_ip2_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#a506a77465e09866b412b0ac321657829">cn68xx</a>;
<a name="l07801"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#a14cdcb9d4de9fa939a8a5ff5650b094f">07801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip2__wrkq_1_1cvmx__ciu2__raw__ppx__ip2__wrkq__s.html">cvmx_ciu2_raw_ppx_ip2_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html#a14cdcb9d4de9fa939a8a5ff5650b094f">cn68xxp1</a>;
<a name="l07802"></a>07802 };
<a name="l07803"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6834b198a65bec2aeb156a21c929961a">07803</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html" title="cvmx_ciu2_raw_pp::_ip2_wrkq">cvmx_ciu2_raw_ppx_ip2_wrkq</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip2__wrkq.html" title="cvmx_ciu2_raw_pp::_ip2_wrkq">cvmx_ciu2_raw_ppx_ip2_wrkq_t</a>;
<a name="l07804"></a>07804 <span class="comment"></span>
<a name="l07805"></a>07805 <span class="comment">/**</span>
<a name="l07806"></a>07806 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_gpio</span>
<a name="l07807"></a>07807 <span class="comment"> */</span>
<a name="l07808"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html">07808</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html" title="cvmx_ciu2_raw_pp::_ip3_gpio">cvmx_ciu2_raw_ppx_ip3_gpio</a> {
<a name="l07809"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#a7347723a750a787250b12357f1b266d6">07809</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#a7347723a750a787250b12357f1b266d6">u64</a>;
<a name="l07810"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html">07810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html">cvmx_ciu2_raw_ppx_ip3_gpio_s</a> {
<a name="l07811"></a>07811 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07812"></a>07812 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ab64c5a24571444a5c1386006b4671008">reserved_16_63</a>               : 48;
<a name="l07813"></a>07813     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ae903f85e19c1919922a3fbf3efa3ea7b">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l07814"></a>07814 <span class="comment">                                                         For GPIO, all 98 RAW readout will be same value */</span>
<a name="l07815"></a>07815 <span class="preprocessor">#else</span>
<a name="l07816"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ae903f85e19c1919922a3fbf3efa3ea7b">07816</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ae903f85e19c1919922a3fbf3efa3ea7b">gpio</a>                         : 16;
<a name="l07817"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ab64c5a24571444a5c1386006b4671008">07817</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html#ab64c5a24571444a5c1386006b4671008">reserved_16_63</a>               : 48;
<a name="l07818"></a>07818 <span class="preprocessor">#endif</span>
<a name="l07819"></a>07819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#a9e2b3b4049127929d7ff43e085bc7148">s</a>;
<a name="l07820"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#ac70226e6c566789752b3407c16bc7017">07820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html">cvmx_ciu2_raw_ppx_ip3_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#ac70226e6c566789752b3407c16bc7017">cn68xx</a>;
<a name="l07821"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#a99b451c2a1a54d9318dd478a6e0474e0">07821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__gpio_1_1cvmx__ciu2__raw__ppx__ip3__gpio__s.html">cvmx_ciu2_raw_ppx_ip3_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html#a99b451c2a1a54d9318dd478a6e0474e0">cn68xxp1</a>;
<a name="l07822"></a>07822 };
<a name="l07823"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa44175cbc767123569a1f730aee7f0da">07823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html" title="cvmx_ciu2_raw_pp::_ip3_gpio">cvmx_ciu2_raw_ppx_ip3_gpio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__gpio.html" title="cvmx_ciu2_raw_pp::_ip3_gpio">cvmx_ciu2_raw_ppx_ip3_gpio_t</a>;
<a name="l07824"></a>07824 <span class="comment"></span>
<a name="l07825"></a>07825 <span class="comment">/**</span>
<a name="l07826"></a>07826 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_io</span>
<a name="l07827"></a>07827 <span class="comment"> */</span>
<a name="l07828"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html">07828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html" title="cvmx_ciu2_raw_pp::_ip3_io">cvmx_ciu2_raw_ppx_ip3_io</a> {
<a name="l07829"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#ab9c93cbf61bd504bac62bd33b2a4cc5b">07829</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#ab9c93cbf61bd504bac62bd33b2a4cc5b">u64</a>;
<a name="l07830"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html">07830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html">cvmx_ciu2_raw_ppx_ip3_io_s</a> {
<a name="l07831"></a>07831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07832"></a>07832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a89888d4b9ddfaf771ba746be94252733">reserved_34_63</a>               : 30;
<a name="l07833"></a>07833     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a53644bc022bc0d0bf6b4787b4ed7ba29">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt</span>
<a name="l07834"></a>07834 <span class="comment">                                                         See PEMx_INT_SUM (enabled by PEMx_INT_ENB) */</span>
<a name="l07835"></a>07835     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad31623c3baad6523fad41602fa0af415">reserved_18_31</a>               : 14;
<a name="l07836"></a>07836     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#afaea030c9ec358bd53e6ec09dd7d64ba">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA software enable</span>
<a name="l07837"></a>07837 <span class="comment">                                                         See CIU_PCI_INTA */</span>
<a name="l07838"></a>07838     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#af8aec463996bd383255f2796c89f3c8f">reserved_13_15</a>               : 3;
<a name="l07839"></a>07839     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#aaf5bb5329c2db4c60bf58ccaf0822da7">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit, copy of</span>
<a name="l07840"></a>07840 <span class="comment">                                                         CIU2_MSIRED_PPx_IPy.INT, all IO interrupts</span>
<a name="l07841"></a>07841 <span class="comment">                                                         CIU2_RAW_IOX_INT_IO[MSIRED] always zero.</span>
<a name="l07842"></a>07842 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l07843"></a>07843     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a0c468a23fd203768f420c6d89b6beddd">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l07844"></a>07844 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l07845"></a>07845     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a24ef6edf50873887298ebd8dfd1fa3a1">reserved_4_7</a>                 : 4;
<a name="l07846"></a>07846     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad1c366789153b10cdef2b71b07bba2fb">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l07847"></a>07847 <span class="comment">                                                         PCI_INTR[3] = INTD</span>
<a name="l07848"></a>07848 <span class="comment">                                                         PCI_INTR[2] = INTC</span>
<a name="l07849"></a>07849 <span class="comment">                                                         PCI_INTR[1] = INTB</span>
<a name="l07850"></a>07850 <span class="comment">                                                         PCI_INTR[0] = INTA</span>
<a name="l07851"></a>07851 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l07852"></a>07852 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l07853"></a>07853 <span class="comment">                                                         For IO, all 98 RAW readout will be different */</span>
<a name="l07854"></a>07854 <span class="preprocessor">#else</span>
<a name="l07855"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad1c366789153b10cdef2b71b07bba2fb">07855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad1c366789153b10cdef2b71b07bba2fb">pci_intr</a>                     : 4;
<a name="l07856"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a24ef6edf50873887298ebd8dfd1fa3a1">07856</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a24ef6edf50873887298ebd8dfd1fa3a1">reserved_4_7</a>                 : 4;
<a name="l07857"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a0c468a23fd203768f420c6d89b6beddd">07857</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a0c468a23fd203768f420c6d89b6beddd">pci_msi</a>                      : 4;
<a name="l07858"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#aaf5bb5329c2db4c60bf58ccaf0822da7">07858</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#aaf5bb5329c2db4c60bf58ccaf0822da7">msired</a>                       : 1;
<a name="l07859"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#af8aec463996bd383255f2796c89f3c8f">07859</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#af8aec463996bd383255f2796c89f3c8f">reserved_13_15</a>               : 3;
<a name="l07860"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#afaea030c9ec358bd53e6ec09dd7d64ba">07860</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#afaea030c9ec358bd53e6ec09dd7d64ba">pci_inta</a>                     : 2;
<a name="l07861"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad31623c3baad6523fad41602fa0af415">07861</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#ad31623c3baad6523fad41602fa0af415">reserved_18_31</a>               : 14;
<a name="l07862"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a53644bc022bc0d0bf6b4787b4ed7ba29">07862</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a53644bc022bc0d0bf6b4787b4ed7ba29">pem</a>                          : 2;
<a name="l07863"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a89888d4b9ddfaf771ba746be94252733">07863</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html#a89888d4b9ddfaf771ba746be94252733">reserved_34_63</a>               : 30;
<a name="l07864"></a>07864 <span class="preprocessor">#endif</span>
<a name="l07865"></a>07865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#a7e5149898190321b118af19104d6dbf4">s</a>;
<a name="l07866"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#abdfb69a34940fb39672868c333a72847">07866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html">cvmx_ciu2_raw_ppx_ip3_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#abdfb69a34940fb39672868c333a72847">cn68xx</a>;
<a name="l07867"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#ac3f9d548f79cdee46f73358f61ad3304">07867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__io_1_1cvmx__ciu2__raw__ppx__ip3__io__s.html">cvmx_ciu2_raw_ppx_ip3_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html#ac3f9d548f79cdee46f73358f61ad3304">cn68xxp1</a>;
<a name="l07868"></a>07868 };
<a name="l07869"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9afa680578432f2008661db22204e94e">07869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html" title="cvmx_ciu2_raw_pp::_ip3_io">cvmx_ciu2_raw_ppx_ip3_io</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__io.html" title="cvmx_ciu2_raw_pp::_ip3_io">cvmx_ciu2_raw_ppx_ip3_io_t</a>;
<a name="l07870"></a>07870 <span class="comment"></span>
<a name="l07871"></a>07871 <span class="comment">/**</span>
<a name="l07872"></a>07872 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_mem</span>
<a name="l07873"></a>07873 <span class="comment"> */</span>
<a name="l07874"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html">07874</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html" title="cvmx_ciu2_raw_pp::_ip3_mem">cvmx_ciu2_raw_ppx_ip3_mem</a> {
<a name="l07875"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#aa539a5f79620a455d55d49c27efd1327">07875</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#aa539a5f79620a455d55d49c27efd1327">u64</a>;
<a name="l07876"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html">07876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html">cvmx_ciu2_raw_ppx_ip3_mem_s</a> {
<a name="l07877"></a>07877 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07878"></a>07878 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a123b4718b65db4436dc91d4d4ddec8f7">reserved_4_63</a>                : 60;
<a name="l07879"></a>07879     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a3aae3f04b7caac93019b8102daea7760">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt</span>
<a name="l07880"></a>07880 <span class="comment">                                                         See LMC*_INT</span>
<a name="l07881"></a>07881 <span class="comment">                                                         For MEM, all 98 RAW readout will be same value */</span>
<a name="l07882"></a>07882 <span class="preprocessor">#else</span>
<a name="l07883"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a3aae3f04b7caac93019b8102daea7760">07883</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a3aae3f04b7caac93019b8102daea7760">lmc</a>                          : 4;
<a name="l07884"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a123b4718b65db4436dc91d4d4ddec8f7">07884</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html#a123b4718b65db4436dc91d4d4ddec8f7">reserved_4_63</a>                : 60;
<a name="l07885"></a>07885 <span class="preprocessor">#endif</span>
<a name="l07886"></a>07886 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#a18d5c3a5365c51faf6f29bdeadbf097c">s</a>;
<a name="l07887"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#a0e99b3a331ed9c3a65a0bf745d514f7e">07887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html">cvmx_ciu2_raw_ppx_ip3_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#a0e99b3a331ed9c3a65a0bf745d514f7e">cn68xx</a>;
<a name="l07888"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#a704afb5ef08eed46dcd223eb14059b08">07888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mem_1_1cvmx__ciu2__raw__ppx__ip3__mem__s.html">cvmx_ciu2_raw_ppx_ip3_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html#a704afb5ef08eed46dcd223eb14059b08">cn68xxp1</a>;
<a name="l07889"></a>07889 };
<a name="l07890"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a203c47272e1629f201790100495c2fa9">07890</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html" title="cvmx_ciu2_raw_pp::_ip3_mem">cvmx_ciu2_raw_ppx_ip3_mem</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mem.html" title="cvmx_ciu2_raw_pp::_ip3_mem">cvmx_ciu2_raw_ppx_ip3_mem_t</a>;
<a name="l07891"></a>07891 <span class="comment"></span>
<a name="l07892"></a>07892 <span class="comment">/**</span>
<a name="l07893"></a>07893 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_mio</span>
<a name="l07894"></a>07894 <span class="comment"> */</span>
<a name="l07895"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html">07895</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html" title="cvmx_ciu2_raw_pp::_ip3_mio">cvmx_ciu2_raw_ppx_ip3_mio</a> {
<a name="l07896"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#ab0c72d281057720e1114b68bbfeedd32">07896</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#ab0c72d281057720e1114b68bbfeedd32">u64</a>;
<a name="l07897"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html">07897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html">cvmx_ciu2_raw_ppx_ip3_mio_s</a> {
<a name="l07898"></a>07898 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07899"></a>07899 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aeb8f9cdd12e66b97095fae1dd6b9b194">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l07900"></a>07900 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l07901"></a>07901     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a6ce3d4583dff5d82e3efe22db9ca0985">reserved_49_62</a>               : 14;
<a name="l07902"></a>07902     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ac5bd2cd881ad23da4ae308c1755314ea">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l07903"></a>07903 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l07904"></a>07904     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7dd7eb357a9496fd07b32a73ca0d6db3">reserved_45_47</a>               : 3;
<a name="l07905"></a>07905     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a3c91ebaabeb0b229e220c93d8a9030e9">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l07906"></a>07906 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l07907"></a>07907     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a55c793b4ce0cf97154f4ed8e01c427e8">reserved_41_43</a>               : 3;
<a name="l07908"></a>07908     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa7a8e5171bf35085c86fb4dc4231e42f">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt</span>
<a name="l07909"></a>07909 <span class="comment">                                                         See UCTL*_INT_REG */</span>
<a name="l07910"></a>07910     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ad4fb6e11593ee8b497bfaa1790ed976d">reserved_38_39</a>               : 2;
<a name="l07911"></a>07911     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a5429ed8547bbf5392b92918dfcf42053">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l07912"></a>07912 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l07913"></a>07913     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#afa61fe5d06d5dc22eb69d68a1b95fde8">reserved_34_35</a>               : 2;
<a name="l07914"></a>07914     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a9c89cb7ee23f4d21a8df31d7c43e52a9">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt</span>
<a name="l07915"></a>07915 <span class="comment">                                                         See MIO_TWSx_INT */</span>
<a name="l07916"></a>07916     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a74f27ec01ffca4c6618278260ed77136">reserved_19_31</a>               : 13;
<a name="l07917"></a>07917     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ae746dc8eb6a4ce53eec4eb656736c014">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l07918"></a>07918 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l07919"></a>07919     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a08fdd8b773126665e2a12acc9f2d0d76">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l07920"></a>07920 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l07921"></a>07921     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7b3de7a2769e1515554e874449af6a29">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l07922"></a>07922 <span class="comment">                                                         See NDF_INT */</span>
<a name="l07923"></a>07923     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa03aee1af7858e7b524e4faa68354752">reserved_12_15</a>               : 4;
<a name="l07924"></a>07924     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a082a66b5af50e4008486a2147ca864ed">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts</span>
<a name="l07925"></a>07925 <span class="comment">                                                         Set any time the corresponding CIU timer expires */</span>
<a name="l07926"></a>07926     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aea224efeddaec47176e99f67fc18b3d4">reserved_3_7</a>                 : 5;
<a name="l07927"></a>07927     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a1ef81852b77553fda0636a4cbccce1fb">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l07928"></a>07928 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l07929"></a>07929     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#af58d2763a69a88359ba347a3b58f2208">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt</span>
<a name="l07930"></a>07930 <span class="comment">                                                         See SSO_IQ_INT */</span>
<a name="l07931"></a>07931     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a612171366b0966d9792015846b5cc776">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l07932"></a>07932 <span class="comment">                                                         See IPD_PORT_QOS_INT*</span>
<a name="l07933"></a>07933 <span class="comment">                                                         For MIO, all 98 RAW readout will be same value */</span>
<a name="l07934"></a>07934 <span class="preprocessor">#else</span>
<a name="l07935"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a612171366b0966d9792015846b5cc776">07935</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a612171366b0966d9792015846b5cc776">ipdppthr</a>                     : 1;
<a name="l07936"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#af58d2763a69a88359ba347a3b58f2208">07936</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#af58d2763a69a88359ba347a3b58f2208">ssoiq</a>                        : 1;
<a name="l07937"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a1ef81852b77553fda0636a4cbccce1fb">07937</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a1ef81852b77553fda0636a4cbccce1fb">ipd_drp</a>                      : 1;
<a name="l07938"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aea224efeddaec47176e99f67fc18b3d4">07938</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aea224efeddaec47176e99f67fc18b3d4">reserved_3_7</a>                 : 5;
<a name="l07939"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a082a66b5af50e4008486a2147ca864ed">07939</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a082a66b5af50e4008486a2147ca864ed">timer</a>                        : 4;
<a name="l07940"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa03aee1af7858e7b524e4faa68354752">07940</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa03aee1af7858e7b524e4faa68354752">reserved_12_15</a>               : 4;
<a name="l07941"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7b3de7a2769e1515554e874449af6a29">07941</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7b3de7a2769e1515554e874449af6a29">nand</a>                         : 1;
<a name="l07942"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a08fdd8b773126665e2a12acc9f2d0d76">07942</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a08fdd8b773126665e2a12acc9f2d0d76">mio</a>                          : 1;
<a name="l07943"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ae746dc8eb6a4ce53eec4eb656736c014">07943</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ae746dc8eb6a4ce53eec4eb656736c014">bootdma</a>                      : 1;
<a name="l07944"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a74f27ec01ffca4c6618278260ed77136">07944</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a74f27ec01ffca4c6618278260ed77136">reserved_19_31</a>               : 13;
<a name="l07945"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a9c89cb7ee23f4d21a8df31d7c43e52a9">07945</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a9c89cb7ee23f4d21a8df31d7c43e52a9">twsi</a>                         : 2;
<a name="l07946"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#afa61fe5d06d5dc22eb69d68a1b95fde8">07946</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#afa61fe5d06d5dc22eb69d68a1b95fde8">reserved_34_35</a>               : 2;
<a name="l07947"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a5429ed8547bbf5392b92918dfcf42053">07947</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a5429ed8547bbf5392b92918dfcf42053">uart</a>                         : 2;
<a name="l07948"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ad4fb6e11593ee8b497bfaa1790ed976d">07948</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ad4fb6e11593ee8b497bfaa1790ed976d">reserved_38_39</a>               : 2;
<a name="l07949"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa7a8e5171bf35085c86fb4dc4231e42f">07949</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aa7a8e5171bf35085c86fb4dc4231e42f">usb_uctl</a>                     : 1;
<a name="l07950"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a55c793b4ce0cf97154f4ed8e01c427e8">07950</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a55c793b4ce0cf97154f4ed8e01c427e8">reserved_41_43</a>               : 3;
<a name="l07951"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a3c91ebaabeb0b229e220c93d8a9030e9">07951</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a3c91ebaabeb0b229e220c93d8a9030e9">usb_hci</a>                      : 1;
<a name="l07952"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7dd7eb357a9496fd07b32a73ca0d6db3">07952</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a7dd7eb357a9496fd07b32a73ca0d6db3">reserved_45_47</a>               : 3;
<a name="l07953"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ac5bd2cd881ad23da4ae308c1755314ea">07953</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#ac5bd2cd881ad23da4ae308c1755314ea">ptp</a>                          : 1;
<a name="l07954"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a6ce3d4583dff5d82e3efe22db9ca0985">07954</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#a6ce3d4583dff5d82e3efe22db9ca0985">reserved_49_62</a>               : 14;
<a name="l07955"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aeb8f9cdd12e66b97095fae1dd6b9b194">07955</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html#aeb8f9cdd12e66b97095fae1dd6b9b194">rst</a>                          : 1;
<a name="l07956"></a>07956 <span class="preprocessor">#endif</span>
<a name="l07957"></a>07957 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#a38f09c34c72c01477dc651c8ad777b3e">s</a>;
<a name="l07958"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#a727fd15798cd1deac4d3ea41ce149ad9">07958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html">cvmx_ciu2_raw_ppx_ip3_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#a727fd15798cd1deac4d3ea41ce149ad9">cn68xx</a>;
<a name="l07959"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#a70bd25c3b1e7e3f5fc494d5057ccf3aa">07959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__mio_1_1cvmx__ciu2__raw__ppx__ip3__mio__s.html">cvmx_ciu2_raw_ppx_ip3_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html#a70bd25c3b1e7e3f5fc494d5057ccf3aa">cn68xxp1</a>;
<a name="l07960"></a>07960 };
<a name="l07961"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8f82def44cf8b0b0fe4bfaef05dbf0f7">07961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html" title="cvmx_ciu2_raw_pp::_ip3_mio">cvmx_ciu2_raw_ppx_ip3_mio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__mio.html" title="cvmx_ciu2_raw_pp::_ip3_mio">cvmx_ciu2_raw_ppx_ip3_mio_t</a>;
<a name="l07962"></a>07962 <span class="comment"></span>
<a name="l07963"></a>07963 <span class="comment">/**</span>
<a name="l07964"></a>07964 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_pkt</span>
<a name="l07965"></a>07965 <span class="comment"> */</span>
<a name="l07966"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html">07966</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html" title="cvmx_ciu2_raw_pp::_ip3_pkt">cvmx_ciu2_raw_ppx_ip3_pkt</a> {
<a name="l07967"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#abfd3a0c20cd60c4b59eb523299d672f0">07967</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#abfd3a0c20cd60c4b59eb523299d672f0">u64</a>;
<a name="l07968"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html">07968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html">cvmx_ciu2_raw_ppx_ip3_pkt_s</a> {
<a name="l07969"></a>07969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07970"></a>07970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5fded6ea1157c639f18a037a5cf769af">reserved_54_63</a>               : 10;
<a name="l07971"></a>07971     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a93dc4aa60cd74280e64d877c507ba668">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt pulse */</span>
<a name="l07972"></a>07972     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#aca5aaab204768174ea0c2c181399ad9f">reserved_49_51</a>               : 3;
<a name="l07973"></a>07973     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a4863d9cd4bf6c302d6d382970f50dc0b">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l07974"></a>07974     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a02ea78bc7154b8dddc36ebe37a1c689e">reserved_41_47</a>               : 7;
<a name="l07975"></a>07975     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab1eb32e0f7d38c00771122b8d9f29ebb">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l07976"></a>07976 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l07977"></a>07977     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a91b2b3700e1154f6d5418a668a2186c4">reserved_33_39</a>               : 7;
<a name="l07978"></a>07978     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a8b3edf4a563d2c65f6862ec285470bea">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l07979"></a>07979 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l07980"></a>07980     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5aa8245d028a3b5ead719c0bfb66bb60">reserved_13_31</a>               : 19;
<a name="l07981"></a>07981     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a87f4bdb526e674835b413b680fbf6f96">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l07982"></a>07982 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l07983"></a>07983     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab722621776d7dc81aee866c9cfcafadb">reserved_5_7</a>                 : 3;
<a name="l07984"></a>07984     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a9bcd61f5c750d63cf7076819644f67f7">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l07985"></a>07985 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l07986"></a>07986 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l07987"></a>07987 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l07988"></a>07988 <span class="preprocessor">#else</span>
<a name="l07989"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a9bcd61f5c750d63cf7076819644f67f7">07989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a9bcd61f5c750d63cf7076819644f67f7">agx</a>                          : 5;
<a name="l07990"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab722621776d7dc81aee866c9cfcafadb">07990</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab722621776d7dc81aee866c9cfcafadb">reserved_5_7</a>                 : 3;
<a name="l07991"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a87f4bdb526e674835b413b680fbf6f96">07991</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a87f4bdb526e674835b413b680fbf6f96">gmx_drp</a>                      : 5;
<a name="l07992"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5aa8245d028a3b5ead719c0bfb66bb60">07992</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5aa8245d028a3b5ead719c0bfb66bb60">reserved_13_31</a>               : 19;
<a name="l07993"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a8b3edf4a563d2c65f6862ec285470bea">07993</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a8b3edf4a563d2c65f6862ec285470bea">agl</a>                          : 1;
<a name="l07994"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a91b2b3700e1154f6d5418a668a2186c4">07994</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a91b2b3700e1154f6d5418a668a2186c4">reserved_33_39</a>               : 7;
<a name="l07995"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab1eb32e0f7d38c00771122b8d9f29ebb">07995</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#ab1eb32e0f7d38c00771122b8d9f29ebb">mii</a>                          : 1;
<a name="l07996"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a02ea78bc7154b8dddc36ebe37a1c689e">07996</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a02ea78bc7154b8dddc36ebe37a1c689e">reserved_41_47</a>               : 7;
<a name="l07997"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a4863d9cd4bf6c302d6d382970f50dc0b">07997</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a4863d9cd4bf6c302d6d382970f50dc0b">ilk</a>                          : 1;
<a name="l07998"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#aca5aaab204768174ea0c2c181399ad9f">07998</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#aca5aaab204768174ea0c2c181399ad9f">reserved_49_51</a>               : 3;
<a name="l07999"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a93dc4aa60cd74280e64d877c507ba668">07999</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a93dc4aa60cd74280e64d877c507ba668">ilk_drp</a>                      : 2;
<a name="l08000"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5fded6ea1157c639f18a037a5cf769af">08000</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html#a5fded6ea1157c639f18a037a5cf769af">reserved_54_63</a>               : 10;
<a name="l08001"></a>08001 <span class="preprocessor">#endif</span>
<a name="l08002"></a>08002 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#a861350eb38b3d2a26960c639d4dc53f9">s</a>;
<a name="l08003"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#aa6c73bb11a6f204606007be8a7ea91ec">08003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__s.html">cvmx_ciu2_raw_ppx_ip3_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#aa6c73bb11a6f204606007be8a7ea91ec">cn68xx</a>;
<a name="l08004"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html">08004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip3_pkt_cn68xxp1</a> {
<a name="l08005"></a>08005 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08006"></a>08006 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa8429ad0b7df5a1c320bdc5f0d215304">reserved_49_63</a>               : 15;
<a name="l08007"></a>08007     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a54d4e240584c5321aeb5e507ce98663f">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l08008"></a>08008     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ab799928bca2b87322c9deb049aa09af6">reserved_41_47</a>               : 7;
<a name="l08009"></a>08009     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ad9fbb4990b467f8ae5db9773d6100168">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l08010"></a>08010 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l08011"></a>08011     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a2270ea31de19b29126c2ce8e6238e992">reserved_33_39</a>               : 7;
<a name="l08012"></a>08012     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aaa81d8a85fffccff077628787b5c8063">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l08013"></a>08013 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l08014"></a>08014     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa0820bf6ec0eac12862c691d5de3900a">reserved_13_31</a>               : 19;
<a name="l08015"></a>08015     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a68f66457e04b2478095de39acb4ff2a2">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l08016"></a>08016 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l08017"></a>08017     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a20e23dbadaf6a26d2615c63731149b42">reserved_5_7</a>                 : 3;
<a name="l08018"></a>08018     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a6fffc4d54ecf597f19b21d33a4e79143">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l08019"></a>08019 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l08020"></a>08020 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l08021"></a>08021 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l08022"></a>08022 <span class="preprocessor">#else</span>
<a name="l08023"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a6fffc4d54ecf597f19b21d33a4e79143">08023</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a6fffc4d54ecf597f19b21d33a4e79143">agx</a>                          : 5;
<a name="l08024"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a20e23dbadaf6a26d2615c63731149b42">08024</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a20e23dbadaf6a26d2615c63731149b42">reserved_5_7</a>                 : 3;
<a name="l08025"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a68f66457e04b2478095de39acb4ff2a2">08025</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a68f66457e04b2478095de39acb4ff2a2">gmx_drp</a>                      : 5;
<a name="l08026"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa0820bf6ec0eac12862c691d5de3900a">08026</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa0820bf6ec0eac12862c691d5de3900a">reserved_13_31</a>               : 19;
<a name="l08027"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aaa81d8a85fffccff077628787b5c8063">08027</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aaa81d8a85fffccff077628787b5c8063">agl</a>                          : 1;
<a name="l08028"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a2270ea31de19b29126c2ce8e6238e992">08028</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a2270ea31de19b29126c2ce8e6238e992">reserved_33_39</a>               : 7;
<a name="l08029"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ad9fbb4990b467f8ae5db9773d6100168">08029</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ad9fbb4990b467f8ae5db9773d6100168">mii</a>                          : 1;
<a name="l08030"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ab799928bca2b87322c9deb049aa09af6">08030</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#ab799928bca2b87322c9deb049aa09af6">reserved_41_47</a>               : 7;
<a name="l08031"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a54d4e240584c5321aeb5e507ce98663f">08031</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#a54d4e240584c5321aeb5e507ce98663f">ilk</a>                          : 1;
<a name="l08032"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa8429ad0b7df5a1c320bdc5f0d215304">08032</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__pkt_1_1cvmx__ciu2__raw__ppx__ip3__pkt__cn68xxp1.html#aa8429ad0b7df5a1c320bdc5f0d215304">reserved_49_63</a>               : 15;
<a name="l08033"></a>08033 <span class="preprocessor">#endif</span>
<a name="l08034"></a>08034 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html#a3060db124bf7bb10d66bee097cdc2ce0">cn68xxp1</a>;
<a name="l08035"></a>08035 };
<a name="l08036"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a643094e565b3188efa1525aa8bbefe3f">08036</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html" title="cvmx_ciu2_raw_pp::_ip3_pkt">cvmx_ciu2_raw_ppx_ip3_pkt</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__pkt.html" title="cvmx_ciu2_raw_pp::_ip3_pkt">cvmx_ciu2_raw_ppx_ip3_pkt_t</a>;
<a name="l08037"></a>08037 <span class="comment"></span>
<a name="l08038"></a>08038 <span class="comment">/**</span>
<a name="l08039"></a>08039 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_rml</span>
<a name="l08040"></a>08040 <span class="comment"> */</span>
<a name="l08041"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html">08041</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html" title="cvmx_ciu2_raw_pp::_ip3_rml">cvmx_ciu2_raw_ppx_ip3_rml</a> {
<a name="l08042"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#a81f7cb45531ddc63a3c91cf7274d7c32">08042</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#a81f7cb45531ddc63a3c91cf7274d7c32">u64</a>;
<a name="l08043"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html">08043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html">cvmx_ciu2_raw_ppx_ip3_rml_s</a> {
<a name="l08044"></a>08044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08045"></a>08045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#acccf326fdcbcf5ee4626f27a6203a959">reserved_56_63</a>               : 8;
<a name="l08046"></a>08046     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a3cd12e89fb093426e69acaadb1cc6093">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l08047"></a>08047 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l08048"></a>08048     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a53ef0fbc4ca33b760f4ab4e7fc29d046">reserved_49_51</a>               : 3;
<a name="l08049"></a>08049     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a970cc6bca2307a28332b740836828565">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l08050"></a>08050 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l08051"></a>08051     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#af0b164964d4af85ca3f265709b702969">reserved_41_47</a>               : 7;
<a name="l08052"></a>08052     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2213dd274bc983a29e6930cfe88d7f4a">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l08053"></a>08053 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l08054"></a>08054     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a678ebab39084c5f440e50d94f8c1924e">reserved_37_39</a>               : 3;
<a name="l08055"></a>08055     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a36396dfbd01265236c3c2a38f0a44925">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l08056"></a>08056 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l08057"></a>08057     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a44a3427d25dd534c34bb7e34540da9f5">reserved_34_35</a>               : 2;
<a name="l08058"></a>08058     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4899913387d3d6ca45277499aa48b5e0">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l08059"></a>08059 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l08060"></a>08060     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a855e6854aef243c2514a98e980c5a70b">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l08061"></a>08061 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l08062"></a>08062     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4faf0b915945b66daf8d3e16f0f5a73a">reserved_31_31</a>               : 1;
<a name="l08063"></a>08063     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a132d564070968aa6b34f77c70529a2a6">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l08064"></a>08064 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l08065"></a>08065     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ae80efc095b971466b030839ffb7673be">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l08066"></a>08066 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l08067"></a>08067     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac1a3d4b7ef52c1fbc5e0ee4b59212018">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l08068"></a>08068 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l08069"></a>08069     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a63d27938d29d12f674bb456fb194bb4d">reserved_25_27</a>               : 3;
<a name="l08070"></a>08070     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2684e42d817796d6e2650c310cab17de">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l08071"></a>08071 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l08072"></a>08072     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa3266e5d1c84b8b460ac8a37e1b4bd7d">reserved_17_23</a>               : 7;
<a name="l08073"></a>08073     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac95bbfc70a6963f5e9054a2cff38b45b">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l08074"></a>08074 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l08075"></a>08075     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ab44e60a494f7fe2519e40ef45df5b6e3">reserved_8_15</a>                : 8;
<a name="l08076"></a>08076     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#adca3dfd5a4a44bed69f6475d6067c9bd">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l08077"></a>08077 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l08078"></a>08078     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a16a513907bce06db08380eb150fdd9e2">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l08079"></a>08079 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l08080"></a>08080     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#abdc21f043e3c74ff62a24cd705553173">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l08081"></a>08081 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l08082"></a>08082     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4c175d62e8225221563a982401690e9d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l08083"></a>08083 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l08084"></a>08084     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a79215d16b31ec90f900fb592b4d6bdf6">reserved_1_3</a>                 : 3;
<a name="l08085"></a>08085     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa27c4a4424f2d0db92d1ab3aa0624eb0">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l08086"></a>08086 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l08087"></a>08087 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l08088"></a>08088 <span class="preprocessor">#else</span>
<a name="l08089"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa27c4a4424f2d0db92d1ab3aa0624eb0">08089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa27c4a4424f2d0db92d1ab3aa0624eb0">iob</a>                          : 1;
<a name="l08090"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a79215d16b31ec90f900fb592b4d6bdf6">08090</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a79215d16b31ec90f900fb592b4d6bdf6">reserved_1_3</a>                 : 3;
<a name="l08091"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4c175d62e8225221563a982401690e9d">08091</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4c175d62e8225221563a982401690e9d">fpa</a>                          : 1;
<a name="l08092"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#abdc21f043e3c74ff62a24cd705553173">08092</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#abdc21f043e3c74ff62a24cd705553173">ipd</a>                          : 1;
<a name="l08093"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a16a513907bce06db08380eb150fdd9e2">08093</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a16a513907bce06db08380eb150fdd9e2">pip</a>                          : 1;
<a name="l08094"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#adca3dfd5a4a44bed69f6475d6067c9bd">08094</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#adca3dfd5a4a44bed69f6475d6067c9bd">pko</a>                          : 1;
<a name="l08095"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ab44e60a494f7fe2519e40ef45df5b6e3">08095</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ab44e60a494f7fe2519e40ef45df5b6e3">reserved_8_15</a>                : 8;
<a name="l08096"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac95bbfc70a6963f5e9054a2cff38b45b">08096</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac95bbfc70a6963f5e9054a2cff38b45b">sso</a>                          : 1;
<a name="l08097"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa3266e5d1c84b8b460ac8a37e1b4bd7d">08097</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#aa3266e5d1c84b8b460ac8a37e1b4bd7d">reserved_17_23</a>               : 7;
<a name="l08098"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2684e42d817796d6e2650c310cab17de">08098</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2684e42d817796d6e2650c310cab17de">zip</a>                          : 1;
<a name="l08099"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a63d27938d29d12f674bb456fb194bb4d">08099</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a63d27938d29d12f674bb456fb194bb4d">reserved_25_27</a>               : 3;
<a name="l08100"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac1a3d4b7ef52c1fbc5e0ee4b59212018">08100</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ac1a3d4b7ef52c1fbc5e0ee4b59212018">tim</a>                          : 1;
<a name="l08101"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ae80efc095b971466b030839ffb7673be">08101</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#ae80efc095b971466b030839ffb7673be">rad</a>                          : 1;
<a name="l08102"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a132d564070968aa6b34f77c70529a2a6">08102</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a132d564070968aa6b34f77c70529a2a6">key</a>                          : 1;
<a name="l08103"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4faf0b915945b66daf8d3e16f0f5a73a">08103</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4faf0b915945b66daf8d3e16f0f5a73a">reserved_31_31</a>               : 1;
<a name="l08104"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a855e6854aef243c2514a98e980c5a70b">08104</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a855e6854aef243c2514a98e980c5a70b">sli</a>                          : 1;
<a name="l08105"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4899913387d3d6ca45277499aa48b5e0">08105</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a4899913387d3d6ca45277499aa48b5e0">dpi</a>                          : 1;
<a name="l08106"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a44a3427d25dd534c34bb7e34540da9f5">08106</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a44a3427d25dd534c34bb7e34540da9f5">reserved_34_35</a>               : 2;
<a name="l08107"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a36396dfbd01265236c3c2a38f0a44925">08107</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a36396dfbd01265236c3c2a38f0a44925">dpi_dma</a>                      : 1;
<a name="l08108"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a678ebab39084c5f440e50d94f8c1924e">08108</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a678ebab39084c5f440e50d94f8c1924e">reserved_37_39</a>               : 3;
<a name="l08109"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2213dd274bc983a29e6930cfe88d7f4a">08109</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a2213dd274bc983a29e6930cfe88d7f4a">dfa</a>                          : 1;
<a name="l08110"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#af0b164964d4af85ca3f265709b702969">08110</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#af0b164964d4af85ca3f265709b702969">reserved_41_47</a>               : 7;
<a name="l08111"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a970cc6bca2307a28332b740836828565">08111</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a970cc6bca2307a28332b740836828565">l2c</a>                          : 1;
<a name="l08112"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a53ef0fbc4ca33b760f4ab4e7fc29d046">08112</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a53ef0fbc4ca33b760f4ab4e7fc29d046">reserved_49_51</a>               : 3;
<a name="l08113"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a3cd12e89fb093426e69acaadb1cc6093">08113</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#a3cd12e89fb093426e69acaadb1cc6093">trace</a>                        : 4;
<a name="l08114"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#acccf326fdcbcf5ee4626f27a6203a959">08114</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html#acccf326fdcbcf5ee4626f27a6203a959">reserved_56_63</a>               : 8;
<a name="l08115"></a>08115 <span class="preprocessor">#endif</span>
<a name="l08116"></a>08116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#a3f275caf7e07ae9200531b984bd6d282">s</a>;
<a name="l08117"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#a54d2d765afa168746beb8d29b9f5c8a8">08117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__s.html">cvmx_ciu2_raw_ppx_ip3_rml_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#a54d2d765afa168746beb8d29b9f5c8a8">cn68xx</a>;
<a name="l08118"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html">08118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip3_rml_cn68xxp1</a> {
<a name="l08119"></a>08119 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08120"></a>08120 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa12919ed17ed89917e4a643cc5e53179">reserved_56_63</a>               : 8;
<a name="l08121"></a>08121     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a98dfd0e70e17e8f99f0e861b01c2b51f">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l08122"></a>08122 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l08123"></a>08123     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#ae92769bc837c93824cb0740b4c4ea128">reserved_49_51</a>               : 3;
<a name="l08124"></a>08124     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a94b371ab59fc27aa88c15662824ade40">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l08125"></a>08125 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l08126"></a>08126     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a00d3ebbdd9025ab1b0b4eedc160fbdf7">reserved_41_47</a>               : 7;
<a name="l08127"></a>08127     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a14774c712da2cd96ea0f131e3364e56a">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l08128"></a>08128 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l08129"></a>08129     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf62846fc74973f84b8c942d0635f359">reserved_34_39</a>               : 6;
<a name="l08130"></a>08130     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a1b5b949cd08457ad00f2af51206a9b27">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l08131"></a>08131 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l08132"></a>08132     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a656ca44498c7a0d005bd67d764d35f05">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l08133"></a>08133 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l08134"></a>08134     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6d66826588ea2395645d1104bc580140">reserved_31_31</a>               : 1;
<a name="l08135"></a>08135     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a38ae10441c9c89696653b4d21116484a">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l08136"></a>08136 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l08137"></a>08137     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa54de28ab45bdd021896121b1de802c6">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l08138"></a>08138 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l08139"></a>08139     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a5a58cda31c6af00244b90ba027856f38">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l08140"></a>08140 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l08141"></a>08141     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a2ed04b1bde830cd97ad6a133a9e0d1cc">reserved_25_27</a>               : 3;
<a name="l08142"></a>08142     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a10784a28bf62120a77dc16e52779184d">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l08143"></a>08143 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l08144"></a>08144     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a144f016158bd3a1b4a4543f40202da6f">reserved_17_23</a>               : 7;
<a name="l08145"></a>08145     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6f421f6b94f85e0b66a14f26b0892935">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l08146"></a>08146 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l08147"></a>08147     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adff98a9d739a97eaded23bca016c7b02">reserved_8_15</a>                : 8;
<a name="l08148"></a>08148     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#acf02c3de57d096ac759f7b3d01efbbdb">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l08149"></a>08149 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l08150"></a>08150     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a391157a942d4572508979bb8dd1681fe">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l08151"></a>08151 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l08152"></a>08152     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aff62175f9d82df90e2ccbd65ba932d2e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l08153"></a>08153 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l08154"></a>08154     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a52be6b1fcc74a38822892863f959f749">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l08155"></a>08155 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l08156"></a>08156     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf457af60174e0b6734baa33dc7a4160">reserved_1_3</a>                 : 3;
<a name="l08157"></a>08157     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adb50a243e66897b54760a22f9cfabfc0">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l08158"></a>08158 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l08159"></a>08159 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l08160"></a>08160 <span class="preprocessor">#else</span>
<a name="l08161"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adb50a243e66897b54760a22f9cfabfc0">08161</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adb50a243e66897b54760a22f9cfabfc0">iob</a>                          : 1;
<a name="l08162"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf457af60174e0b6734baa33dc7a4160">08162</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf457af60174e0b6734baa33dc7a4160">reserved_1_3</a>                 : 3;
<a name="l08163"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a52be6b1fcc74a38822892863f959f749">08163</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a52be6b1fcc74a38822892863f959f749">fpa</a>                          : 1;
<a name="l08164"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aff62175f9d82df90e2ccbd65ba932d2e">08164</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aff62175f9d82df90e2ccbd65ba932d2e">ipd</a>                          : 1;
<a name="l08165"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a391157a942d4572508979bb8dd1681fe">08165</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a391157a942d4572508979bb8dd1681fe">pip</a>                          : 1;
<a name="l08166"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#acf02c3de57d096ac759f7b3d01efbbdb">08166</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#acf02c3de57d096ac759f7b3d01efbbdb">pko</a>                          : 1;
<a name="l08167"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adff98a9d739a97eaded23bca016c7b02">08167</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#adff98a9d739a97eaded23bca016c7b02">reserved_8_15</a>                : 8;
<a name="l08168"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6f421f6b94f85e0b66a14f26b0892935">08168</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6f421f6b94f85e0b66a14f26b0892935">sso</a>                          : 1;
<a name="l08169"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a144f016158bd3a1b4a4543f40202da6f">08169</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a144f016158bd3a1b4a4543f40202da6f">reserved_17_23</a>               : 7;
<a name="l08170"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a10784a28bf62120a77dc16e52779184d">08170</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a10784a28bf62120a77dc16e52779184d">zip</a>                          : 1;
<a name="l08171"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a2ed04b1bde830cd97ad6a133a9e0d1cc">08171</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a2ed04b1bde830cd97ad6a133a9e0d1cc">reserved_25_27</a>               : 3;
<a name="l08172"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a5a58cda31c6af00244b90ba027856f38">08172</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a5a58cda31c6af00244b90ba027856f38">tim</a>                          : 1;
<a name="l08173"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa54de28ab45bdd021896121b1de802c6">08173</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa54de28ab45bdd021896121b1de802c6">rad</a>                          : 1;
<a name="l08174"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a38ae10441c9c89696653b4d21116484a">08174</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a38ae10441c9c89696653b4d21116484a">key</a>                          : 1;
<a name="l08175"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6d66826588ea2395645d1104bc580140">08175</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a6d66826588ea2395645d1104bc580140">reserved_31_31</a>               : 1;
<a name="l08176"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a656ca44498c7a0d005bd67d764d35f05">08176</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a656ca44498c7a0d005bd67d764d35f05">sli</a>                          : 1;
<a name="l08177"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a1b5b949cd08457ad00f2af51206a9b27">08177</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a1b5b949cd08457ad00f2af51206a9b27">dpi</a>                          : 1;
<a name="l08178"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf62846fc74973f84b8c942d0635f359">08178</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#abf62846fc74973f84b8c942d0635f359">reserved_34_39</a>               : 6;
<a name="l08179"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a14774c712da2cd96ea0f131e3364e56a">08179</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a14774c712da2cd96ea0f131e3364e56a">dfa</a>                          : 1;
<a name="l08180"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a00d3ebbdd9025ab1b0b4eedc160fbdf7">08180</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a00d3ebbdd9025ab1b0b4eedc160fbdf7">reserved_41_47</a>               : 7;
<a name="l08181"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a94b371ab59fc27aa88c15662824ade40">08181</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a94b371ab59fc27aa88c15662824ade40">l2c</a>                          : 1;
<a name="l08182"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#ae92769bc837c93824cb0740b4c4ea128">08182</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#ae92769bc837c93824cb0740b4c4ea128">reserved_49_51</a>               : 3;
<a name="l08183"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a98dfd0e70e17e8f99f0e861b01c2b51f">08183</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#a98dfd0e70e17e8f99f0e861b01c2b51f">trace</a>                        : 4;
<a name="l08184"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa12919ed17ed89917e4a643cc5e53179">08184</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__rml_1_1cvmx__ciu2__raw__ppx__ip3__rml__cn68xxp1.html#aa12919ed17ed89917e4a643cc5e53179">reserved_56_63</a>               : 8;
<a name="l08185"></a>08185 <span class="preprocessor">#endif</span>
<a name="l08186"></a>08186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html#aed49b5d9574f81ffe0f9d3b1eba75320">cn68xxp1</a>;
<a name="l08187"></a>08187 };
<a name="l08188"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a77d28f17c4cd591c52acad261d33bcbc">08188</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html" title="cvmx_ciu2_raw_pp::_ip3_rml">cvmx_ciu2_raw_ppx_ip3_rml</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__rml.html" title="cvmx_ciu2_raw_pp::_ip3_rml">cvmx_ciu2_raw_ppx_ip3_rml_t</a>;
<a name="l08189"></a>08189 <span class="comment"></span>
<a name="l08190"></a>08190 <span class="comment">/**</span>
<a name="l08191"></a>08191 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_wdog</span>
<a name="l08192"></a>08192 <span class="comment"> */</span>
<a name="l08193"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html">08193</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html" title="cvmx_ciu2_raw_pp::_ip3_wdog">cvmx_ciu2_raw_ppx_ip3_wdog</a> {
<a name="l08194"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#a4b3b690ae611ade965e764737e804576">08194</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#a4b3b690ae611ade965e764737e804576">u64</a>;
<a name="l08195"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html">08195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html">cvmx_ciu2_raw_ppx_ip3_wdog_s</a> {
<a name="l08196"></a>08196 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08197"></a>08197 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a7f27eaa658c8eb47cfee4e7cb24335df">reserved_32_63</a>               : 32;
<a name="l08198"></a>08198     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a05eb44f6dae2e58040e4441addf21f65">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts</span>
<a name="l08199"></a>08199 <span class="comment">                                                         For WDOG, all 98 RAW readout will be same value */</span>
<a name="l08200"></a>08200 <span class="preprocessor">#else</span>
<a name="l08201"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a05eb44f6dae2e58040e4441addf21f65">08201</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a05eb44f6dae2e58040e4441addf21f65">wdog</a>                         : 32;
<a name="l08202"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a7f27eaa658c8eb47cfee4e7cb24335df">08202</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html#a7f27eaa658c8eb47cfee4e7cb24335df">reserved_32_63</a>               : 32;
<a name="l08203"></a>08203 <span class="preprocessor">#endif</span>
<a name="l08204"></a>08204 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#a86b84d46c138a721ab129a4df8123b51">s</a>;
<a name="l08205"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#a132c0708a419b85861915e4aa5d5a336">08205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html">cvmx_ciu2_raw_ppx_ip3_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#a132c0708a419b85861915e4aa5d5a336">cn68xx</a>;
<a name="l08206"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#aa87c59c8e6eec620ff2744d8cd704981">08206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wdog_1_1cvmx__ciu2__raw__ppx__ip3__wdog__s.html">cvmx_ciu2_raw_ppx_ip3_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html#aa87c59c8e6eec620ff2744d8cd704981">cn68xxp1</a>;
<a name="l08207"></a>08207 };
<a name="l08208"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3369792351c496c061e927b76d9b7632">08208</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html" title="cvmx_ciu2_raw_pp::_ip3_wdog">cvmx_ciu2_raw_ppx_ip3_wdog</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wdog.html" title="cvmx_ciu2_raw_pp::_ip3_wdog">cvmx_ciu2_raw_ppx_ip3_wdog_t</a>;
<a name="l08209"></a>08209 <span class="comment"></span>
<a name="l08210"></a>08210 <span class="comment">/**</span>
<a name="l08211"></a>08211 <span class="comment"> * cvmx_ciu2_raw_pp#_ip3_wrkq</span>
<a name="l08212"></a>08212 <span class="comment"> */</span>
<a name="l08213"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html">08213</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html" title="cvmx_ciu2_raw_pp::_ip3_wrkq">cvmx_ciu2_raw_ppx_ip3_wrkq</a> {
<a name="l08214"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#adca8ed5c874838e9dd205587091c7c06">08214</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#adca8ed5c874838e9dd205587091c7c06">u64</a>;
<a name="l08215"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html">08215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html">cvmx_ciu2_raw_ppx_ip3_wrkq_s</a> {
<a name="l08216"></a>08216 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08217"></a>08217 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html#a30a8b7cf34cdccd269bb2cd9c4c39ebd">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l08218"></a>08218 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l08219"></a>08219 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO.</span>
<a name="l08220"></a>08220 <span class="comment">                                                          For WRKQ, all 98 RAW readout will be same value */</span>
<a name="l08221"></a>08221 <span class="preprocessor">#else</span>
<a name="l08222"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html#a30a8b7cf34cdccd269bb2cd9c4c39ebd">08222</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html#a30a8b7cf34cdccd269bb2cd9c4c39ebd">workq</a>                        : 64;
<a name="l08223"></a>08223 <span class="preprocessor">#endif</span>
<a name="l08224"></a>08224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#a3346451be74bade5b87021499c017c0a">s</a>;
<a name="l08225"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#a1209806208fe4913ea219bc7f71768ac">08225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html">cvmx_ciu2_raw_ppx_ip3_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#a1209806208fe4913ea219bc7f71768ac">cn68xx</a>;
<a name="l08226"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#a3852d671ed04ca9e479f412bf8fd8f4c">08226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip3__wrkq_1_1cvmx__ciu2__raw__ppx__ip3__wrkq__s.html">cvmx_ciu2_raw_ppx_ip3_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html#a3852d671ed04ca9e479f412bf8fd8f4c">cn68xxp1</a>;
<a name="l08227"></a>08227 };
<a name="l08228"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab02b743dd0db3b1af3484f8935e38c6f">08228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html" title="cvmx_ciu2_raw_pp::_ip3_wrkq">cvmx_ciu2_raw_ppx_ip3_wrkq</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip3__wrkq.html" title="cvmx_ciu2_raw_pp::_ip3_wrkq">cvmx_ciu2_raw_ppx_ip3_wrkq_t</a>;
<a name="l08229"></a>08229 <span class="comment"></span>
<a name="l08230"></a>08230 <span class="comment">/**</span>
<a name="l08231"></a>08231 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_gpio</span>
<a name="l08232"></a>08232 <span class="comment"> */</span>
<a name="l08233"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html">08233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html" title="cvmx_ciu2_raw_pp::_ip4_gpio">cvmx_ciu2_raw_ppx_ip4_gpio</a> {
<a name="l08234"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#a19a828ab1d96e101b6141810dc79517f">08234</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#a19a828ab1d96e101b6141810dc79517f">u64</a>;
<a name="l08235"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html">08235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html">cvmx_ciu2_raw_ppx_ip4_gpio_s</a> {
<a name="l08236"></a>08236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08237"></a>08237 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#a8b8a156fcc184c70c034c6f7660cdab7">reserved_16_63</a>               : 48;
<a name="l08238"></a>08238     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#aee90fd63164254ee76b00b14edfc5fd4">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts</span>
<a name="l08239"></a>08239 <span class="comment">                                                         For GPIO, all 98 RAW readout will be same value */</span>
<a name="l08240"></a>08240 <span class="preprocessor">#else</span>
<a name="l08241"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#aee90fd63164254ee76b00b14edfc5fd4">08241</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#aee90fd63164254ee76b00b14edfc5fd4">gpio</a>                         : 16;
<a name="l08242"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#a8b8a156fcc184c70c034c6f7660cdab7">08242</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html#a8b8a156fcc184c70c034c6f7660cdab7">reserved_16_63</a>               : 48;
<a name="l08243"></a>08243 <span class="preprocessor">#endif</span>
<a name="l08244"></a>08244 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#ace058c08d2464f6966ca0a841989ef1a">s</a>;
<a name="l08245"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#aecd4ffe0b0340009820a98126ceacead">08245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html">cvmx_ciu2_raw_ppx_ip4_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#aecd4ffe0b0340009820a98126ceacead">cn68xx</a>;
<a name="l08246"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#a625b4faaa491411af71ad6a88cd75062">08246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__gpio_1_1cvmx__ciu2__raw__ppx__ip4__gpio__s.html">cvmx_ciu2_raw_ppx_ip4_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html#a625b4faaa491411af71ad6a88cd75062">cn68xxp1</a>;
<a name="l08247"></a>08247 };
<a name="l08248"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adabb0501cc305dcfc2aff24b86eb3597">08248</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html" title="cvmx_ciu2_raw_pp::_ip4_gpio">cvmx_ciu2_raw_ppx_ip4_gpio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__gpio.html" title="cvmx_ciu2_raw_pp::_ip4_gpio">cvmx_ciu2_raw_ppx_ip4_gpio_t</a>;
<a name="l08249"></a>08249 <span class="comment"></span>
<a name="l08250"></a>08250 <span class="comment">/**</span>
<a name="l08251"></a>08251 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_io</span>
<a name="l08252"></a>08252 <span class="comment"> */</span>
<a name="l08253"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html">08253</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html" title="cvmx_ciu2_raw_pp::_ip4_io">cvmx_ciu2_raw_ppx_ip4_io</a> {
<a name="l08254"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a2e878faa8a93b924fd814f9740cbd159">08254</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a2e878faa8a93b924fd814f9740cbd159">u64</a>;
<a name="l08255"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html">08255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html">cvmx_ciu2_raw_ppx_ip4_io_s</a> {
<a name="l08256"></a>08256 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08257"></a>08257 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#af906db37d533c9759239b23acf4bcd1e">reserved_34_63</a>               : 30;
<a name="l08258"></a>08258     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#abf7e6be621872063b0fcf3bca63e19c5">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt</span>
<a name="l08259"></a>08259 <span class="comment">                                                         See PEMx_INT_SUM (enabled by PEMx_INT_ENB) */</span>
<a name="l08260"></a>08260     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a012ce3fa31789c338d064afa9e670ddd">reserved_18_31</a>               : 14;
<a name="l08261"></a>08261     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a0eb22011c2a2d922b0d16f6f4dbe1c9a">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA software enable</span>
<a name="l08262"></a>08262 <span class="comment">                                                         See CIU_PCI_INTA */</span>
<a name="l08263"></a>08263     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#ac8a7ae1c66fd3aa32bec400903feba06">reserved_13_15</a>               : 3;
<a name="l08264"></a>08264     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#aad47bae08505f50acab2cfea8abdeed0">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit, copy of</span>
<a name="l08265"></a>08265 <span class="comment">                                                         CIU2_MSIRED_PPx_IPy.INT, all IO interrupts</span>
<a name="l08266"></a>08266 <span class="comment">                                                         CIU2_RAW_IOX_INT_IO[MSIRED] always zero.</span>
<a name="l08267"></a>08267 <span class="comment">                                                         This bit may not be functional in pass 1. */</span>
<a name="l08268"></a>08268     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#acce0805bc123c8d84949c53f5569dbf6">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI</span>
<a name="l08269"></a>08269 <span class="comment">                                                         See SLI_MSI_RCVn for bit &lt;40+n&gt; */</span>
<a name="l08270"></a>08270     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#afdb815cb09b486db188d2c0b69a7824d">reserved_4_7</a>                 : 4;
<a name="l08271"></a>08271     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a27c892dd2d4c7ae1fd020fa38f157be7">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D</span>
<a name="l08272"></a>08272 <span class="comment">                                                         PCI_INTR[3] = INTD</span>
<a name="l08273"></a>08273 <span class="comment">                                                         PCI_INTR[2] = INTC</span>
<a name="l08274"></a>08274 <span class="comment">                                                         PCI_INTR[1] = INTB</span>
<a name="l08275"></a>08275 <span class="comment">                                                         PCI_INTR[0] = INTA</span>
<a name="l08276"></a>08276 <span class="comment">                                                         Refer to &quot;Receiving Emulated INTA/INTB/</span>
<a name="l08277"></a>08277 <span class="comment">                                                         INTC/INTD&quot; in the SLI chapter of the spec</span>
<a name="l08278"></a>08278 <span class="comment">                                                         For IO, all 98 RAW readout will be different */</span>
<a name="l08279"></a>08279 <span class="preprocessor">#else</span>
<a name="l08280"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a27c892dd2d4c7ae1fd020fa38f157be7">08280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a27c892dd2d4c7ae1fd020fa38f157be7">pci_intr</a>                     : 4;
<a name="l08281"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#afdb815cb09b486db188d2c0b69a7824d">08281</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#afdb815cb09b486db188d2c0b69a7824d">reserved_4_7</a>                 : 4;
<a name="l08282"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#acce0805bc123c8d84949c53f5569dbf6">08282</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#acce0805bc123c8d84949c53f5569dbf6">pci_msi</a>                      : 4;
<a name="l08283"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#aad47bae08505f50acab2cfea8abdeed0">08283</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#aad47bae08505f50acab2cfea8abdeed0">msired</a>                       : 1;
<a name="l08284"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#ac8a7ae1c66fd3aa32bec400903feba06">08284</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#ac8a7ae1c66fd3aa32bec400903feba06">reserved_13_15</a>               : 3;
<a name="l08285"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a0eb22011c2a2d922b0d16f6f4dbe1c9a">08285</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a0eb22011c2a2d922b0d16f6f4dbe1c9a">pci_inta</a>                     : 2;
<a name="l08286"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a012ce3fa31789c338d064afa9e670ddd">08286</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#a012ce3fa31789c338d064afa9e670ddd">reserved_18_31</a>               : 14;
<a name="l08287"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#abf7e6be621872063b0fcf3bca63e19c5">08287</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#abf7e6be621872063b0fcf3bca63e19c5">pem</a>                          : 2;
<a name="l08288"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#af906db37d533c9759239b23acf4bcd1e">08288</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html#af906db37d533c9759239b23acf4bcd1e">reserved_34_63</a>               : 30;
<a name="l08289"></a>08289 <span class="preprocessor">#endif</span>
<a name="l08290"></a>08290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#ad65ce335a5d76a477829e182a74dd127">s</a>;
<a name="l08291"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a8c6334438c57f0207600b7c63922d6b0">08291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html">cvmx_ciu2_raw_ppx_ip4_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a8c6334438c57f0207600b7c63922d6b0">cn68xx</a>;
<a name="l08292"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a1fa60636dec5ee00460cddffee1c335d">08292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__io_1_1cvmx__ciu2__raw__ppx__ip4__io__s.html">cvmx_ciu2_raw_ppx_ip4_io_s</a>     <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html#a1fa60636dec5ee00460cddffee1c335d">cn68xxp1</a>;
<a name="l08293"></a>08293 };
<a name="l08294"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a64334c3b07c21925115f926c45c7709c">08294</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html" title="cvmx_ciu2_raw_pp::_ip4_io">cvmx_ciu2_raw_ppx_ip4_io</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__io.html" title="cvmx_ciu2_raw_pp::_ip4_io">cvmx_ciu2_raw_ppx_ip4_io_t</a>;
<a name="l08295"></a>08295 <span class="comment"></span>
<a name="l08296"></a>08296 <span class="comment">/**</span>
<a name="l08297"></a>08297 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_mem</span>
<a name="l08298"></a>08298 <span class="comment"> */</span>
<a name="l08299"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html">08299</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html" title="cvmx_ciu2_raw_pp::_ip4_mem">cvmx_ciu2_raw_ppx_ip4_mem</a> {
<a name="l08300"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#ac0e9cad90b3d60c5ce2be787da372d66">08300</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#ac0e9cad90b3d60c5ce2be787da372d66">u64</a>;
<a name="l08301"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html">08301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html">cvmx_ciu2_raw_ppx_ip4_mem_s</a> {
<a name="l08302"></a>08302 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08303"></a>08303 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a16fcfb2bbd65ae13172f8cca0773d453">reserved_4_63</a>                : 60;
<a name="l08304"></a>08304     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a5b653ee33a46d4279f1e53045758004d">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt</span>
<a name="l08305"></a>08305 <span class="comment">                                                         See LMC*_INT</span>
<a name="l08306"></a>08306 <span class="comment">                                                         For MEM, all 98 RAW readout will be same value */</span>
<a name="l08307"></a>08307 <span class="preprocessor">#else</span>
<a name="l08308"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a5b653ee33a46d4279f1e53045758004d">08308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a5b653ee33a46d4279f1e53045758004d">lmc</a>                          : 4;
<a name="l08309"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a16fcfb2bbd65ae13172f8cca0773d453">08309</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html#a16fcfb2bbd65ae13172f8cca0773d453">reserved_4_63</a>                : 60;
<a name="l08310"></a>08310 <span class="preprocessor">#endif</span>
<a name="l08311"></a>08311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#a3feeddf862d932b95b9deb3c5d3c6ed4">s</a>;
<a name="l08312"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#abfebb22f83b31e80e56be1bfac82bb80">08312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html">cvmx_ciu2_raw_ppx_ip4_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#abfebb22f83b31e80e56be1bfac82bb80">cn68xx</a>;
<a name="l08313"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#ada2414e48474260b61591678229ba286">08313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mem_1_1cvmx__ciu2__raw__ppx__ip4__mem__s.html">cvmx_ciu2_raw_ppx_ip4_mem_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html#ada2414e48474260b61591678229ba286">cn68xxp1</a>;
<a name="l08314"></a>08314 };
<a name="l08315"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac398b4c7a69ed90a2cdd9b8203889f0e">08315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html" title="cvmx_ciu2_raw_pp::_ip4_mem">cvmx_ciu2_raw_ppx_ip4_mem</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mem.html" title="cvmx_ciu2_raw_pp::_ip4_mem">cvmx_ciu2_raw_ppx_ip4_mem_t</a>;
<a name="l08316"></a>08316 <span class="comment"></span>
<a name="l08317"></a>08317 <span class="comment">/**</span>
<a name="l08318"></a>08318 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_mio</span>
<a name="l08319"></a>08319 <span class="comment"> */</span>
<a name="l08320"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html">08320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html" title="cvmx_ciu2_raw_pp::_ip4_mio">cvmx_ciu2_raw_ppx_ip4_mio</a> {
<a name="l08321"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#a68ccde4dc9141e756c2640894daa6261">08321</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#a68ccde4dc9141e756c2640894daa6261">u64</a>;
<a name="l08322"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html">08322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html">cvmx_ciu2_raw_ppx_ip4_mio_s</a> {
<a name="l08323"></a>08323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08324"></a>08324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a757e8980496879b615beeef6206319ce">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt</span>
<a name="l08325"></a>08325 <span class="comment">                                                         See MIO_RST_INT */</span>
<a name="l08326"></a>08326     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a72b1ebd9ad433ff6f072aead0a397d77">reserved_49_62</a>               : 14;
<a name="l08327"></a>08327     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acc3ac921e7bc88c9fbe122de79f9b62d">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt</span>
<a name="l08328"></a>08328 <span class="comment">                                                         Set when HW decrements MIO_PTP_EVT_CNT to zero */</span>
<a name="l08329"></a>08329     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a08915ffcaba2a80101a850ed0ec0b09c">reserved_45_47</a>               : 3;
<a name="l08330"></a>08330     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5f5baf07089ede27031f79d6f0e15628">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB EHCI or OHCI Interrupt</span>
<a name="l08331"></a>08331 <span class="comment">                                                         See UAHC0_EHCI_USBSTS UAHC0_OHCI0_HCINTERRUPTSTATUS */</span>
<a name="l08332"></a>08332     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab1a0246dbdd7b5bbc0e459fc0be5d029">reserved_41_43</a>               : 3;
<a name="l08333"></a>08333     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ada5dad8d5b24442e923a5d02fee6cd26">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt</span>
<a name="l08334"></a>08334 <span class="comment">                                                         See UCTL*_INT_REG */</span>
<a name="l08335"></a>08335     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a4c78d77688da5c8d08c810e40f5e266d">reserved_38_39</a>               : 2;
<a name="l08336"></a>08336     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af208d40b2f92e9898b2312429fb46080">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts</span>
<a name="l08337"></a>08337 <span class="comment">                                                         See MIO_UARTn_IIR[IID] for bit &lt;34+n&gt; */</span>
<a name="l08338"></a>08338     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a80afc80f18f9431fd0e9c45aa4b926e5">reserved_34_35</a>               : 2;
<a name="l08339"></a>08339     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab676676d69de49402d98472342218e28">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt</span>
<a name="l08340"></a>08340 <span class="comment">                                                         See MIO_TWSx_INT */</span>
<a name="l08341"></a>08341     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acb05c90a5d07a4b925dec9e2a72dbf52">reserved_19_31</a>               : 13;
<a name="l08342"></a>08342     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a19906fe0ca635f257a010a99ca601085">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt</span>
<a name="l08343"></a>08343 <span class="comment">                                                         See MIO_BOOT_DMA_INT*, MIO_NDF_DMA_INT */</span>
<a name="l08344"></a>08344     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ad3b6af87d7f3362f11f95bc1582b5767">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt</span>
<a name="l08345"></a>08345 <span class="comment">                                                         See MIO_BOOT_ERR */</span>
<a name="l08346"></a>08346     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a1df1b92ac01d6209784e4b57ff850e65">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt</span>
<a name="l08347"></a>08347 <span class="comment">                                                         See NDF_INT */</span>
<a name="l08348"></a>08348     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a202f5183992d03ea97ba3c066c770b9e">reserved_12_15</a>               : 4;
<a name="l08349"></a>08349     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5420e882ea25e8cd1777d29faaac540b">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts</span>
<a name="l08350"></a>08350 <span class="comment">                                                         Set any time the corresponding CIU timer expires */</span>
<a name="l08351"></a>08351     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5e35e948544d80e2f953e05664f37cfe">reserved_3_7</a>                 : 5;
<a name="l08352"></a>08352     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af25fa629b3872b86f5da984af5474a28">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt</span>
<a name="l08353"></a>08353 <span class="comment">                                                         Set any time PIP/IPD drops a packet */</span>
<a name="l08354"></a>08354     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a564300eefc0fe612fee54970c1a417a4">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt</span>
<a name="l08355"></a>08355 <span class="comment">                                                         See SSO_IQ_INT */</span>
<a name="l08356"></a>08356     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a52f8cdfc136bf1299a25cbff717067da">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port counter threshold interrupt</span>
<a name="l08357"></a>08357 <span class="comment">                                                         See IPD_PORT_QOS_INT*</span>
<a name="l08358"></a>08358 <span class="comment">                                                         For MIO, all 98 RAW readout will be same value */</span>
<a name="l08359"></a>08359 <span class="preprocessor">#else</span>
<a name="l08360"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a52f8cdfc136bf1299a25cbff717067da">08360</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a52f8cdfc136bf1299a25cbff717067da">ipdppthr</a>                     : 1;
<a name="l08361"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a564300eefc0fe612fee54970c1a417a4">08361</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a564300eefc0fe612fee54970c1a417a4">ssoiq</a>                        : 1;
<a name="l08362"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af25fa629b3872b86f5da984af5474a28">08362</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af25fa629b3872b86f5da984af5474a28">ipd_drp</a>                      : 1;
<a name="l08363"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5e35e948544d80e2f953e05664f37cfe">08363</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5e35e948544d80e2f953e05664f37cfe">reserved_3_7</a>                 : 5;
<a name="l08364"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5420e882ea25e8cd1777d29faaac540b">08364</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5420e882ea25e8cd1777d29faaac540b">timer</a>                        : 4;
<a name="l08365"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a202f5183992d03ea97ba3c066c770b9e">08365</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a202f5183992d03ea97ba3c066c770b9e">reserved_12_15</a>               : 4;
<a name="l08366"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a1df1b92ac01d6209784e4b57ff850e65">08366</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a1df1b92ac01d6209784e4b57ff850e65">nand</a>                         : 1;
<a name="l08367"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ad3b6af87d7f3362f11f95bc1582b5767">08367</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ad3b6af87d7f3362f11f95bc1582b5767">mio</a>                          : 1;
<a name="l08368"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a19906fe0ca635f257a010a99ca601085">08368</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a19906fe0ca635f257a010a99ca601085">bootdma</a>                      : 1;
<a name="l08369"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acb05c90a5d07a4b925dec9e2a72dbf52">08369</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acb05c90a5d07a4b925dec9e2a72dbf52">reserved_19_31</a>               : 13;
<a name="l08370"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab676676d69de49402d98472342218e28">08370</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab676676d69de49402d98472342218e28">twsi</a>                         : 2;
<a name="l08371"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a80afc80f18f9431fd0e9c45aa4b926e5">08371</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a80afc80f18f9431fd0e9c45aa4b926e5">reserved_34_35</a>               : 2;
<a name="l08372"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af208d40b2f92e9898b2312429fb46080">08372</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#af208d40b2f92e9898b2312429fb46080">uart</a>                         : 2;
<a name="l08373"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a4c78d77688da5c8d08c810e40f5e266d">08373</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a4c78d77688da5c8d08c810e40f5e266d">reserved_38_39</a>               : 2;
<a name="l08374"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ada5dad8d5b24442e923a5d02fee6cd26">08374</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ada5dad8d5b24442e923a5d02fee6cd26">usb_uctl</a>                     : 1;
<a name="l08375"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab1a0246dbdd7b5bbc0e459fc0be5d029">08375</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#ab1a0246dbdd7b5bbc0e459fc0be5d029">reserved_41_43</a>               : 3;
<a name="l08376"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5f5baf07089ede27031f79d6f0e15628">08376</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a5f5baf07089ede27031f79d6f0e15628">usb_hci</a>                      : 1;
<a name="l08377"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a08915ffcaba2a80101a850ed0ec0b09c">08377</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a08915ffcaba2a80101a850ed0ec0b09c">reserved_45_47</a>               : 3;
<a name="l08378"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acc3ac921e7bc88c9fbe122de79f9b62d">08378</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#acc3ac921e7bc88c9fbe122de79f9b62d">ptp</a>                          : 1;
<a name="l08379"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a72b1ebd9ad433ff6f072aead0a397d77">08379</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a72b1ebd9ad433ff6f072aead0a397d77">reserved_49_62</a>               : 14;
<a name="l08380"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a757e8980496879b615beeef6206319ce">08380</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html#a757e8980496879b615beeef6206319ce">rst</a>                          : 1;
<a name="l08381"></a>08381 <span class="preprocessor">#endif</span>
<a name="l08382"></a>08382 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#a4e58b4e914660b358e89b9646421e3d6">s</a>;
<a name="l08383"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#aa228708755a48cf72c24aeb0b8ec1b1d">08383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html">cvmx_ciu2_raw_ppx_ip4_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#aa228708755a48cf72c24aeb0b8ec1b1d">cn68xx</a>;
<a name="l08384"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#a95d3dfab502312e2de0118a6753f55e0">08384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__mio_1_1cvmx__ciu2__raw__ppx__ip4__mio__s.html">cvmx_ciu2_raw_ppx_ip4_mio_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html#a95d3dfab502312e2de0118a6753f55e0">cn68xxp1</a>;
<a name="l08385"></a>08385 };
<a name="l08386"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a7563929db58f82d202a6f2d00c0af535">08386</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html" title="cvmx_ciu2_raw_pp::_ip4_mio">cvmx_ciu2_raw_ppx_ip4_mio</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__mio.html" title="cvmx_ciu2_raw_pp::_ip4_mio">cvmx_ciu2_raw_ppx_ip4_mio_t</a>;
<a name="l08387"></a>08387 <span class="comment"></span>
<a name="l08388"></a>08388 <span class="comment">/**</span>
<a name="l08389"></a>08389 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_pkt</span>
<a name="l08390"></a>08390 <span class="comment"> */</span>
<a name="l08391"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html">08391</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html" title="cvmx_ciu2_raw_pp::_ip4_pkt">cvmx_ciu2_raw_ppx_ip4_pkt</a> {
<a name="l08392"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#a17439bf34f324c8d4ec90cb4438070b3">08392</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#a17439bf34f324c8d4ec90cb4438070b3">u64</a>;
<a name="l08393"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html">08393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html">cvmx_ciu2_raw_ppx_ip4_pkt_s</a> {
<a name="l08394"></a>08394 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08395"></a>08395 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a3e3e1b23ccf803003b27d60b2487c57e">reserved_54_63</a>               : 10;
<a name="l08396"></a>08396     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#afd9961353ea317e8b799f30161098fd4">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupt pulse */</span>
<a name="l08397"></a>08397     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a9670833bbb4418aa6d6dcc19134e06ff">reserved_49_51</a>               : 3;
<a name="l08398"></a>08398     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a761428d668acba365000cd72ff8f0436">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l08399"></a>08399     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#af3611a3b04b560039df10ca39de37f81">reserved_41_47</a>               : 7;
<a name="l08400"></a>08400     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a419bb59d3957b81696413eb0ac99373d">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l08401"></a>08401 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l08402"></a>08402     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a1fa24592862cd1075373f491a6c8d140">reserved_33_39</a>               : 7;
<a name="l08403"></a>08403     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#aa6ed642cfba4b87dba807a171b736acc">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l08404"></a>08404 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l08405"></a>08405     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#ae2fb1cf819f72aac95a6ca768b9c87c5">reserved_13_31</a>               : 19;
<a name="l08406"></a>08406     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a0bce94545cfe20551efd0a5d21c16d26">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l08407"></a>08407 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l08408"></a>08408     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a4faf250b77e2ad1278270f62eeee68a7">reserved_5_7</a>                 : 3;
<a name="l08409"></a>08409     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a6012dcdf7f254c9b4dbee6c0944cbe85">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l08410"></a>08410 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l08411"></a>08411 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l08412"></a>08412 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l08413"></a>08413 <span class="preprocessor">#else</span>
<a name="l08414"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a6012dcdf7f254c9b4dbee6c0944cbe85">08414</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a6012dcdf7f254c9b4dbee6c0944cbe85">agx</a>                          : 5;
<a name="l08415"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a4faf250b77e2ad1278270f62eeee68a7">08415</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a4faf250b77e2ad1278270f62eeee68a7">reserved_5_7</a>                 : 3;
<a name="l08416"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a0bce94545cfe20551efd0a5d21c16d26">08416</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a0bce94545cfe20551efd0a5d21c16d26">gmx_drp</a>                      : 5;
<a name="l08417"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#ae2fb1cf819f72aac95a6ca768b9c87c5">08417</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#ae2fb1cf819f72aac95a6ca768b9c87c5">reserved_13_31</a>               : 19;
<a name="l08418"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#aa6ed642cfba4b87dba807a171b736acc">08418</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#aa6ed642cfba4b87dba807a171b736acc">agl</a>                          : 1;
<a name="l08419"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a1fa24592862cd1075373f491a6c8d140">08419</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a1fa24592862cd1075373f491a6c8d140">reserved_33_39</a>               : 7;
<a name="l08420"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a419bb59d3957b81696413eb0ac99373d">08420</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a419bb59d3957b81696413eb0ac99373d">mii</a>                          : 1;
<a name="l08421"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#af3611a3b04b560039df10ca39de37f81">08421</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#af3611a3b04b560039df10ca39de37f81">reserved_41_47</a>               : 7;
<a name="l08422"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a761428d668acba365000cd72ff8f0436">08422</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a761428d668acba365000cd72ff8f0436">ilk</a>                          : 1;
<a name="l08423"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a9670833bbb4418aa6d6dcc19134e06ff">08423</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a9670833bbb4418aa6d6dcc19134e06ff">reserved_49_51</a>               : 3;
<a name="l08424"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#afd9961353ea317e8b799f30161098fd4">08424</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#afd9961353ea317e8b799f30161098fd4">ilk_drp</a>                      : 2;
<a name="l08425"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a3e3e1b23ccf803003b27d60b2487c57e">08425</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html#a3e3e1b23ccf803003b27d60b2487c57e">reserved_54_63</a>               : 10;
<a name="l08426"></a>08426 <span class="preprocessor">#endif</span>
<a name="l08427"></a>08427 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#a1563e6c1260af79fb5ee497e3e8a34be">s</a>;
<a name="l08428"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#af119232d6d8745cb71f26cec37a7ad58">08428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__s.html">cvmx_ciu2_raw_ppx_ip4_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#af119232d6d8745cb71f26cec37a7ad58">cn68xx</a>;
<a name="l08429"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html">08429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip4_pkt_cn68xxp1</a> {
<a name="l08430"></a>08430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08431"></a>08431 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aca410dfeaa48a2f2d7cb1030a72643b6">reserved_49_63</a>               : 15;
<a name="l08432"></a>08432     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a5295dc7dddad776eaf6537b817e937d5">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts */</span>
<a name="l08433"></a>08433     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0785a2406d618785a2993664b894490d">reserved_41_47</a>               : 7;
<a name="l08434"></a>08434     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#afe7213082a765e90469c87a3b42dab9a">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts</span>
<a name="l08435"></a>08435 <span class="comment">                                                         See MIX*_ISR */</span>
<a name="l08436"></a>08436     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0700e37b1a0f1c8c6ae2f862d08b585a">reserved_33_39</a>               : 7;
<a name="l08437"></a>08437     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a7e837fa51aa6d1e0fbfdeac228264a72">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt</span>
<a name="l08438"></a>08438 <span class="comment">                                                         See AGL_GMX_RX*_INT_REG, AGL_GMX_TX_INT_REG */</span>
<a name="l08439"></a>08439     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a654231d68cbd35912203f41bcdde8614">reserved_13_31</a>               : 19;
<a name="l08440"></a>08440     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#ab8db953978468698fa81c9ea679c7d82">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX 0-4 packet drop interrupt pulse</span>
<a name="l08441"></a>08441 <span class="comment">                                                         Set any time corresponding GMX drops a packet */</span>
<a name="l08442"></a>08442     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aab0eb3e6032042cdd164477b73a32723">reserved_5_7</a>                 : 3;
<a name="l08443"></a>08443     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a8a543dd588dc26b0e94bbbfcdf1efce5">agx</a>                          : 5;  <span class="comment">/**&lt; GMX 0-4 interrupt</span>
<a name="l08444"></a>08444 <span class="comment">                                                         See GMX*_RX*_INT_REG, GMX*_TX_INT_REG,</span>
<a name="l08445"></a>08445 <span class="comment">                                                         PCS0_INT*_REG, PCSX*_INT_REG</span>
<a name="l08446"></a>08446 <span class="comment">                                                         For PKT, all 98 RAW readout will be same value */</span>
<a name="l08447"></a>08447 <span class="preprocessor">#else</span>
<a name="l08448"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a8a543dd588dc26b0e94bbbfcdf1efce5">08448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a8a543dd588dc26b0e94bbbfcdf1efce5">agx</a>                          : 5;
<a name="l08449"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aab0eb3e6032042cdd164477b73a32723">08449</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aab0eb3e6032042cdd164477b73a32723">reserved_5_7</a>                 : 3;
<a name="l08450"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#ab8db953978468698fa81c9ea679c7d82">08450</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#ab8db953978468698fa81c9ea679c7d82">gmx_drp</a>                      : 5;
<a name="l08451"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a654231d68cbd35912203f41bcdde8614">08451</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a654231d68cbd35912203f41bcdde8614">reserved_13_31</a>               : 19;
<a name="l08452"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a7e837fa51aa6d1e0fbfdeac228264a72">08452</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a7e837fa51aa6d1e0fbfdeac228264a72">agl</a>                          : 1;
<a name="l08453"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0700e37b1a0f1c8c6ae2f862d08b585a">08453</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0700e37b1a0f1c8c6ae2f862d08b585a">reserved_33_39</a>               : 7;
<a name="l08454"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#afe7213082a765e90469c87a3b42dab9a">08454</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#afe7213082a765e90469c87a3b42dab9a">mii</a>                          : 1;
<a name="l08455"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0785a2406d618785a2993664b894490d">08455</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a0785a2406d618785a2993664b894490d">reserved_41_47</a>               : 7;
<a name="l08456"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a5295dc7dddad776eaf6537b817e937d5">08456</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#a5295dc7dddad776eaf6537b817e937d5">ilk</a>                          : 1;
<a name="l08457"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aca410dfeaa48a2f2d7cb1030a72643b6">08457</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__pkt_1_1cvmx__ciu2__raw__ppx__ip4__pkt__cn68xxp1.html#aca410dfeaa48a2f2d7cb1030a72643b6">reserved_49_63</a>               : 15;
<a name="l08458"></a>08458 <span class="preprocessor">#endif</span>
<a name="l08459"></a>08459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html#a3a39d9cfc5eb0863a7cb4887715cdeb3">cn68xxp1</a>;
<a name="l08460"></a>08460 };
<a name="l08461"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a27d6bdfd1e122c428f4160484951be02">08461</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html" title="cvmx_ciu2_raw_pp::_ip4_pkt">cvmx_ciu2_raw_ppx_ip4_pkt</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__pkt.html" title="cvmx_ciu2_raw_pp::_ip4_pkt">cvmx_ciu2_raw_ppx_ip4_pkt_t</a>;
<a name="l08462"></a>08462 <span class="comment"></span>
<a name="l08463"></a>08463 <span class="comment">/**</span>
<a name="l08464"></a>08464 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_rml</span>
<a name="l08465"></a>08465 <span class="comment"> */</span>
<a name="l08466"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html">08466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html" title="cvmx_ciu2_raw_pp::_ip4_rml">cvmx_ciu2_raw_ppx_ip4_rml</a> {
<a name="l08467"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#a06eaa1640056d4786c4d62a2a27b30dd">08467</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#a06eaa1640056d4786c4d62a2a27b30dd">u64</a>;
<a name="l08468"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html">08468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html">cvmx_ciu2_raw_ppx_ip4_rml_s</a> {
<a name="l08469"></a>08469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08470"></a>08470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#af2119e8fada3e1445f139dbc3d900d15">reserved_56_63</a>               : 8;
<a name="l08471"></a>08471     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ae4b19f6026de491123dbcc86a3f8e6c8">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l08472"></a>08472 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l08473"></a>08473     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a74914f7efc2c183df339bd306845e735">reserved_49_51</a>               : 3;
<a name="l08474"></a>08474     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a025be525148de821287953f3c2d4e61f">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l08475"></a>08475 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l08476"></a>08476     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a5a11ae0f81fceb2283331b8249c4d652">reserved_41_47</a>               : 7;
<a name="l08477"></a>08477     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#aca2668a0cefaa1a427e5a6760cdc622e">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l08478"></a>08478 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l08479"></a>08479     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a310bed80e2efe25bef66b1c715e041e5">reserved_37_39</a>               : 3;
<a name="l08480"></a>08480     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a2b77e8b6763cfcbb7668fe7753987e82">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l08481"></a>08481 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l08482"></a>08482     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a253955af5e7db5539317ebadd020d564">reserved_34_35</a>               : 2;
<a name="l08483"></a>08483     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a65a298fba7482ea4d5d16b172a5b1d35">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l08484"></a>08484 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l08485"></a>08485     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a208bc38ceb0718b03938fa2f511bd11e">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l08486"></a>08486 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l08487"></a>08487     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac8c4b6a508beacda6bc08c4081dd7787">reserved_31_31</a>               : 1;
<a name="l08488"></a>08488     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a08ca27e54bebe3d5c1e7768455ed4bf0">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l08489"></a>08489 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l08490"></a>08490     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a915e19e2e45a0d91d7539cdeb8dfff70">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l08491"></a>08491 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l08492"></a>08492     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a351c6853f9e13d887ca80b62d3cc84c6">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l08493"></a>08493 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l08494"></a>08494     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a602c09475411688a6f0a33843da8ffff">reserved_25_27</a>               : 3;
<a name="l08495"></a>08495     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac515f3899c8336e66ab835025867d8d8">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l08496"></a>08496 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l08497"></a>08497     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a479499f175fe8d2680c9f960654bf054">reserved_17_23</a>               : 7;
<a name="l08498"></a>08498     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a1619b8520d3c46fd4f5d8a0d2996008b">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l08499"></a>08499 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l08500"></a>08500     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a29b2a085e13a9203bc8446abd9b72f16">reserved_8_15</a>                : 8;
<a name="l08501"></a>08501     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a92426de8291a83176102431094adbd81">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l08502"></a>08502 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l08503"></a>08503     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a3825d6f10f9804aa3cf6f4fc53e2d90d">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l08504"></a>08504 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l08505"></a>08505     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a926524af7e3db9253416ce6047625dea">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l08506"></a>08506 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l08507"></a>08507     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a441d2591a8a08975deccf99b515aa01f">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l08508"></a>08508 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l08509"></a>08509     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a90b95a35583e4049f510d1ff461a53bc">reserved_1_3</a>                 : 3;
<a name="l08510"></a>08510     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a28dccda9b03d26ec42e0ddc9d880de4e">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l08511"></a>08511 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l08512"></a>08512 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l08513"></a>08513 <span class="preprocessor">#else</span>
<a name="l08514"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a28dccda9b03d26ec42e0ddc9d880de4e">08514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a28dccda9b03d26ec42e0ddc9d880de4e">iob</a>                          : 1;
<a name="l08515"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a90b95a35583e4049f510d1ff461a53bc">08515</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a90b95a35583e4049f510d1ff461a53bc">reserved_1_3</a>                 : 3;
<a name="l08516"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a441d2591a8a08975deccf99b515aa01f">08516</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a441d2591a8a08975deccf99b515aa01f">fpa</a>                          : 1;
<a name="l08517"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a926524af7e3db9253416ce6047625dea">08517</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a926524af7e3db9253416ce6047625dea">ipd</a>                          : 1;
<a name="l08518"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a3825d6f10f9804aa3cf6f4fc53e2d90d">08518</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a3825d6f10f9804aa3cf6f4fc53e2d90d">pip</a>                          : 1;
<a name="l08519"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a92426de8291a83176102431094adbd81">08519</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a92426de8291a83176102431094adbd81">pko</a>                          : 1;
<a name="l08520"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a29b2a085e13a9203bc8446abd9b72f16">08520</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a29b2a085e13a9203bc8446abd9b72f16">reserved_8_15</a>                : 8;
<a name="l08521"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a1619b8520d3c46fd4f5d8a0d2996008b">08521</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a1619b8520d3c46fd4f5d8a0d2996008b">sso</a>                          : 1;
<a name="l08522"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a479499f175fe8d2680c9f960654bf054">08522</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a479499f175fe8d2680c9f960654bf054">reserved_17_23</a>               : 7;
<a name="l08523"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac515f3899c8336e66ab835025867d8d8">08523</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac515f3899c8336e66ab835025867d8d8">zip</a>                          : 1;
<a name="l08524"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a602c09475411688a6f0a33843da8ffff">08524</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a602c09475411688a6f0a33843da8ffff">reserved_25_27</a>               : 3;
<a name="l08525"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a351c6853f9e13d887ca80b62d3cc84c6">08525</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a351c6853f9e13d887ca80b62d3cc84c6">tim</a>                          : 1;
<a name="l08526"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a915e19e2e45a0d91d7539cdeb8dfff70">08526</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a915e19e2e45a0d91d7539cdeb8dfff70">rad</a>                          : 1;
<a name="l08527"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a08ca27e54bebe3d5c1e7768455ed4bf0">08527</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a08ca27e54bebe3d5c1e7768455ed4bf0">key</a>                          : 1;
<a name="l08528"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac8c4b6a508beacda6bc08c4081dd7787">08528</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ac8c4b6a508beacda6bc08c4081dd7787">reserved_31_31</a>               : 1;
<a name="l08529"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a208bc38ceb0718b03938fa2f511bd11e">08529</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a208bc38ceb0718b03938fa2f511bd11e">sli</a>                          : 1;
<a name="l08530"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a65a298fba7482ea4d5d16b172a5b1d35">08530</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a65a298fba7482ea4d5d16b172a5b1d35">dpi</a>                          : 1;
<a name="l08531"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a253955af5e7db5539317ebadd020d564">08531</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a253955af5e7db5539317ebadd020d564">reserved_34_35</a>               : 2;
<a name="l08532"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a2b77e8b6763cfcbb7668fe7753987e82">08532</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a2b77e8b6763cfcbb7668fe7753987e82">dpi_dma</a>                      : 1;
<a name="l08533"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a310bed80e2efe25bef66b1c715e041e5">08533</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a310bed80e2efe25bef66b1c715e041e5">reserved_37_39</a>               : 3;
<a name="l08534"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#aca2668a0cefaa1a427e5a6760cdc622e">08534</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#aca2668a0cefaa1a427e5a6760cdc622e">dfa</a>                          : 1;
<a name="l08535"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a5a11ae0f81fceb2283331b8249c4d652">08535</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a5a11ae0f81fceb2283331b8249c4d652">reserved_41_47</a>               : 7;
<a name="l08536"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a025be525148de821287953f3c2d4e61f">08536</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a025be525148de821287953f3c2d4e61f">l2c</a>                          : 1;
<a name="l08537"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a74914f7efc2c183df339bd306845e735">08537</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#a74914f7efc2c183df339bd306845e735">reserved_49_51</a>               : 3;
<a name="l08538"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ae4b19f6026de491123dbcc86a3f8e6c8">08538</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#ae4b19f6026de491123dbcc86a3f8e6c8">trace</a>                        : 4;
<a name="l08539"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#af2119e8fada3e1445f139dbc3d900d15">08539</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html#af2119e8fada3e1445f139dbc3d900d15">reserved_56_63</a>               : 8;
<a name="l08540"></a>08540 <span class="preprocessor">#endif</span>
<a name="l08541"></a>08541 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#a4f7819dc0c4e89cc34c8dfac1dda2c4f">s</a>;
<a name="l08542"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#a61b05d02c8f386c1a89d01cd3b0e82a4">08542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__s.html">cvmx_ciu2_raw_ppx_ip4_rml_s</a>    <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#a61b05d02c8f386c1a89d01cd3b0e82a4">cn68xx</a>;
<a name="l08543"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html">08543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html">cvmx_ciu2_raw_ppx_ip4_rml_cn68xxp1</a> {
<a name="l08544"></a>08544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08545"></a>08545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59d60c6ccdc6c7f202648296b69c4ba6">reserved_56_63</a>               : 8;
<a name="l08546"></a>08546     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59ab2cecffdc1c6356c8311ae29b161e">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt</span>
<a name="l08547"></a>08547 <span class="comment">                                                         See TRA_INT_STATUS */</span>
<a name="l08548"></a>08548     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acefc7789bd82d2aae883327033bb5081">reserved_49_51</a>               : 3;
<a name="l08549"></a>08549     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a23d4f9da062477741952d2dec145ed20">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt</span>
<a name="l08550"></a>08550 <span class="comment">                                                         See L2C_INT_REG */</span>
<a name="l08551"></a>08551     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a3706e978f542f912305c4fb389d40b9b">reserved_41_47</a>               : 7;
<a name="l08552"></a>08552     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a35e6fdc0f0d62ae010e13b4bf29dbf88">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt</span>
<a name="l08553"></a>08553 <span class="comment">                                                         See DFA_ERROR */</span>
<a name="l08554"></a>08554     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ad08e0215e208fb456d7b0fe7fb88bd8a">reserved_34_39</a>               : 6;
<a name="l08555"></a>08555     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a39bb695a06497a3c4ed58c64e72f9368">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt</span>
<a name="l08556"></a>08556 <span class="comment">                                                         See DPI_INT_REG */</span>
<a name="l08557"></a>08557     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a5c58d139907626b3de30525324af5eae">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt</span>
<a name="l08558"></a>08558 <span class="comment">                                                         See SLI_INT_SUM (enabled by SLI_INT_ENB_CIU) */</span>
<a name="l08559"></a>08559     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a4664ac8da103c63280d7246fe2634a27">reserved_31_31</a>               : 1;
<a name="l08560"></a>08560     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae5a5cc62b088d1152db9d608e770d091">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt</span>
<a name="l08561"></a>08561 <span class="comment">                                                         See KEY_INT_SUM */</span>
<a name="l08562"></a>08562     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a58582b010683928025840e09da2597f7">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt</span>
<a name="l08563"></a>08563 <span class="comment">                                                         See RAD_REG_ERROR */</span>
<a name="l08564"></a>08564     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a171589d93bebef9b4671c4a0c19e4b05">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt</span>
<a name="l08565"></a>08565 <span class="comment">                                                         See TIM_INT_ECCERR, TIM_INT0 */</span>
<a name="l08566"></a>08566     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1295f699b5363163fc5cfef3bd1986e2">reserved_25_27</a>               : 3;
<a name="l08567"></a>08567     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a86f11cd68abe57332d14522c36b959fd">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt</span>
<a name="l08568"></a>08568 <span class="comment">                                                         See ZIP_INT_REG */</span>
<a name="l08569"></a>08569     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#abca7a08f95ce46c11e626ca58e2904e1">reserved_17_23</a>               : 7;
<a name="l08570"></a>08570     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae38b5128504132fc1cd2cb996ccb37f6">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt</span>
<a name="l08571"></a>08571 <span class="comment">                                                         See SSO_ERR */</span>
<a name="l08572"></a>08572     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1ca642dff37f1adce1ca86764597d465">reserved_8_15</a>                : 8;
<a name="l08573"></a>08573     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a753693bc55ba677732f6b82b9803cfef">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt</span>
<a name="l08574"></a>08574 <span class="comment">                                                         See PKO_REG_ERROR */</span>
<a name="l08575"></a>08575     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#aca2b296402b391b4ede30f04cbe43230">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt</span>
<a name="l08576"></a>08576 <span class="comment">                                                         See PIP_INT_REG */</span>
<a name="l08577"></a>08577     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acc1eaa17dee30ef09f1b40030f1746ae">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt</span>
<a name="l08578"></a>08578 <span class="comment">                                                         See IPD_INT_SUM */</span>
<a name="l08579"></a>08579     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae405d47dd6d2f466bbc49e5f334bf1ba">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt</span>
<a name="l08580"></a>08580 <span class="comment">                                                         See FPA_INT_SUM */</span>
<a name="l08581"></a>08581     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ab43a837295df0e2f3aa4d32635f3305f">reserved_1_3</a>                 : 3;
<a name="l08582"></a>08582     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a07d81631f4710eedefb725b76af17f22">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt</span>
<a name="l08583"></a>08583 <span class="comment">                                                         See IOB_INT_SUM</span>
<a name="l08584"></a>08584 <span class="comment">                                                         For RML, all 98 RAW readout will be same value */</span>
<a name="l08585"></a>08585 <span class="preprocessor">#else</span>
<a name="l08586"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a07d81631f4710eedefb725b76af17f22">08586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a07d81631f4710eedefb725b76af17f22">iob</a>                          : 1;
<a name="l08587"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ab43a837295df0e2f3aa4d32635f3305f">08587</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ab43a837295df0e2f3aa4d32635f3305f">reserved_1_3</a>                 : 3;
<a name="l08588"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae405d47dd6d2f466bbc49e5f334bf1ba">08588</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae405d47dd6d2f466bbc49e5f334bf1ba">fpa</a>                          : 1;
<a name="l08589"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acc1eaa17dee30ef09f1b40030f1746ae">08589</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acc1eaa17dee30ef09f1b40030f1746ae">ipd</a>                          : 1;
<a name="l08590"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#aca2b296402b391b4ede30f04cbe43230">08590</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#aca2b296402b391b4ede30f04cbe43230">pip</a>                          : 1;
<a name="l08591"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a753693bc55ba677732f6b82b9803cfef">08591</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a753693bc55ba677732f6b82b9803cfef">pko</a>                          : 1;
<a name="l08592"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1ca642dff37f1adce1ca86764597d465">08592</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1ca642dff37f1adce1ca86764597d465">reserved_8_15</a>                : 8;
<a name="l08593"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae38b5128504132fc1cd2cb996ccb37f6">08593</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae38b5128504132fc1cd2cb996ccb37f6">sso</a>                          : 1;
<a name="l08594"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#abca7a08f95ce46c11e626ca58e2904e1">08594</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#abca7a08f95ce46c11e626ca58e2904e1">reserved_17_23</a>               : 7;
<a name="l08595"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a86f11cd68abe57332d14522c36b959fd">08595</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a86f11cd68abe57332d14522c36b959fd">zip</a>                          : 1;
<a name="l08596"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1295f699b5363163fc5cfef3bd1986e2">08596</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a1295f699b5363163fc5cfef3bd1986e2">reserved_25_27</a>               : 3;
<a name="l08597"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a171589d93bebef9b4671c4a0c19e4b05">08597</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a171589d93bebef9b4671c4a0c19e4b05">tim</a>                          : 1;
<a name="l08598"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a58582b010683928025840e09da2597f7">08598</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a58582b010683928025840e09da2597f7">rad</a>                          : 1;
<a name="l08599"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae5a5cc62b088d1152db9d608e770d091">08599</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ae5a5cc62b088d1152db9d608e770d091">key</a>                          : 1;
<a name="l08600"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a4664ac8da103c63280d7246fe2634a27">08600</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a4664ac8da103c63280d7246fe2634a27">reserved_31_31</a>               : 1;
<a name="l08601"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a5c58d139907626b3de30525324af5eae">08601</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a5c58d139907626b3de30525324af5eae">sli</a>                          : 1;
<a name="l08602"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a39bb695a06497a3c4ed58c64e72f9368">08602</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a39bb695a06497a3c4ed58c64e72f9368">dpi</a>                          : 1;
<a name="l08603"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ad08e0215e208fb456d7b0fe7fb88bd8a">08603</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#ad08e0215e208fb456d7b0fe7fb88bd8a">reserved_34_39</a>               : 6;
<a name="l08604"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a35e6fdc0f0d62ae010e13b4bf29dbf88">08604</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a35e6fdc0f0d62ae010e13b4bf29dbf88">dfa</a>                          : 1;
<a name="l08605"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a3706e978f542f912305c4fb389d40b9b">08605</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a3706e978f542f912305c4fb389d40b9b">reserved_41_47</a>               : 7;
<a name="l08606"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a23d4f9da062477741952d2dec145ed20">08606</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a23d4f9da062477741952d2dec145ed20">l2c</a>                          : 1;
<a name="l08607"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acefc7789bd82d2aae883327033bb5081">08607</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#acefc7789bd82d2aae883327033bb5081">reserved_49_51</a>               : 3;
<a name="l08608"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59ab2cecffdc1c6356c8311ae29b161e">08608</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59ab2cecffdc1c6356c8311ae29b161e">trace</a>                        : 4;
<a name="l08609"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59d60c6ccdc6c7f202648296b69c4ba6">08609</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__rml_1_1cvmx__ciu2__raw__ppx__ip4__rml__cn68xxp1.html#a59d60c6ccdc6c7f202648296b69c4ba6">reserved_56_63</a>               : 8;
<a name="l08610"></a>08610 <span class="preprocessor">#endif</span>
<a name="l08611"></a>08611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html#ada534b35ab6741cf8927cab8a86ff3cf">cn68xxp1</a>;
<a name="l08612"></a>08612 };
<a name="l08613"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a514e3d04992d2baefe1d083e917b1726">08613</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html" title="cvmx_ciu2_raw_pp::_ip4_rml">cvmx_ciu2_raw_ppx_ip4_rml</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__rml.html" title="cvmx_ciu2_raw_pp::_ip4_rml">cvmx_ciu2_raw_ppx_ip4_rml_t</a>;
<a name="l08614"></a>08614 <span class="comment"></span>
<a name="l08615"></a>08615 <span class="comment">/**</span>
<a name="l08616"></a>08616 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_wdog</span>
<a name="l08617"></a>08617 <span class="comment"> */</span>
<a name="l08618"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html">08618</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html" title="cvmx_ciu2_raw_pp::_ip4_wdog">cvmx_ciu2_raw_ppx_ip4_wdog</a> {
<a name="l08619"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#aa9ba2c57367ca7f6d1187d9357a52633">08619</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#aa9ba2c57367ca7f6d1187d9357a52633">u64</a>;
<a name="l08620"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html">08620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html">cvmx_ciu2_raw_ppx_ip4_wdog_s</a> {
<a name="l08621"></a>08621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08622"></a>08622 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3f24ec1731fbc244fc3e130a2858bd5f">reserved_32_63</a>               : 32;
<a name="l08623"></a>08623     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3eb7b484de9d41a7f7a2811c1c364ac5">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts</span>
<a name="l08624"></a>08624 <span class="comment">                                                         For WDOG, all 98 RAW readout will be same value */</span>
<a name="l08625"></a>08625 <span class="preprocessor">#else</span>
<a name="l08626"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3eb7b484de9d41a7f7a2811c1c364ac5">08626</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3eb7b484de9d41a7f7a2811c1c364ac5">wdog</a>                         : 32;
<a name="l08627"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3f24ec1731fbc244fc3e130a2858bd5f">08627</a>     uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html#a3f24ec1731fbc244fc3e130a2858bd5f">reserved_32_63</a>               : 32;
<a name="l08628"></a>08628 <span class="preprocessor">#endif</span>
<a name="l08629"></a>08629 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#af15f0c3ea1143e69558723f6d33560fa">s</a>;
<a name="l08630"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#a4b1406fddd45643e75e043db10764ea2">08630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html">cvmx_ciu2_raw_ppx_ip4_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#a4b1406fddd45643e75e043db10764ea2">cn68xx</a>;
<a name="l08631"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#ab08e9f271e2edc856d7de56593b49b2a">08631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wdog_1_1cvmx__ciu2__raw__ppx__ip4__wdog__s.html">cvmx_ciu2_raw_ppx_ip4_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html#ab08e9f271e2edc856d7de56593b49b2a">cn68xxp1</a>;
<a name="l08632"></a>08632 };
<a name="l08633"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a06f8a749b18b46e7bdba79eb65a5648e">08633</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html" title="cvmx_ciu2_raw_pp::_ip4_wdog">cvmx_ciu2_raw_ppx_ip4_wdog</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wdog.html" title="cvmx_ciu2_raw_pp::_ip4_wdog">cvmx_ciu2_raw_ppx_ip4_wdog_t</a>;
<a name="l08634"></a>08634 <span class="comment"></span>
<a name="l08635"></a>08635 <span class="comment">/**</span>
<a name="l08636"></a>08636 <span class="comment"> * cvmx_ciu2_raw_pp#_ip4_wrkq</span>
<a name="l08637"></a>08637 <span class="comment"> */</span>
<a name="l08638"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html">08638</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html" title="cvmx_ciu2_raw_pp::_ip4_wrkq">cvmx_ciu2_raw_ppx_ip4_wrkq</a> {
<a name="l08639"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#a27e54573e8d4fb30932ff8166ece1cd0">08639</a>     uint64_t <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#a27e54573e8d4fb30932ff8166ece1cd0">u64</a>;
<a name="l08640"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html">08640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html">cvmx_ciu2_raw_ppx_ip4_wrkq_s</a> {
<a name="l08641"></a>08641 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08642"></a>08642 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html#aaa39cf71e81e68acf6938d4fa89ad32f">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l08643"></a>08643 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l08644"></a>08644 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO.</span>
<a name="l08645"></a>08645 <span class="comment">                                                          For WRKQ, all 98 RAW readout will be same value */</span>
<a name="l08646"></a>08646 <span class="preprocessor">#else</span>
<a name="l08647"></a><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html#aaa39cf71e81e68acf6938d4fa89ad32f">08647</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html#aaa39cf71e81e68acf6938d4fa89ad32f">workq</a>                        : 64;
<a name="l08648"></a>08648 <span class="preprocessor">#endif</span>
<a name="l08649"></a>08649 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#aa98b1aeb975af0969e3b252898788781">s</a>;
<a name="l08650"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#a1ad840e8d882bda2b2181b20a7214c79">08650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html">cvmx_ciu2_raw_ppx_ip4_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#a1ad840e8d882bda2b2181b20a7214c79">cn68xx</a>;
<a name="l08651"></a><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#ac040dca9d075f97c778cf9434b13582f">08651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__raw__ppx__ip4__wrkq_1_1cvmx__ciu2__raw__ppx__ip4__wrkq__s.html">cvmx_ciu2_raw_ppx_ip4_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html#ac040dca9d075f97c778cf9434b13582f">cn68xxp1</a>;
<a name="l08652"></a>08652 };
<a name="l08653"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2f5499f5f42eb08b9cb22fa9739215eb">08653</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html" title="cvmx_ciu2_raw_pp::_ip4_wrkq">cvmx_ciu2_raw_ppx_ip4_wrkq</a> <a class="code" href="unioncvmx__ciu2__raw__ppx__ip4__wrkq.html" title="cvmx_ciu2_raw_pp::_ip4_wrkq">cvmx_ciu2_raw_ppx_ip4_wrkq_t</a>;
<a name="l08654"></a>08654 <span class="comment"></span>
<a name="l08655"></a>08655 <span class="comment">/**</span>
<a name="l08656"></a>08656 <span class="comment"> * cvmx_ciu2_src_io#_int_gpio</span>
<a name="l08657"></a>08657 <span class="comment"> */</span>
<a name="l08658"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html">08658</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html" title="cvmx_ciu2_src_io::_int_gpio">cvmx_ciu2_src_iox_int_gpio</a> {
<a name="l08659"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#aff6f7f1bd17d38c2e30dfca6e5e894fd">08659</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#aff6f7f1bd17d38c2e30dfca6e5e894fd">u64</a>;
<a name="l08660"></a><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html">08660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html">cvmx_ciu2_src_iox_int_gpio_s</a> {
<a name="l08661"></a>08661 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08662"></a>08662 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a8762b35cbe2d16e53ef225244b9feaec">reserved_16_63</a>               : 48;
<a name="l08663"></a>08663     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a7cb608920d9c5df98e15f655f4ef5049">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts source */</span>
<a name="l08664"></a>08664 <span class="preprocessor">#else</span>
<a name="l08665"></a><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a7cb608920d9c5df98e15f655f4ef5049">08665</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a7cb608920d9c5df98e15f655f4ef5049">gpio</a>                         : 16;
<a name="l08666"></a><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a8762b35cbe2d16e53ef225244b9feaec">08666</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html#a8762b35cbe2d16e53ef225244b9feaec">reserved_16_63</a>               : 48;
<a name="l08667"></a>08667 <span class="preprocessor">#endif</span>
<a name="l08668"></a>08668 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#adff496cd3dfbbeb3f712df6fc64ae999">s</a>;
<a name="l08669"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#ac54f5cf84503cd145aba8e9b4572db3b">08669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html">cvmx_ciu2_src_iox_int_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#ac54f5cf84503cd145aba8e9b4572db3b">cn68xx</a>;
<a name="l08670"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#ae1fabe2fec0b1ef2353253f7c9ab4f66">08670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__gpio_1_1cvmx__ciu2__src__iox__int__gpio__s.html">cvmx_ciu2_src_iox_int_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html#ae1fabe2fec0b1ef2353253f7c9ab4f66">cn68xxp1</a>;
<a name="l08671"></a>08671 };
<a name="l08672"></a><a class="code" href="cvmx-ciu2-defs_8h.html#acc81c93aa6c31c7570f8c047fbd502c1">08672</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html" title="cvmx_ciu2_src_io::_int_gpio">cvmx_ciu2_src_iox_int_gpio</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__gpio.html" title="cvmx_ciu2_src_io::_int_gpio">cvmx_ciu2_src_iox_int_gpio_t</a>;
<a name="l08673"></a>08673 <span class="comment"></span>
<a name="l08674"></a>08674 <span class="comment">/**</span>
<a name="l08675"></a>08675 <span class="comment"> * cvmx_ciu2_src_io#_int_io</span>
<a name="l08676"></a>08676 <span class="comment"> */</span>
<a name="l08677"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html">08677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html" title="cvmx_ciu2_src_io::_int_io">cvmx_ciu2_src_iox_int_io</a> {
<a name="l08678"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a92ba418646ce43df51fbf856e85b6fa2">08678</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a92ba418646ce43df51fbf856e85b6fa2">u64</a>;
<a name="l08679"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html">08679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html">cvmx_ciu2_src_iox_int_io_s</a> {
<a name="l08680"></a>08680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08681"></a>08681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a1bae5508433d98dbe28fff4566828a51">reserved_34_63</a>               : 30;
<a name="l08682"></a>08682     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a800e9c60f2bfad44f2892ba077d38473">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt source</span>
<a name="l08683"></a>08683 <span class="comment">                                                         CIU2_RAW_IO[PEM] &amp; CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l08684"></a>08684     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a0a04e1a1fcf80552247e94f68a75eebb">reserved_18_31</a>               : 14;
<a name="l08685"></a>08685     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a8ff314e6e41d26f35382a87ea405cb05">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA source</span>
<a name="l08686"></a>08686 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTA] &amp; CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l08687"></a>08687     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a37edec40f615f1e59ee47190e0dbfe0f">reserved_13_15</a>               : 3;
<a name="l08688"></a>08688     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a07dc5f05542af95c6e10c07a8cf98915">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit source</span>
<a name="l08689"></a>08689 <span class="comment">                                                         CIU2_RAW_IO[MSIRED] &amp; CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l08690"></a>08690 <span class="comment">                                                          This bit may not be functional in pass 1. */</span>
<a name="l08691"></a>08691     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#afe9734f5dd626e710c3e0a22ffdc2c64">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI source</span>
<a name="l08692"></a>08692 <span class="comment">                                                         CIU2_RAW_IO[PCI_MSI] &amp; CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l08693"></a>08693     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a5519387b0bab1d7d70310f7b2ed480b7">reserved_4_7</a>                 : 4;
<a name="l08694"></a>08694     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a12d94f5c3e74eaa35ac6dd2bdafc6fe1">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt source</span>
<a name="l08695"></a>08695 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTR] &amp;CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l08696"></a>08696 <span class="preprocessor">#else</span>
<a name="l08697"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a12d94f5c3e74eaa35ac6dd2bdafc6fe1">08697</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a12d94f5c3e74eaa35ac6dd2bdafc6fe1">pci_intr</a>                     : 4;
<a name="l08698"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a5519387b0bab1d7d70310f7b2ed480b7">08698</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a5519387b0bab1d7d70310f7b2ed480b7">reserved_4_7</a>                 : 4;
<a name="l08699"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#afe9734f5dd626e710c3e0a22ffdc2c64">08699</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#afe9734f5dd626e710c3e0a22ffdc2c64">pci_msi</a>                      : 4;
<a name="l08700"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a07dc5f05542af95c6e10c07a8cf98915">08700</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a07dc5f05542af95c6e10c07a8cf98915">msired</a>                       : 1;
<a name="l08701"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a37edec40f615f1e59ee47190e0dbfe0f">08701</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a37edec40f615f1e59ee47190e0dbfe0f">reserved_13_15</a>               : 3;
<a name="l08702"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a8ff314e6e41d26f35382a87ea405cb05">08702</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a8ff314e6e41d26f35382a87ea405cb05">pci_inta</a>                     : 2;
<a name="l08703"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a0a04e1a1fcf80552247e94f68a75eebb">08703</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a0a04e1a1fcf80552247e94f68a75eebb">reserved_18_31</a>               : 14;
<a name="l08704"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a800e9c60f2bfad44f2892ba077d38473">08704</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a800e9c60f2bfad44f2892ba077d38473">pem</a>                          : 2;
<a name="l08705"></a><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a1bae5508433d98dbe28fff4566828a51">08705</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html#a1bae5508433d98dbe28fff4566828a51">reserved_34_63</a>               : 30;
<a name="l08706"></a>08706 <span class="preprocessor">#endif</span>
<a name="l08707"></a>08707 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a0467250f6d9dd7616b1d2c99e1dfe33a">s</a>;
<a name="l08708"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a511244b1c1924871b850185d2e2c40d3">08708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html">cvmx_ciu2_src_iox_int_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a511244b1c1924871b850185d2e2c40d3">cn68xx</a>;
<a name="l08709"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a22682877b43e576a370f35c0aaca3cc6">08709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__io_1_1cvmx__ciu2__src__iox__int__io__s.html">cvmx_ciu2_src_iox_int_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__iox__int__io.html#a22682877b43e576a370f35c0aaca3cc6">cn68xxp1</a>;
<a name="l08710"></a>08710 };
<a name="l08711"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adca06d479925b2a5afa701b45cadf2ff">08711</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__io.html" title="cvmx_ciu2_src_io::_int_io">cvmx_ciu2_src_iox_int_io</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__io.html" title="cvmx_ciu2_src_io::_int_io">cvmx_ciu2_src_iox_int_io_t</a>;
<a name="l08712"></a>08712 <span class="comment"></span>
<a name="l08713"></a>08713 <span class="comment">/**</span>
<a name="l08714"></a>08714 <span class="comment"> * cvmx_ciu2_src_io#_int_mbox</span>
<a name="l08715"></a>08715 <span class="comment"> */</span>
<a name="l08716"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html">08716</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html" title="cvmx_ciu2_src_io::_int_mbox">cvmx_ciu2_src_iox_int_mbox</a> {
<a name="l08717"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#a37f9117b0e88c3ea4eb5de8eb1dab14b">08717</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#a37f9117b0e88c3ea4eb5de8eb1dab14b">u64</a>;
<a name="l08718"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html">08718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html">cvmx_ciu2_src_iox_int_mbox_s</a> {
<a name="l08719"></a>08719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08720"></a>08720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#a20fdafd60d65e7df9490b1eb9b5664be">reserved_4_63</a>                : 60;
<a name="l08721"></a>08721     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#affa521d809e9934a569a13e204f078b1">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt Source (RAW &amp; ENABLE)</span>
<a name="l08722"></a>08722 <span class="comment">                                                         For CIU2_SRC_PPX_IPx_MBOX:</span>
<a name="l08723"></a>08723 <span class="comment">                                                         Four mailbox interrupts for entries 0-31</span>
<a name="l08724"></a>08724 <span class="comment">                                                         RAW &amp; ENABLE</span>
<a name="l08725"></a>08725 <span class="comment">                                                          [3]  is the or of &lt;31:24&gt; of CIU2_MBOX</span>
<a name="l08726"></a>08726 <span class="comment">                                                          [2]  is the or of &lt;23:16&gt; of CIU2_MBOX</span>
<a name="l08727"></a>08727 <span class="comment">                                                          [1]  is the or of &lt;15:8&gt; of CIU2_MBOX</span>
<a name="l08728"></a>08728 <span class="comment">                                                          [0]  is the or of &lt;7:0&gt; of CIU2_MBOX</span>
<a name="l08729"></a>08729 <span class="comment">                                                          CIU2_MBOX value can be read out via CSR address</span>
<a name="l08730"></a>08730 <span class="comment">                                                          CIU_MBOX_SET/CLR</span>
<a name="l08731"></a>08731 <span class="comment">                                                         For CIU2_SRC_IOX_INT_MBOX:</span>
<a name="l08732"></a>08732 <span class="comment">                                                           always zero */</span>
<a name="l08733"></a>08733 <span class="preprocessor">#else</span>
<a name="l08734"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#affa521d809e9934a569a13e204f078b1">08734</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#affa521d809e9934a569a13e204f078b1">mbox</a>                         : 4;
<a name="l08735"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#a20fdafd60d65e7df9490b1eb9b5664be">08735</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html#a20fdafd60d65e7df9490b1eb9b5664be">reserved_4_63</a>                : 60;
<a name="l08736"></a>08736 <span class="preprocessor">#endif</span>
<a name="l08737"></a>08737 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#a66b67a19574f2cf6b055f8b2ac33ae15">s</a>;
<a name="l08738"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#a52fb5b1c690d6320d4d69705df679eff">08738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html">cvmx_ciu2_src_iox_int_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#a52fb5b1c690d6320d4d69705df679eff">cn68xx</a>;
<a name="l08739"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#aa920018841e651539135fe82cdb7e375">08739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mbox_1_1cvmx__ciu2__src__iox__int__mbox__s.html">cvmx_ciu2_src_iox_int_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html#aa920018841e651539135fe82cdb7e375">cn68xxp1</a>;
<a name="l08740"></a>08740 };
<a name="l08741"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3c7946a9ffcf5af762e049acaf21476a">08741</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html" title="cvmx_ciu2_src_io::_int_mbox">cvmx_ciu2_src_iox_int_mbox</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__mbox.html" title="cvmx_ciu2_src_io::_int_mbox">cvmx_ciu2_src_iox_int_mbox_t</a>;
<a name="l08742"></a>08742 <span class="comment"></span>
<a name="l08743"></a>08743 <span class="comment">/**</span>
<a name="l08744"></a>08744 <span class="comment"> * cvmx_ciu2_src_io#_int_mem</span>
<a name="l08745"></a>08745 <span class="comment"> */</span>
<a name="l08746"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html">08746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html" title="cvmx_ciu2_src_io::_int_mem">cvmx_ciu2_src_iox_int_mem</a> {
<a name="l08747"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#a7c2ccefe3709b48d1326a27dd7036590">08747</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#a7c2ccefe3709b48d1326a27dd7036590">u64</a>;
<a name="l08748"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html">08748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html">cvmx_ciu2_src_iox_int_mem_s</a> {
<a name="l08749"></a>08749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08750"></a>08750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#a60e9d563f0ea9f39b675693804741cba">reserved_4_63</a>                : 60;
<a name="l08751"></a>08751     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#aefe3bcefe6f2f4f4fb1b9537e340cf0e">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt source</span>
<a name="l08752"></a>08752 <span class="comment">                                                         CIU2_RAW_MEM[LMC] &amp; CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l08753"></a>08753 <span class="preprocessor">#else</span>
<a name="l08754"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#aefe3bcefe6f2f4f4fb1b9537e340cf0e">08754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#aefe3bcefe6f2f4f4fb1b9537e340cf0e">lmc</a>                          : 4;
<a name="l08755"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#a60e9d563f0ea9f39b675693804741cba">08755</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html#a60e9d563f0ea9f39b675693804741cba">reserved_4_63</a>                : 60;
<a name="l08756"></a>08756 <span class="preprocessor">#endif</span>
<a name="l08757"></a>08757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#ad59f160ad8b1ff64219c9daa1d1bd921">s</a>;
<a name="l08758"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#ad4f75f6a61020889749fe4bbc7a06ac2">08758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html">cvmx_ciu2_src_iox_int_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#ad4f75f6a61020889749fe4bbc7a06ac2">cn68xx</a>;
<a name="l08759"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#a0f65e55592a98bda8eb9e402c31cfdde">08759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mem_1_1cvmx__ciu2__src__iox__int__mem__s.html">cvmx_ciu2_src_iox_int_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html#a0f65e55592a98bda8eb9e402c31cfdde">cn68xxp1</a>;
<a name="l08760"></a>08760 };
<a name="l08761"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ad39030a70b005d374f87c180b0ddb5e3">08761</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html" title="cvmx_ciu2_src_io::_int_mem">cvmx_ciu2_src_iox_int_mem</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__mem.html" title="cvmx_ciu2_src_io::_int_mem">cvmx_ciu2_src_iox_int_mem_t</a>;
<a name="l08762"></a>08762 <span class="comment"></span>
<a name="l08763"></a>08763 <span class="comment">/**</span>
<a name="l08764"></a>08764 <span class="comment"> * cvmx_ciu2_src_io#_int_mio</span>
<a name="l08765"></a>08765 <span class="comment"> */</span>
<a name="l08766"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html">08766</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html" title="cvmx_ciu2_src_io::_int_mio">cvmx_ciu2_src_iox_int_mio</a> {
<a name="l08767"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a29d3bd074f10c08f2e48feb4380aa1a7">08767</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a29d3bd074f10c08f2e48feb4380aa1a7">u64</a>;
<a name="l08768"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html">08768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html">cvmx_ciu2_src_iox_int_mio_s</a> {
<a name="l08769"></a>08769 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08770"></a>08770 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a26204aa041b33a21dd840083b898198a">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt source</span>
<a name="l08771"></a>08771 <span class="comment">                                                         CIU2_RAW_MIO[RST] &amp; CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l08772"></a>08772     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa45539a13839e50722c02210e5ef7d5d">reserved_49_62</a>               : 14;
<a name="l08773"></a>08773     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adb62eb5b5cc4f1ecbce54902d8c6ed1d">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt source</span>
<a name="l08774"></a>08774 <span class="comment">                                                         CIU2_RAW_MIO[PTP] &amp; CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l08775"></a>08775     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#addf6744631c7c296bbf03d7feb1551cf">reserved_45_47</a>               : 3;
<a name="l08776"></a>08776     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a671795d181e497a199580271e089ef82">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt source</span>
<a name="l08777"></a>08777 <span class="comment">                                                         CIU2_RAW_MIO[USB_HCI] &amp; CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l08778"></a>08778     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adbf44844669294158e7fc839076eb756">reserved_41_43</a>               : 3;
<a name="l08779"></a>08779     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a0fbb6fe33ba2533702e40266bdb12a89">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt source</span>
<a name="l08780"></a>08780 <span class="comment">                                                         CIU2_RAW_MIO[USB_UCTL] &amp;CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l08781"></a>08781     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a83ffa1dcc9ea67157372857c7b496c44">reserved_38_39</a>               : 2;
<a name="l08782"></a>08782     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a897336e93c3c95e0b22d623f728c62de">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts source</span>
<a name="l08783"></a>08783 <span class="comment">                                                         CIU2_RAW_MIO[UART] &amp; CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l08784"></a>08784     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a9431ce041a161d3bbdba13c8407b3cd9">reserved_34_35</a>               : 2;
<a name="l08785"></a>08785     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a6511a47ec370f4cc03566d2223dddc39">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt source</span>
<a name="l08786"></a>08786 <span class="comment">                                                         CIU2_RAW_MIO[TWSI] &amp; CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l08787"></a>08787     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa417c8877005b111ca92fbd098a93e05">reserved_19_31</a>               : 13;
<a name="l08788"></a>08788     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ad98dc6ee7e04940ee62b450802db1091">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt source</span>
<a name="l08789"></a>08789 <span class="comment">                                                         CIU2_RAW_MIO[BOOTDMA] &amp; CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l08790"></a>08790     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8a8c46fc35ba815355a3f286d3da2f11">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt source</span>
<a name="l08791"></a>08791 <span class="comment">                                                         CIU2_RAW_MIO[MIO] &amp; CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l08792"></a>08792     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ab9649bc15095e7268e7a2fbff2c16fad">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt source</span>
<a name="l08793"></a>08793 <span class="comment">                                                         CIU2_RAW_MIO[NAND] &amp; CIU2_EN_xx_yy_MIO[NANAD] */</span>
<a name="l08794"></a>08794     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a96bdf8f17d5e9bfae5b64731105e1dcc">reserved_12_15</a>               : 4;
<a name="l08795"></a>08795     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8d36e92872fc369816d5c7e3f1295905">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts source</span>
<a name="l08796"></a>08796 <span class="comment">                                                         CIU2_RAW_MIO[TIMER] &amp; CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l08797"></a>08797     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ac6b6410f4f1c4064273bbe4ac109bf1e">reserved_3_7</a>                 : 5;
<a name="l08798"></a>08798     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a74dfe53702d4d6192191b0e000a6f3c2">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt source</span>
<a name="l08799"></a>08799 <span class="comment">                                                         CIU2_RAW_MIO[IPD_DRP] &amp; CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l08800"></a>08800     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a14b1562ca20e8e8b5afe6efb189bd87c">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt source</span>
<a name="l08801"></a>08801 <span class="comment">                                                         CIU2_RAW_MIO[SSOIQ] &amp; CIU2_EN_xx_yy_MIO[SSOIQ] */</span>
<a name="l08802"></a>08802     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa4b6acb7782b34119740e2bf8181224e">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port cnt threshold interrupt source</span>
<a name="l08803"></a>08803 <span class="comment">                                                         CIU2_RAW_MIO[IPDPPTHR] &amp;CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l08804"></a>08804 <span class="preprocessor">#else</span>
<a name="l08805"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa4b6acb7782b34119740e2bf8181224e">08805</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa4b6acb7782b34119740e2bf8181224e">ipdppthr</a>                     : 1;
<a name="l08806"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a14b1562ca20e8e8b5afe6efb189bd87c">08806</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a14b1562ca20e8e8b5afe6efb189bd87c">ssoiq</a>                        : 1;
<a name="l08807"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a74dfe53702d4d6192191b0e000a6f3c2">08807</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a74dfe53702d4d6192191b0e000a6f3c2">ipd_drp</a>                      : 1;
<a name="l08808"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ac6b6410f4f1c4064273bbe4ac109bf1e">08808</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ac6b6410f4f1c4064273bbe4ac109bf1e">reserved_3_7</a>                 : 5;
<a name="l08809"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8d36e92872fc369816d5c7e3f1295905">08809</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8d36e92872fc369816d5c7e3f1295905">timer</a>                        : 4;
<a name="l08810"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a96bdf8f17d5e9bfae5b64731105e1dcc">08810</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a96bdf8f17d5e9bfae5b64731105e1dcc">reserved_12_15</a>               : 4;
<a name="l08811"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ab9649bc15095e7268e7a2fbff2c16fad">08811</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ab9649bc15095e7268e7a2fbff2c16fad">nand</a>                         : 1;
<a name="l08812"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8a8c46fc35ba815355a3f286d3da2f11">08812</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a8a8c46fc35ba815355a3f286d3da2f11">mio</a>                          : 1;
<a name="l08813"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ad98dc6ee7e04940ee62b450802db1091">08813</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#ad98dc6ee7e04940ee62b450802db1091">bootdma</a>                      : 1;
<a name="l08814"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa417c8877005b111ca92fbd098a93e05">08814</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa417c8877005b111ca92fbd098a93e05">reserved_19_31</a>               : 13;
<a name="l08815"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a6511a47ec370f4cc03566d2223dddc39">08815</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a6511a47ec370f4cc03566d2223dddc39">twsi</a>                         : 2;
<a name="l08816"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a9431ce041a161d3bbdba13c8407b3cd9">08816</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a9431ce041a161d3bbdba13c8407b3cd9">reserved_34_35</a>               : 2;
<a name="l08817"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a897336e93c3c95e0b22d623f728c62de">08817</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a897336e93c3c95e0b22d623f728c62de">uart</a>                         : 2;
<a name="l08818"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a83ffa1dcc9ea67157372857c7b496c44">08818</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a83ffa1dcc9ea67157372857c7b496c44">reserved_38_39</a>               : 2;
<a name="l08819"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a0fbb6fe33ba2533702e40266bdb12a89">08819</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a0fbb6fe33ba2533702e40266bdb12a89">usb_uctl</a>                     : 1;
<a name="l08820"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adbf44844669294158e7fc839076eb756">08820</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adbf44844669294158e7fc839076eb756">reserved_41_43</a>               : 3;
<a name="l08821"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a671795d181e497a199580271e089ef82">08821</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a671795d181e497a199580271e089ef82">usb_hci</a>                      : 1;
<a name="l08822"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#addf6744631c7c296bbf03d7feb1551cf">08822</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#addf6744631c7c296bbf03d7feb1551cf">reserved_45_47</a>               : 3;
<a name="l08823"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adb62eb5b5cc4f1ecbce54902d8c6ed1d">08823</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#adb62eb5b5cc4f1ecbce54902d8c6ed1d">ptp</a>                          : 1;
<a name="l08824"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa45539a13839e50722c02210e5ef7d5d">08824</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#aa45539a13839e50722c02210e5ef7d5d">reserved_49_62</a>               : 14;
<a name="l08825"></a><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a26204aa041b33a21dd840083b898198a">08825</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html#a26204aa041b33a21dd840083b898198a">rst</a>                          : 1;
<a name="l08826"></a>08826 <span class="preprocessor">#endif</span>
<a name="l08827"></a>08827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a969e9dd8fe3aad2295b4d9f8873d622c">s</a>;
<a name="l08828"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a4071598cd7abcbf54101b0ca96171566">08828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html">cvmx_ciu2_src_iox_int_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a4071598cd7abcbf54101b0ca96171566">cn68xx</a>;
<a name="l08829"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a08b4ab810a1de7b581b8ca99377d33da">08829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__mio_1_1cvmx__ciu2__src__iox__int__mio__s.html">cvmx_ciu2_src_iox_int_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html#a08b4ab810a1de7b581b8ca99377d33da">cn68xxp1</a>;
<a name="l08830"></a>08830 };
<a name="l08831"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aba2956a990f388398239550939454121">08831</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html" title="cvmx_ciu2_src_io::_int_mio">cvmx_ciu2_src_iox_int_mio</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__mio.html" title="cvmx_ciu2_src_io::_int_mio">cvmx_ciu2_src_iox_int_mio_t</a>;
<a name="l08832"></a>08832 <span class="comment"></span>
<a name="l08833"></a>08833 <span class="comment">/**</span>
<a name="l08834"></a>08834 <span class="comment"> * cvmx_ciu2_src_io#_int_pkt</span>
<a name="l08835"></a>08835 <span class="comment"> */</span>
<a name="l08836"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html">08836</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html" title="cvmx_ciu2_src_io::_int_pkt">cvmx_ciu2_src_iox_int_pkt</a> {
<a name="l08837"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a0d754b5004d62808d2b76c504574ea07">08837</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a0d754b5004d62808d2b76c504574ea07">u64</a>;
<a name="l08838"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html">08838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html">cvmx_ciu2_src_iox_int_pkt_s</a> {
<a name="l08839"></a>08839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08840"></a>08840 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a551db719409c3e9c2ce7089435559f68">reserved_54_63</a>               : 10;
<a name="l08841"></a>08841     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a7a1d3042e01f88655d1c058f200e6cd4">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupts source</span>
<a name="l08842"></a>08842 <span class="comment">                                                         CIU2_RAW_PKT[ILK_DRP] &amp; CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l08843"></a>08843     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a46fded5d8aac91c65b97b7d54196874c">reserved_49_51</a>               : 3;
<a name="l08844"></a>08844     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#aee5546f0baf459c3e0cf9508c19efedd">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l08845"></a>08845 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l08846"></a>08846     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a4264cfb476a6ab5cbca1766c5645c6e7">reserved_41_47</a>               : 7;
<a name="l08847"></a>08847     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#af5aa2bcb2e83f9d3b2f05e157d065ffe">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l08848"></a>08848 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l08849"></a>08849     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a872d403aae392b9cf53a1153987acf29">reserved_33_39</a>               : 7;
<a name="l08850"></a>08850     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afdad675fa4791ed83957a4be8fa2d28b">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l08851"></a>08851 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l08852"></a>08852     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#ad786a297fb0e81072e827464b3db52e3">reserved_13_31</a>               : 19;
<a name="l08853"></a>08853     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a264f09c03b47d7b839700f210144b791">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l08854"></a>08854 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l08855"></a>08855     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a095e87a2e3ba79fb7fa072618476f061">reserved_5_7</a>                 : 3;
<a name="l08856"></a>08856     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afe217aa90ec2a4e3397e1cda69b16071">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l08857"></a>08857 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l08858"></a>08858 <span class="preprocessor">#else</span>
<a name="l08859"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afe217aa90ec2a4e3397e1cda69b16071">08859</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afe217aa90ec2a4e3397e1cda69b16071">agx</a>                          : 5;
<a name="l08860"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a095e87a2e3ba79fb7fa072618476f061">08860</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a095e87a2e3ba79fb7fa072618476f061">reserved_5_7</a>                 : 3;
<a name="l08861"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a264f09c03b47d7b839700f210144b791">08861</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a264f09c03b47d7b839700f210144b791">gmx_drp</a>                      : 5;
<a name="l08862"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#ad786a297fb0e81072e827464b3db52e3">08862</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#ad786a297fb0e81072e827464b3db52e3">reserved_13_31</a>               : 19;
<a name="l08863"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afdad675fa4791ed83957a4be8fa2d28b">08863</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#afdad675fa4791ed83957a4be8fa2d28b">agl</a>                          : 1;
<a name="l08864"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a872d403aae392b9cf53a1153987acf29">08864</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a872d403aae392b9cf53a1153987acf29">reserved_33_39</a>               : 7;
<a name="l08865"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#af5aa2bcb2e83f9d3b2f05e157d065ffe">08865</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#af5aa2bcb2e83f9d3b2f05e157d065ffe">mii</a>                          : 1;
<a name="l08866"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a4264cfb476a6ab5cbca1766c5645c6e7">08866</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a4264cfb476a6ab5cbca1766c5645c6e7">reserved_41_47</a>               : 7;
<a name="l08867"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#aee5546f0baf459c3e0cf9508c19efedd">08867</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#aee5546f0baf459c3e0cf9508c19efedd">ilk</a>                          : 1;
<a name="l08868"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a46fded5d8aac91c65b97b7d54196874c">08868</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a46fded5d8aac91c65b97b7d54196874c">reserved_49_51</a>               : 3;
<a name="l08869"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a7a1d3042e01f88655d1c058f200e6cd4">08869</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a7a1d3042e01f88655d1c058f200e6cd4">ilk_drp</a>                      : 2;
<a name="l08870"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a551db719409c3e9c2ce7089435559f68">08870</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html#a551db719409c3e9c2ce7089435559f68">reserved_54_63</a>               : 10;
<a name="l08871"></a>08871 <span class="preprocessor">#endif</span>
<a name="l08872"></a>08872 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a9fc8b578953f35fd7e583f92b1bedbd8">s</a>;
<a name="l08873"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a582d6a11cdcab6a1d3a2563d80c53b7b">08873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__s.html">cvmx_ciu2_src_iox_int_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a582d6a11cdcab6a1d3a2563d80c53b7b">cn68xx</a>;
<a name="l08874"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html">08874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html">cvmx_ciu2_src_iox_int_pkt_cn68xxp1</a> {
<a name="l08875"></a>08875 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08876"></a>08876 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a256c55de791e862b710496db4f8c8711">reserved_49_63</a>               : 15;
<a name="l08877"></a>08877     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4387b7db45fe0f2e7136d7907f98bf8d">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l08878"></a>08878 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l08879"></a>08879     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a5b8c7539d3078c2d6dac05c43aaab1f6">reserved_41_47</a>               : 7;
<a name="l08880"></a>08880     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#af68aff4584c1b379362ad9c37769d412">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l08881"></a>08881 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l08882"></a>08882     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#ae2f8491e656276bc2a71668abc8da87e">reserved_33_39</a>               : 7;
<a name="l08883"></a>08883     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a49e05467ddb524ebd104df8179ffc0c7">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l08884"></a>08884 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l08885"></a>08885     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a1ae3b705074124fb9dfbd44de88e1a02">reserved_13_31</a>               : 19;
<a name="l08886"></a>08886     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4eebaf86fb39250f0daaf54731073c85">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l08887"></a>08887 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l08888"></a>08888     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#aed54d76150e3a1091a1a4aff0a24af72">reserved_5_7</a>                 : 3;
<a name="l08889"></a>08889     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a09e22eb4ccb5e16288c23b8f337683fe">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l08890"></a>08890 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l08891"></a>08891 <span class="preprocessor">#else</span>
<a name="l08892"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a09e22eb4ccb5e16288c23b8f337683fe">08892</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a09e22eb4ccb5e16288c23b8f337683fe">agx</a>                          : 5;
<a name="l08893"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#aed54d76150e3a1091a1a4aff0a24af72">08893</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#aed54d76150e3a1091a1a4aff0a24af72">reserved_5_7</a>                 : 3;
<a name="l08894"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4eebaf86fb39250f0daaf54731073c85">08894</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4eebaf86fb39250f0daaf54731073c85">gmx_drp</a>                      : 5;
<a name="l08895"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a1ae3b705074124fb9dfbd44de88e1a02">08895</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a1ae3b705074124fb9dfbd44de88e1a02">reserved_13_31</a>               : 19;
<a name="l08896"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a49e05467ddb524ebd104df8179ffc0c7">08896</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a49e05467ddb524ebd104df8179ffc0c7">agl</a>                          : 1;
<a name="l08897"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#ae2f8491e656276bc2a71668abc8da87e">08897</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#ae2f8491e656276bc2a71668abc8da87e">reserved_33_39</a>               : 7;
<a name="l08898"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#af68aff4584c1b379362ad9c37769d412">08898</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#af68aff4584c1b379362ad9c37769d412">mii</a>                          : 1;
<a name="l08899"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a5b8c7539d3078c2d6dac05c43aaab1f6">08899</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a5b8c7539d3078c2d6dac05c43aaab1f6">reserved_41_47</a>               : 7;
<a name="l08900"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4387b7db45fe0f2e7136d7907f98bf8d">08900</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a4387b7db45fe0f2e7136d7907f98bf8d">ilk</a>                          : 1;
<a name="l08901"></a><a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a256c55de791e862b710496db4f8c8711">08901</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__pkt_1_1cvmx__ciu2__src__iox__int__pkt__cn68xxp1.html#a256c55de791e862b710496db4f8c8711">reserved_49_63</a>               : 15;
<a name="l08902"></a>08902 <span class="preprocessor">#endif</span>
<a name="l08903"></a>08903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html#a8ae25d6bd728ae4ccecec138457a26a0">cn68xxp1</a>;
<a name="l08904"></a>08904 };
<a name="l08905"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab637a1ce8b5be3eb51e9a9be86f50322">08905</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html" title="cvmx_ciu2_src_io::_int_pkt">cvmx_ciu2_src_iox_int_pkt</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__pkt.html" title="cvmx_ciu2_src_io::_int_pkt">cvmx_ciu2_src_iox_int_pkt_t</a>;
<a name="l08906"></a>08906 <span class="comment"></span>
<a name="l08907"></a>08907 <span class="comment">/**</span>
<a name="l08908"></a>08908 <span class="comment"> * cvmx_ciu2_src_io#_int_rml</span>
<a name="l08909"></a>08909 <span class="comment"> */</span>
<a name="l08910"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html">08910</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html" title="cvmx_ciu2_src_io::_int_rml">cvmx_ciu2_src_iox_int_rml</a> {
<a name="l08911"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#a2fbc00db78730f51649b01367ed998da">08911</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#a2fbc00db78730f51649b01367ed998da">u64</a>;
<a name="l08912"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html">08912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html">cvmx_ciu2_src_iox_int_rml_s</a> {
<a name="l08913"></a>08913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08914"></a>08914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9ac89e1066d9d770a246afc4b59614de">reserved_56_63</a>               : 8;
<a name="l08915"></a>08915     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8b0af2d16622cf408eecbc0caabbb294">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l08916"></a>08916 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l08917"></a>08917     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a22815fc973661d59180ad6ae8f65efa3">reserved_49_51</a>               : 3;
<a name="l08918"></a>08918     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0d4c9fab84630e0e7e1af281a0162173">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l08919"></a>08919 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l08920"></a>08920     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a548a0f218db9bb95b2de6bbb52d43c4b">reserved_41_47</a>               : 7;
<a name="l08921"></a>08921     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a372324b67539bdcc9c800061b4c77f93">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l08922"></a>08922 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l08923"></a>08923     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8084df7cea2778a5787c8724bc7b2c4e">reserved_37_39</a>               : 3;
<a name="l08924"></a>08924     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7158d2426f2a9f797b097d2fbcb6eaaf">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l08925"></a>08925 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l08926"></a>08926     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9c665242e01ce7816462f430c335e3bf">reserved_34_35</a>               : 2;
<a name="l08927"></a>08927     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a102d6db21891189e97735f64c14cfeb4">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l08928"></a>08928 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l08929"></a>08929     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2fe8472071dc813535b50ed363de1152">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l08930"></a>08930 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l08931"></a>08931     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8306e182e6077cd3e20c4ec810cbe833">reserved_31_31</a>               : 1;
<a name="l08932"></a>08932     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4b6e9a26f987de18f255d036af4777e7">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l08933"></a>08933 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l08934"></a>08934     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8750ae3e05852557400ded4d353d6669">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l08935"></a>08935 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l08936"></a>08936     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2888a8f1d6ef0a50c978dbb2baae3dd6">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l08937"></a>08937 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l08938"></a>08938     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a39ebbba9aa39863bc5867ccf60be17ad">reserved_25_27</a>               : 3;
<a name="l08939"></a>08939     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4041697b58429254ae5cc69f0a079bc4">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l08940"></a>08940 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l08941"></a>08941     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a81d5a0012a3fe654b2963f556d8c33e1">reserved_17_23</a>               : 7;
<a name="l08942"></a>08942     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7e0fd40391a4bc781f5f89386c4c8829">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l08943"></a>08943 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l08944"></a>08944     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a5f9f7ee92689e0baba34e02232e89dfb">reserved_8_15</a>                : 8;
<a name="l08945"></a>08945     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afae5d85f6316b57aef7df518d58ead02">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l08946"></a>08946 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l08947"></a>08947     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8cd5f1ba06e0d0dc03850a908ad5f058">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l08948"></a>08948 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l08949"></a>08949     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2c87f7f2aa24fdd8eb8d3539366e7c91">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l08950"></a>08950 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l08951"></a>08951     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afb3535a5164dcc12d4783288ed55f49b">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l08952"></a>08952 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l08953"></a>08953     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0eff9784c31985c684ce1d29db6d6599">reserved_1_3</a>                 : 3;
<a name="l08954"></a>08954     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a3f2748edfc4dc685e78bf273839e34ec">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l08955"></a>08955 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l08956"></a>08956 <span class="preprocessor">#else</span>
<a name="l08957"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a3f2748edfc4dc685e78bf273839e34ec">08957</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a3f2748edfc4dc685e78bf273839e34ec">iob</a>                          : 1;
<a name="l08958"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0eff9784c31985c684ce1d29db6d6599">08958</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0eff9784c31985c684ce1d29db6d6599">reserved_1_3</a>                 : 3;
<a name="l08959"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afb3535a5164dcc12d4783288ed55f49b">08959</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afb3535a5164dcc12d4783288ed55f49b">fpa</a>                          : 1;
<a name="l08960"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2c87f7f2aa24fdd8eb8d3539366e7c91">08960</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2c87f7f2aa24fdd8eb8d3539366e7c91">ipd</a>                          : 1;
<a name="l08961"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8cd5f1ba06e0d0dc03850a908ad5f058">08961</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8cd5f1ba06e0d0dc03850a908ad5f058">pip</a>                          : 1;
<a name="l08962"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afae5d85f6316b57aef7df518d58ead02">08962</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#afae5d85f6316b57aef7df518d58ead02">pko</a>                          : 1;
<a name="l08963"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a5f9f7ee92689e0baba34e02232e89dfb">08963</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a5f9f7ee92689e0baba34e02232e89dfb">reserved_8_15</a>                : 8;
<a name="l08964"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7e0fd40391a4bc781f5f89386c4c8829">08964</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7e0fd40391a4bc781f5f89386c4c8829">sso</a>                          : 1;
<a name="l08965"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a81d5a0012a3fe654b2963f556d8c33e1">08965</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a81d5a0012a3fe654b2963f556d8c33e1">reserved_17_23</a>               : 7;
<a name="l08966"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4041697b58429254ae5cc69f0a079bc4">08966</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4041697b58429254ae5cc69f0a079bc4">zip</a>                          : 1;
<a name="l08967"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a39ebbba9aa39863bc5867ccf60be17ad">08967</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a39ebbba9aa39863bc5867ccf60be17ad">reserved_25_27</a>               : 3;
<a name="l08968"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2888a8f1d6ef0a50c978dbb2baae3dd6">08968</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2888a8f1d6ef0a50c978dbb2baae3dd6">tim</a>                          : 1;
<a name="l08969"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8750ae3e05852557400ded4d353d6669">08969</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8750ae3e05852557400ded4d353d6669">rad</a>                          : 1;
<a name="l08970"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4b6e9a26f987de18f255d036af4777e7">08970</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a4b6e9a26f987de18f255d036af4777e7">key</a>                          : 1;
<a name="l08971"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8306e182e6077cd3e20c4ec810cbe833">08971</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8306e182e6077cd3e20c4ec810cbe833">reserved_31_31</a>               : 1;
<a name="l08972"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2fe8472071dc813535b50ed363de1152">08972</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a2fe8472071dc813535b50ed363de1152">sli</a>                          : 1;
<a name="l08973"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a102d6db21891189e97735f64c14cfeb4">08973</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a102d6db21891189e97735f64c14cfeb4">dpi</a>                          : 1;
<a name="l08974"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9c665242e01ce7816462f430c335e3bf">08974</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9c665242e01ce7816462f430c335e3bf">reserved_34_35</a>               : 2;
<a name="l08975"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7158d2426f2a9f797b097d2fbcb6eaaf">08975</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a7158d2426f2a9f797b097d2fbcb6eaaf">dpi_dma</a>                      : 1;
<a name="l08976"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8084df7cea2778a5787c8724bc7b2c4e">08976</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8084df7cea2778a5787c8724bc7b2c4e">reserved_37_39</a>               : 3;
<a name="l08977"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a372324b67539bdcc9c800061b4c77f93">08977</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a372324b67539bdcc9c800061b4c77f93">dfa</a>                          : 1;
<a name="l08978"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a548a0f218db9bb95b2de6bbb52d43c4b">08978</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a548a0f218db9bb95b2de6bbb52d43c4b">reserved_41_47</a>               : 7;
<a name="l08979"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0d4c9fab84630e0e7e1af281a0162173">08979</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a0d4c9fab84630e0e7e1af281a0162173">l2c</a>                          : 1;
<a name="l08980"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a22815fc973661d59180ad6ae8f65efa3">08980</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a22815fc973661d59180ad6ae8f65efa3">reserved_49_51</a>               : 3;
<a name="l08981"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8b0af2d16622cf408eecbc0caabbb294">08981</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a8b0af2d16622cf408eecbc0caabbb294">trace</a>                        : 4;
<a name="l08982"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9ac89e1066d9d770a246afc4b59614de">08982</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html#a9ac89e1066d9d770a246afc4b59614de">reserved_56_63</a>               : 8;
<a name="l08983"></a>08983 <span class="preprocessor">#endif</span>
<a name="l08984"></a>08984 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#abc7a4988276fa12d060d6e17452924e5">s</a>;
<a name="l08985"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#a513816fff73916d9f8b49a1e67b64a8e">08985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__s.html">cvmx_ciu2_src_iox_int_rml_s</a>    <a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#a513816fff73916d9f8b49a1e67b64a8e">cn68xx</a>;
<a name="l08986"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html">08986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html">cvmx_ciu2_src_iox_int_rml_cn68xxp1</a> {
<a name="l08987"></a>08987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08988"></a>08988 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a7caca10dd2b6cc1f9697d8f8a278a902">reserved_56_63</a>               : 8;
<a name="l08989"></a>08989     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#aaf4eb22e760ccd78ec94f1c6311bbffa">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l08990"></a>08990 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l08991"></a>08991     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab9c64e4cace029cb72ea453cc0744d6f">reserved_49_51</a>               : 3;
<a name="l08992"></a>08992     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a97b76e5dcfcd8a9e4a3415941f8a9edd">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l08993"></a>08993 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l08994"></a>08994     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#affb2c0695eb13f2e17609fbb066f6db5">reserved_41_47</a>               : 7;
<a name="l08995"></a>08995     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#adbd995de942a38cad6a085ba315d70ed">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l08996"></a>08996 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l08997"></a>08997     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a908ba9036fa8b8d8b6d74f1a2a8d6418">reserved_34_39</a>               : 6;
<a name="l08998"></a>08998     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a164080e8fec992353ff0f5a54687151e">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l08999"></a>08999 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l09000"></a>09000     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ae48bb5a4c705ef973481d4c591337ddb">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l09001"></a>09001 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l09002"></a>09002     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a65ab8f27cc19576f32fbca2ffe0c7ed2">reserved_31_31</a>               : 1;
<a name="l09003"></a>09003     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a1cd4657fb75092d854ff04b2c095e3e9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l09004"></a>09004 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l09005"></a>09005     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a85e8986c39b35469a94b5e25a18a572a">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l09006"></a>09006 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l09007"></a>09007     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab116e5f38a595792cdab2c9b4aec069d">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l09008"></a>09008 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l09009"></a>09009     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ac641c4c0604bde5cedd4347b8e520620">reserved_25_27</a>               : 3;
<a name="l09010"></a>09010     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a68047eda3b6a64a927d7f02360e6c025">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l09011"></a>09011 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l09012"></a>09012     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a34c6b41da7b655fae5d89e8cf5a0f4dc">reserved_17_23</a>               : 7;
<a name="l09013"></a>09013     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ad966beccf2b1b2731e6ba788899ec62e">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l09014"></a>09014 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l09015"></a>09015     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a170ddba2b5393f9632ec4f8f801ce740">reserved_8_15</a>                : 8;
<a name="l09016"></a>09016     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a5b7febfeb1b9964257768b64e0fc9517">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l09017"></a>09017 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l09018"></a>09018     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a9fc23631e325cfec847645069fc96a09">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l09019"></a>09019 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l09020"></a>09020     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#afabd99f916f2edbd1df3e1d2536802d3">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l09021"></a>09021 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l09022"></a>09022     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a3edb566df8bccdf0c410766153297219">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l09023"></a>09023 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l09024"></a>09024     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4262b7cf4d0e1455a3364f939ac3b5e3">reserved_1_3</a>                 : 3;
<a name="l09025"></a>09025     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4826462d8508c0b4fd0b510998956f01">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l09026"></a>09026 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l09027"></a>09027 <span class="preprocessor">#else</span>
<a name="l09028"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4826462d8508c0b4fd0b510998956f01">09028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4826462d8508c0b4fd0b510998956f01">iob</a>                          : 1;
<a name="l09029"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4262b7cf4d0e1455a3364f939ac3b5e3">09029</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a4262b7cf4d0e1455a3364f939ac3b5e3">reserved_1_3</a>                 : 3;
<a name="l09030"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a3edb566df8bccdf0c410766153297219">09030</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a3edb566df8bccdf0c410766153297219">fpa</a>                          : 1;
<a name="l09031"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#afabd99f916f2edbd1df3e1d2536802d3">09031</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#afabd99f916f2edbd1df3e1d2536802d3">ipd</a>                          : 1;
<a name="l09032"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a9fc23631e325cfec847645069fc96a09">09032</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a9fc23631e325cfec847645069fc96a09">pip</a>                          : 1;
<a name="l09033"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a5b7febfeb1b9964257768b64e0fc9517">09033</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a5b7febfeb1b9964257768b64e0fc9517">pko</a>                          : 1;
<a name="l09034"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a170ddba2b5393f9632ec4f8f801ce740">09034</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a170ddba2b5393f9632ec4f8f801ce740">reserved_8_15</a>                : 8;
<a name="l09035"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ad966beccf2b1b2731e6ba788899ec62e">09035</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ad966beccf2b1b2731e6ba788899ec62e">sso</a>                          : 1;
<a name="l09036"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a34c6b41da7b655fae5d89e8cf5a0f4dc">09036</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a34c6b41da7b655fae5d89e8cf5a0f4dc">reserved_17_23</a>               : 7;
<a name="l09037"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a68047eda3b6a64a927d7f02360e6c025">09037</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a68047eda3b6a64a927d7f02360e6c025">zip</a>                          : 1;
<a name="l09038"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ac641c4c0604bde5cedd4347b8e520620">09038</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ac641c4c0604bde5cedd4347b8e520620">reserved_25_27</a>               : 3;
<a name="l09039"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab116e5f38a595792cdab2c9b4aec069d">09039</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab116e5f38a595792cdab2c9b4aec069d">tim</a>                          : 1;
<a name="l09040"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a85e8986c39b35469a94b5e25a18a572a">09040</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a85e8986c39b35469a94b5e25a18a572a">rad</a>                          : 1;
<a name="l09041"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a1cd4657fb75092d854ff04b2c095e3e9">09041</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a1cd4657fb75092d854ff04b2c095e3e9">key</a>                          : 1;
<a name="l09042"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a65ab8f27cc19576f32fbca2ffe0c7ed2">09042</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a65ab8f27cc19576f32fbca2ffe0c7ed2">reserved_31_31</a>               : 1;
<a name="l09043"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ae48bb5a4c705ef973481d4c591337ddb">09043</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ae48bb5a4c705ef973481d4c591337ddb">sli</a>                          : 1;
<a name="l09044"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a164080e8fec992353ff0f5a54687151e">09044</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a164080e8fec992353ff0f5a54687151e">dpi</a>                          : 1;
<a name="l09045"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a908ba9036fa8b8d8b6d74f1a2a8d6418">09045</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a908ba9036fa8b8d8b6d74f1a2a8d6418">reserved_34_39</a>               : 6;
<a name="l09046"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#adbd995de942a38cad6a085ba315d70ed">09046</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#adbd995de942a38cad6a085ba315d70ed">dfa</a>                          : 1;
<a name="l09047"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#affb2c0695eb13f2e17609fbb066f6db5">09047</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#affb2c0695eb13f2e17609fbb066f6db5">reserved_41_47</a>               : 7;
<a name="l09048"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a97b76e5dcfcd8a9e4a3415941f8a9edd">09048</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a97b76e5dcfcd8a9e4a3415941f8a9edd">l2c</a>                          : 1;
<a name="l09049"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab9c64e4cace029cb72ea453cc0744d6f">09049</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#ab9c64e4cace029cb72ea453cc0744d6f">reserved_49_51</a>               : 3;
<a name="l09050"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#aaf4eb22e760ccd78ec94f1c6311bbffa">09050</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#aaf4eb22e760ccd78ec94f1c6311bbffa">trace</a>                        : 4;
<a name="l09051"></a><a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a7caca10dd2b6cc1f9697d8f8a278a902">09051</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__rml_1_1cvmx__ciu2__src__iox__int__rml__cn68xxp1.html#a7caca10dd2b6cc1f9697d8f8a278a902">reserved_56_63</a>               : 8;
<a name="l09052"></a>09052 <span class="preprocessor">#endif</span>
<a name="l09053"></a>09053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html#a811a2dcfebc5dd4fcf4f5368c4cd03ad">cn68xxp1</a>;
<a name="l09054"></a>09054 };
<a name="l09055"></a><a class="code" href="cvmx-ciu2-defs_8h.html#afef9b842b9950634c336f0d120e32004">09055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html" title="cvmx_ciu2_src_io::_int_rml">cvmx_ciu2_src_iox_int_rml</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__rml.html" title="cvmx_ciu2_src_io::_int_rml">cvmx_ciu2_src_iox_int_rml_t</a>;
<a name="l09056"></a>09056 <span class="comment"></span>
<a name="l09057"></a>09057 <span class="comment">/**</span>
<a name="l09058"></a>09058 <span class="comment"> * cvmx_ciu2_src_io#_int_wdog</span>
<a name="l09059"></a>09059 <span class="comment"> */</span>
<a name="l09060"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html">09060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html" title="cvmx_ciu2_src_io::_int_wdog">cvmx_ciu2_src_iox_int_wdog</a> {
<a name="l09061"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#a1122fe70bbfc13960ea476732d84db08">09061</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#a1122fe70bbfc13960ea476732d84db08">u64</a>;
<a name="l09062"></a><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html">09062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html">cvmx_ciu2_src_iox_int_wdog_s</a> {
<a name="l09063"></a>09063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09064"></a>09064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a810e48a97525fbc10f801ecd730164ae">reserved_32_63</a>               : 32;
<a name="l09065"></a>09065     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a509574171d8b8e9c6df716eeca41baed">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts source</span>
<a name="l09066"></a>09066 <span class="comment">                                                         CIU2_RAW_WDOG &amp; CIU2_EN_xx_yy_WDOG */</span>
<a name="l09067"></a>09067 <span class="preprocessor">#else</span>
<a name="l09068"></a><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a509574171d8b8e9c6df716eeca41baed">09068</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a509574171d8b8e9c6df716eeca41baed">wdog</a>                         : 32;
<a name="l09069"></a><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a810e48a97525fbc10f801ecd730164ae">09069</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html#a810e48a97525fbc10f801ecd730164ae">reserved_32_63</a>               : 32;
<a name="l09070"></a>09070 <span class="preprocessor">#endif</span>
<a name="l09071"></a>09071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#a096ece85540444ddefa44f344e6e0259">s</a>;
<a name="l09072"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#aa22f7bbb3c25e249a51778e3b7b3796b">09072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html">cvmx_ciu2_src_iox_int_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#aa22f7bbb3c25e249a51778e3b7b3796b">cn68xx</a>;
<a name="l09073"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#a5a8df71a214d9aafcc44ae96ea6bb661">09073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wdog_1_1cvmx__ciu2__src__iox__int__wdog__s.html">cvmx_ciu2_src_iox_int_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html#a5a8df71a214d9aafcc44ae96ea6bb661">cn68xxp1</a>;
<a name="l09074"></a>09074 };
<a name="l09075"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a01de65f143bf1aec87c44a8ad1e3a3dc">09075</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html" title="cvmx_ciu2_src_io::_int_wdog">cvmx_ciu2_src_iox_int_wdog</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__wdog.html" title="cvmx_ciu2_src_io::_int_wdog">cvmx_ciu2_src_iox_int_wdog_t</a>;
<a name="l09076"></a>09076 <span class="comment"></span>
<a name="l09077"></a>09077 <span class="comment">/**</span>
<a name="l09078"></a>09078 <span class="comment"> * cvmx_ciu2_src_io#_int_wrkq</span>
<a name="l09079"></a>09079 <span class="comment"> */</span>
<a name="l09080"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html">09080</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html" title="cvmx_ciu2_src_io::_int_wrkq">cvmx_ciu2_src_iox_int_wrkq</a> {
<a name="l09081"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ae31a518e78f2ff92b3a4ef829daec1d4">09081</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ae31a518e78f2ff92b3a4ef829daec1d4">u64</a>;
<a name="l09082"></a><a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html">09082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html">cvmx_ciu2_src_iox_int_wrkq_s</a> {
<a name="l09083"></a>09083 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09084"></a>09084 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html#a92795efd4c1af7e348e2cc66440cd150">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue intr source,</span>
<a name="l09085"></a>09085 <span class="comment">                                                         CIU2_RAW_WRKQ &amp; CIU2_EN_xx_yy_WRKQ */</span>
<a name="l09086"></a>09086 <span class="preprocessor">#else</span>
<a name="l09087"></a><a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html#a92795efd4c1af7e348e2cc66440cd150">09087</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html#a92795efd4c1af7e348e2cc66440cd150">workq</a>                        : 64;
<a name="l09088"></a>09088 <span class="preprocessor">#endif</span>
<a name="l09089"></a>09089 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#a0cf25304915093b729a3b5e4913d2620">s</a>;
<a name="l09090"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ad343ad0e3daa2e9f78dd5bd48369bc7b">09090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html">cvmx_ciu2_src_iox_int_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ad343ad0e3daa2e9f78dd5bd48369bc7b">cn68xx</a>;
<a name="l09091"></a><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ac6578d83750a1daf07bb9db9f554a571">09091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__iox__int__wrkq_1_1cvmx__ciu2__src__iox__int__wrkq__s.html">cvmx_ciu2_src_iox_int_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html#ac6578d83750a1daf07bb9db9f554a571">cn68xxp1</a>;
<a name="l09092"></a>09092 };
<a name="l09093"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ab32daa2d6411e16a8851a40723aacd42">09093</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html" title="cvmx_ciu2_src_io::_int_wrkq">cvmx_ciu2_src_iox_int_wrkq</a> <a class="code" href="unioncvmx__ciu2__src__iox__int__wrkq.html" title="cvmx_ciu2_src_io::_int_wrkq">cvmx_ciu2_src_iox_int_wrkq_t</a>;
<a name="l09094"></a>09094 <span class="comment"></span>
<a name="l09095"></a>09095 <span class="comment">/**</span>
<a name="l09096"></a>09096 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_gpio</span>
<a name="l09097"></a>09097 <span class="comment"> */</span>
<a name="l09098"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html">09098</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html" title="cvmx_ciu2_src_pp::_ip2_gpio">cvmx_ciu2_src_ppx_ip2_gpio</a> {
<a name="l09099"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#aa04de7a6bc16a7a1d76531b452efcd54">09099</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#aa04de7a6bc16a7a1d76531b452efcd54">u64</a>;
<a name="l09100"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html">09100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html">cvmx_ciu2_src_ppx_ip2_gpio_s</a> {
<a name="l09101"></a>09101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09102"></a>09102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#a120344ca5aab99f15fc74f98eacc0b40">reserved_16_63</a>               : 48;
<a name="l09103"></a>09103     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#aca0ecfb132fdc36a694b578c118d688e">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts source */</span>
<a name="l09104"></a>09104 <span class="preprocessor">#else</span>
<a name="l09105"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#aca0ecfb132fdc36a694b578c118d688e">09105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#aca0ecfb132fdc36a694b578c118d688e">gpio</a>                         : 16;
<a name="l09106"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#a120344ca5aab99f15fc74f98eacc0b40">09106</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html#a120344ca5aab99f15fc74f98eacc0b40">reserved_16_63</a>               : 48;
<a name="l09107"></a>09107 <span class="preprocessor">#endif</span>
<a name="l09108"></a>09108 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#aa1e7ef3483099f4936f03b9c1abeb68e">s</a>;
<a name="l09109"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#a6481d8780d544131812cc39481cea2b6">09109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html">cvmx_ciu2_src_ppx_ip2_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#a6481d8780d544131812cc39481cea2b6">cn68xx</a>;
<a name="l09110"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#a236c8eaa8390e98685ecdc753f6a3725">09110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__gpio_1_1cvmx__ciu2__src__ppx__ip2__gpio__s.html">cvmx_ciu2_src_ppx_ip2_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html#a236c8eaa8390e98685ecdc753f6a3725">cn68xxp1</a>;
<a name="l09111"></a>09111 };
<a name="l09112"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a268ff2e08f9de834794915fe3b555c88">09112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html" title="cvmx_ciu2_src_pp::_ip2_gpio">cvmx_ciu2_src_ppx_ip2_gpio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__gpio.html" title="cvmx_ciu2_src_pp::_ip2_gpio">cvmx_ciu2_src_ppx_ip2_gpio_t</a>;
<a name="l09113"></a>09113 <span class="comment"></span>
<a name="l09114"></a>09114 <span class="comment">/**</span>
<a name="l09115"></a>09115 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_io</span>
<a name="l09116"></a>09116 <span class="comment"> */</span>
<a name="l09117"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html">09117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html" title="cvmx_ciu2_src_pp::_ip2_io">cvmx_ciu2_src_ppx_ip2_io</a> {
<a name="l09118"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a8959a2b2945b33a7e54c029adc1ba353">09118</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a8959a2b2945b33a7e54c029adc1ba353">u64</a>;
<a name="l09119"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html">09119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html">cvmx_ciu2_src_ppx_ip2_io_s</a> {
<a name="l09120"></a>09120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09121"></a>09121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#aea875c80b84e535cae4ba54911569f41">reserved_34_63</a>               : 30;
<a name="l09122"></a>09122     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a6773a94406fe6756bba6fa6eeed3736d">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt source</span>
<a name="l09123"></a>09123 <span class="comment">                                                         CIU2_RAW_IO[PEM] &amp; CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l09124"></a>09124     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a34f2d8e5cf2c6a4744f36a86edc2e73a">reserved_18_31</a>               : 14;
<a name="l09125"></a>09125     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ac723e4c6165d5cb1d275b34f4b57148d">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA source</span>
<a name="l09126"></a>09126 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTA] &amp; CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l09127"></a>09127     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ab1ff1af10c6c2ae53f699e4ac3d219b4">reserved_13_15</a>               : 3;
<a name="l09128"></a>09128     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a7dcce5940799c94cd92603532fa3f24f">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit source</span>
<a name="l09129"></a>09129 <span class="comment">                                                         CIU2_RAW_IO[MSIRED] &amp; CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l09130"></a>09130 <span class="comment">                                                          This bit may not be functional in pass 1. */</span>
<a name="l09131"></a>09131     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a49fb9c0ab735a9db98c18ddc1442d8a4">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI source</span>
<a name="l09132"></a>09132 <span class="comment">                                                         CIU2_RAW_IO[PCI_MSI] &amp; CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l09133"></a>09133     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a1e46677af8756e7a3681c045b33694f7">reserved_4_7</a>                 : 4;
<a name="l09134"></a>09134     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a99a82e71e357fa2f8c5a996b9e3672bd">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt source</span>
<a name="l09135"></a>09135 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTR] &amp;CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l09136"></a>09136 <span class="preprocessor">#else</span>
<a name="l09137"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a99a82e71e357fa2f8c5a996b9e3672bd">09137</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a99a82e71e357fa2f8c5a996b9e3672bd">pci_intr</a>                     : 4;
<a name="l09138"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a1e46677af8756e7a3681c045b33694f7">09138</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a1e46677af8756e7a3681c045b33694f7">reserved_4_7</a>                 : 4;
<a name="l09139"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a49fb9c0ab735a9db98c18ddc1442d8a4">09139</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a49fb9c0ab735a9db98c18ddc1442d8a4">pci_msi</a>                      : 4;
<a name="l09140"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a7dcce5940799c94cd92603532fa3f24f">09140</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a7dcce5940799c94cd92603532fa3f24f">msired</a>                       : 1;
<a name="l09141"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ab1ff1af10c6c2ae53f699e4ac3d219b4">09141</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ab1ff1af10c6c2ae53f699e4ac3d219b4">reserved_13_15</a>               : 3;
<a name="l09142"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ac723e4c6165d5cb1d275b34f4b57148d">09142</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#ac723e4c6165d5cb1d275b34f4b57148d">pci_inta</a>                     : 2;
<a name="l09143"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a34f2d8e5cf2c6a4744f36a86edc2e73a">09143</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a34f2d8e5cf2c6a4744f36a86edc2e73a">reserved_18_31</a>               : 14;
<a name="l09144"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a6773a94406fe6756bba6fa6eeed3736d">09144</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#a6773a94406fe6756bba6fa6eeed3736d">pem</a>                          : 2;
<a name="l09145"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#aea875c80b84e535cae4ba54911569f41">09145</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html#aea875c80b84e535cae4ba54911569f41">reserved_34_63</a>               : 30;
<a name="l09146"></a>09146 <span class="preprocessor">#endif</span>
<a name="l09147"></a>09147 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a3351a697aa7d13e154a69386bde6bceb">s</a>;
<a name="l09148"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a2e36f16171235db5847e784f1305a157">09148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html">cvmx_ciu2_src_ppx_ip2_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a2e36f16171235db5847e784f1305a157">cn68xx</a>;
<a name="l09149"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a7c98da2a5c4b106bfadd7866c40f0d0e">09149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__io_1_1cvmx__ciu2__src__ppx__ip2__io__s.html">cvmx_ciu2_src_ppx_ip2_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html#a7c98da2a5c4b106bfadd7866c40f0d0e">cn68xxp1</a>;
<a name="l09150"></a>09150 };
<a name="l09151"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9b535201d553846b023eadac499a05fe">09151</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html" title="cvmx_ciu2_src_pp::_ip2_io">cvmx_ciu2_src_ppx_ip2_io</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__io.html" title="cvmx_ciu2_src_pp::_ip2_io">cvmx_ciu2_src_ppx_ip2_io_t</a>;
<a name="l09152"></a>09152 <span class="comment"></span>
<a name="l09153"></a>09153 <span class="comment">/**</span>
<a name="l09154"></a>09154 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_mbox</span>
<a name="l09155"></a>09155 <span class="comment"> */</span>
<a name="l09156"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html">09156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html" title="cvmx_ciu2_src_pp::_ip2_mbox">cvmx_ciu2_src_ppx_ip2_mbox</a> {
<a name="l09157"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#a120cf33181214714bc62df62087ccbf3">09157</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#a120cf33181214714bc62df62087ccbf3">u64</a>;
<a name="l09158"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html">09158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html">cvmx_ciu2_src_ppx_ip2_mbox_s</a> {
<a name="l09159"></a>09159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09160"></a>09160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#a22f4c70931b217f5f933617c4763fe87">reserved_4_63</a>                : 60;
<a name="l09161"></a>09161     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#adc803fb6a35a9a4e9bd5cc29ceaf24b1">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt Source (RAW &amp; ENABLE)</span>
<a name="l09162"></a>09162 <span class="comment">                                                         For CIU2_SRC_PPX_IPx_MBOX:</span>
<a name="l09163"></a>09163 <span class="comment">                                                         Four mailbox interrupts for entries 0-31</span>
<a name="l09164"></a>09164 <span class="comment">                                                         RAW &amp; ENABLE</span>
<a name="l09165"></a>09165 <span class="comment">                                                          [3]  is the or of &lt;31:24&gt; of CIU2_MBOX</span>
<a name="l09166"></a>09166 <span class="comment">                                                          [2]  is the or of &lt;23:16&gt; of CIU2_MBOX</span>
<a name="l09167"></a>09167 <span class="comment">                                                          [1]  is the or of &lt;15:8&gt; of CIU2_MBOX</span>
<a name="l09168"></a>09168 <span class="comment">                                                          [0]  is the or of &lt;7:0&gt; of CIU2_MBOX</span>
<a name="l09169"></a>09169 <span class="comment">                                                          CIU2_MBOX value can be read out via CSR address</span>
<a name="l09170"></a>09170 <span class="comment">                                                          CIU_MBOX_SET/CLR</span>
<a name="l09171"></a>09171 <span class="comment">                                                         For CIU2_SRC_IOX_INT_MBOX:</span>
<a name="l09172"></a>09172 <span class="comment">                                                           always zero */</span>
<a name="l09173"></a>09173 <span class="preprocessor">#else</span>
<a name="l09174"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#adc803fb6a35a9a4e9bd5cc29ceaf24b1">09174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#adc803fb6a35a9a4e9bd5cc29ceaf24b1">mbox</a>                         : 4;
<a name="l09175"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#a22f4c70931b217f5f933617c4763fe87">09175</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html#a22f4c70931b217f5f933617c4763fe87">reserved_4_63</a>                : 60;
<a name="l09176"></a>09176 <span class="preprocessor">#endif</span>
<a name="l09177"></a>09177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#afbb1bdf39ec3c4260f55af6c2c4eac73">s</a>;
<a name="l09178"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#aeef2ad7ddaef006067406ff2688fdaf2">09178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html">cvmx_ciu2_src_ppx_ip2_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#aeef2ad7ddaef006067406ff2688fdaf2">cn68xx</a>;
<a name="l09179"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#ac619a672a57a627cc6f6ee9013f1fe90">09179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mbox_1_1cvmx__ciu2__src__ppx__ip2__mbox__s.html">cvmx_ciu2_src_ppx_ip2_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html#ac619a672a57a627cc6f6ee9013f1fe90">cn68xxp1</a>;
<a name="l09180"></a>09180 };
<a name="l09181"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a20affe18c756b12fdb2bf71f0d783e36">09181</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html" title="cvmx_ciu2_src_pp::_ip2_mbox">cvmx_ciu2_src_ppx_ip2_mbox</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mbox.html" title="cvmx_ciu2_src_pp::_ip2_mbox">cvmx_ciu2_src_ppx_ip2_mbox_t</a>;
<a name="l09182"></a>09182 <span class="comment"></span>
<a name="l09183"></a>09183 <span class="comment">/**</span>
<a name="l09184"></a>09184 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_mem</span>
<a name="l09185"></a>09185 <span class="comment"> */</span>
<a name="l09186"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html">09186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html" title="cvmx_ciu2_src_pp::_ip2_mem">cvmx_ciu2_src_ppx_ip2_mem</a> {
<a name="l09187"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#a5032b795736fb031c56fbad53c97bf08">09187</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#a5032b795736fb031c56fbad53c97bf08">u64</a>;
<a name="l09188"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html">09188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html">cvmx_ciu2_src_ppx_ip2_mem_s</a> {
<a name="l09189"></a>09189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09190"></a>09190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ab125396adf563eacb8ffcd2b54ad4586">reserved_4_63</a>                : 60;
<a name="l09191"></a>09191     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ae3d443caaba951658df1d53c76754ae7">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt source</span>
<a name="l09192"></a>09192 <span class="comment">                                                         CIU2_RAW_MEM[LMC] &amp; CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l09193"></a>09193 <span class="preprocessor">#else</span>
<a name="l09194"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ae3d443caaba951658df1d53c76754ae7">09194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ae3d443caaba951658df1d53c76754ae7">lmc</a>                          : 4;
<a name="l09195"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ab125396adf563eacb8ffcd2b54ad4586">09195</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html#ab125396adf563eacb8ffcd2b54ad4586">reserved_4_63</a>                : 60;
<a name="l09196"></a>09196 <span class="preprocessor">#endif</span>
<a name="l09197"></a>09197 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#a10c426fc929707c3382007d00f610898">s</a>;
<a name="l09198"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#a549441b9da9918ffd938f02551622a06">09198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html">cvmx_ciu2_src_ppx_ip2_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#a549441b9da9918ffd938f02551622a06">cn68xx</a>;
<a name="l09199"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#adb8eb0adc789730c35bfd7b053ec8d30">09199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mem_1_1cvmx__ciu2__src__ppx__ip2__mem__s.html">cvmx_ciu2_src_ppx_ip2_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html#adb8eb0adc789730c35bfd7b053ec8d30">cn68xxp1</a>;
<a name="l09200"></a>09200 };
<a name="l09201"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a2f7e4d79b5118edb2681815e9e34d052">09201</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html" title="cvmx_ciu2_src_pp::_ip2_mem">cvmx_ciu2_src_ppx_ip2_mem</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mem.html" title="cvmx_ciu2_src_pp::_ip2_mem">cvmx_ciu2_src_ppx_ip2_mem_t</a>;
<a name="l09202"></a>09202 <span class="comment"></span>
<a name="l09203"></a>09203 <span class="comment">/**</span>
<a name="l09204"></a>09204 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_mio</span>
<a name="l09205"></a>09205 <span class="comment"> */</span>
<a name="l09206"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html">09206</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html" title="cvmx_ciu2_src_pp::_ip2_mio">cvmx_ciu2_src_ppx_ip2_mio</a> {
<a name="l09207"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#ab8c9e2566ef9a774166a2cda5c8f2bce">09207</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#ab8c9e2566ef9a774166a2cda5c8f2bce">u64</a>;
<a name="l09208"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html">09208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html">cvmx_ciu2_src_ppx_ip2_mio_s</a> {
<a name="l09209"></a>09209 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09210"></a>09210 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad279ac433223b1da92bc3664d3c9b43f">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt source</span>
<a name="l09211"></a>09211 <span class="comment">                                                         CIU2_RAW_MIO[RST] &amp; CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l09212"></a>09212     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#acebbdb3155b300c41040580e8cd1ffdc">reserved_49_62</a>               : 14;
<a name="l09213"></a>09213     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ae48105c19b5d43cc42cd06aba4737b08">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt source</span>
<a name="l09214"></a>09214 <span class="comment">                                                         CIU2_RAW_MIO[PTP] &amp; CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l09215"></a>09215     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#adc8514cb8704ada1418df33fe67ca505">reserved_45_47</a>               : 3;
<a name="l09216"></a>09216     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a6365e6d95f42abdfb0d81011eaba3996">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt source</span>
<a name="l09217"></a>09217 <span class="comment">                                                         CIU2_RAW_MIO[USB_HCI] &amp; CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l09218"></a>09218     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad8e7f4dddde24d91a7ffac0a235e3e20">reserved_41_43</a>               : 3;
<a name="l09219"></a>09219     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af466813aa3f42e1efedc227b06dea663">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt source</span>
<a name="l09220"></a>09220 <span class="comment">                                                         CIU2_RAW_MIO[USB_UCTL] &amp;CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l09221"></a>09221     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ac5d8bae2b8f26049242c3d19ec666bda">reserved_38_39</a>               : 2;
<a name="l09222"></a>09222     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7f396fd4f89bc382853469e1b37b1f90">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts source</span>
<a name="l09223"></a>09223 <span class="comment">                                                         CIU2_RAW_MIO[UART] &amp; CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l09224"></a>09224     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a14546a1746fbb8e4ab5a848e7fb31ec7">reserved_34_35</a>               : 2;
<a name="l09225"></a>09225     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9777e4b3db7a32ef96ec71ae3569f0e1">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt source</span>
<a name="l09226"></a>09226 <span class="comment">                                                         CIU2_RAW_MIO[TWSI] &amp; CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l09227"></a>09227     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7ef3388db233e587cb53fffe5ba6b4cd">reserved_19_31</a>               : 13;
<a name="l09228"></a>09228     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad2396a47be1383f2de99bac93fe0d463">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt source</span>
<a name="l09229"></a>09229 <span class="comment">                                                         CIU2_RAW_MIO[BOOTDMA] &amp; CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l09230"></a>09230     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#aafc6eb35ee421f0dd5d20052fbce3b69">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt source</span>
<a name="l09231"></a>09231 <span class="comment">                                                         CIU2_RAW_MIO[MIO] &amp; CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l09232"></a>09232     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af51bf4d499704f933915835479f16f05">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt source</span>
<a name="l09233"></a>09233 <span class="comment">                                                         CIU2_RAW_MIO[NAND] &amp; CIU2_EN_xx_yy_MIO[NANAD] */</span>
<a name="l09234"></a>09234     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a5267c61c53bfc42b28a8e9c399ddd47b">reserved_12_15</a>               : 4;
<a name="l09235"></a>09235     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9d08665bfd1fdeb752f473d69c98cc33">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts source</span>
<a name="l09236"></a>09236 <span class="comment">                                                         CIU2_RAW_MIO[TIMER] &amp; CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l09237"></a>09237     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a0cf1c55bc809dc7d142a961bce5adb30">reserved_3_7</a>                 : 5;
<a name="l09238"></a>09238     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad71ef6c8b709cfd60151edfc3cb830e5">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt source</span>
<a name="l09239"></a>09239 <span class="comment">                                                         CIU2_RAW_MIO[IPD_DRP] &amp; CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l09240"></a>09240     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a875d456bfc5a66e98f1e0c4b748970ea">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt source</span>
<a name="l09241"></a>09241 <span class="comment">                                                         CIU2_RAW_MIO[SSOIQ] &amp; CIU2_EN_xx_yy_MIO[SSOIQ] */</span>
<a name="l09242"></a>09242     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a3510e3f28f09a46380fd41ad4926b980">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port cnt threshold interrupt source</span>
<a name="l09243"></a>09243 <span class="comment">                                                         CIU2_RAW_MIO[IPDPPTHR] &amp;CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l09244"></a>09244 <span class="preprocessor">#else</span>
<a name="l09245"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a3510e3f28f09a46380fd41ad4926b980">09245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a3510e3f28f09a46380fd41ad4926b980">ipdppthr</a>                     : 1;
<a name="l09246"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a875d456bfc5a66e98f1e0c4b748970ea">09246</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a875d456bfc5a66e98f1e0c4b748970ea">ssoiq</a>                        : 1;
<a name="l09247"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad71ef6c8b709cfd60151edfc3cb830e5">09247</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad71ef6c8b709cfd60151edfc3cb830e5">ipd_drp</a>                      : 1;
<a name="l09248"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a0cf1c55bc809dc7d142a961bce5adb30">09248</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a0cf1c55bc809dc7d142a961bce5adb30">reserved_3_7</a>                 : 5;
<a name="l09249"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9d08665bfd1fdeb752f473d69c98cc33">09249</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9d08665bfd1fdeb752f473d69c98cc33">timer</a>                        : 4;
<a name="l09250"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a5267c61c53bfc42b28a8e9c399ddd47b">09250</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a5267c61c53bfc42b28a8e9c399ddd47b">reserved_12_15</a>               : 4;
<a name="l09251"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af51bf4d499704f933915835479f16f05">09251</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af51bf4d499704f933915835479f16f05">nand</a>                         : 1;
<a name="l09252"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#aafc6eb35ee421f0dd5d20052fbce3b69">09252</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#aafc6eb35ee421f0dd5d20052fbce3b69">mio</a>                          : 1;
<a name="l09253"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad2396a47be1383f2de99bac93fe0d463">09253</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad2396a47be1383f2de99bac93fe0d463">bootdma</a>                      : 1;
<a name="l09254"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7ef3388db233e587cb53fffe5ba6b4cd">09254</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7ef3388db233e587cb53fffe5ba6b4cd">reserved_19_31</a>               : 13;
<a name="l09255"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9777e4b3db7a32ef96ec71ae3569f0e1">09255</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a9777e4b3db7a32ef96ec71ae3569f0e1">twsi</a>                         : 2;
<a name="l09256"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a14546a1746fbb8e4ab5a848e7fb31ec7">09256</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a14546a1746fbb8e4ab5a848e7fb31ec7">reserved_34_35</a>               : 2;
<a name="l09257"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7f396fd4f89bc382853469e1b37b1f90">09257</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a7f396fd4f89bc382853469e1b37b1f90">uart</a>                         : 2;
<a name="l09258"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ac5d8bae2b8f26049242c3d19ec666bda">09258</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ac5d8bae2b8f26049242c3d19ec666bda">reserved_38_39</a>               : 2;
<a name="l09259"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af466813aa3f42e1efedc227b06dea663">09259</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#af466813aa3f42e1efedc227b06dea663">usb_uctl</a>                     : 1;
<a name="l09260"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad8e7f4dddde24d91a7ffac0a235e3e20">09260</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad8e7f4dddde24d91a7ffac0a235e3e20">reserved_41_43</a>               : 3;
<a name="l09261"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a6365e6d95f42abdfb0d81011eaba3996">09261</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#a6365e6d95f42abdfb0d81011eaba3996">usb_hci</a>                      : 1;
<a name="l09262"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#adc8514cb8704ada1418df33fe67ca505">09262</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#adc8514cb8704ada1418df33fe67ca505">reserved_45_47</a>               : 3;
<a name="l09263"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ae48105c19b5d43cc42cd06aba4737b08">09263</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ae48105c19b5d43cc42cd06aba4737b08">ptp</a>                          : 1;
<a name="l09264"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#acebbdb3155b300c41040580e8cd1ffdc">09264</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#acebbdb3155b300c41040580e8cd1ffdc">reserved_49_62</a>               : 14;
<a name="l09265"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad279ac433223b1da92bc3664d3c9b43f">09265</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html#ad279ac433223b1da92bc3664d3c9b43f">rst</a>                          : 1;
<a name="l09266"></a>09266 <span class="preprocessor">#endif</span>
<a name="l09267"></a>09267 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#a871b50d9854399efe991f15a36d46006">s</a>;
<a name="l09268"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#a67aa6cdff09ba551655228026970a18c">09268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html">cvmx_ciu2_src_ppx_ip2_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#a67aa6cdff09ba551655228026970a18c">cn68xx</a>;
<a name="l09269"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#a1458b12add490b6a82f613fbcd5249ce">09269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__mio_1_1cvmx__ciu2__src__ppx__ip2__mio__s.html">cvmx_ciu2_src_ppx_ip2_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html#a1458b12add490b6a82f613fbcd5249ce">cn68xxp1</a>;
<a name="l09270"></a>09270 };
<a name="l09271"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a8ea15e63af24fda6c3402300283ce395">09271</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html" title="cvmx_ciu2_src_pp::_ip2_mio">cvmx_ciu2_src_ppx_ip2_mio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__mio.html" title="cvmx_ciu2_src_pp::_ip2_mio">cvmx_ciu2_src_ppx_ip2_mio_t</a>;
<a name="l09272"></a>09272 <span class="comment"></span>
<a name="l09273"></a>09273 <span class="comment">/**</span>
<a name="l09274"></a>09274 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_pkt</span>
<a name="l09275"></a>09275 <span class="comment"> */</span>
<a name="l09276"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html">09276</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html" title="cvmx_ciu2_src_pp::_ip2_pkt">cvmx_ciu2_src_ppx_ip2_pkt</a> {
<a name="l09277"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#a493cf9dfb238066b030af6a3dc048e5c">09277</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#a493cf9dfb238066b030af6a3dc048e5c">u64</a>;
<a name="l09278"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html">09278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html">cvmx_ciu2_src_ppx_ip2_pkt_s</a> {
<a name="l09279"></a>09279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09280"></a>09280 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#acf413664d13525e41bf751eadcc7d0e4">reserved_54_63</a>               : 10;
<a name="l09281"></a>09281     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a327733179d39497a66fe98134edd9ba3">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupts source</span>
<a name="l09282"></a>09282 <span class="comment">                                                         CIU2_RAW_PKT[ILK_DRP] &amp; CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l09283"></a>09283     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5db49638bc65e0567277d51e91e5e950">reserved_49_51</a>               : 3;
<a name="l09284"></a>09284     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#aa14b50476ab3786f1893d8a3b4777702">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l09285"></a>09285 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l09286"></a>09286     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#afb635fd4b178a7f16be7ab4152f2a728">reserved_41_47</a>               : 7;
<a name="l09287"></a>09287     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a6543a6f9d51703602f3fde1d3bab8a1f">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l09288"></a>09288 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l09289"></a>09289     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a622606ca1c5d6ddcf8eb59c6cdf02100">reserved_33_39</a>               : 7;
<a name="l09290"></a>09290     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5a1e72eeb383238e34a307b92d134e15">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l09291"></a>09291 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l09292"></a>09292     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a352f318c94bb07ba7a4d86776b21b906">reserved_13_31</a>               : 19;
<a name="l09293"></a>09293     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a0748ac8252aac8ff92b627cc190060d5">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l09294"></a>09294 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l09295"></a>09295     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#ad9e29a28f18619a729fcb3af0132f1ee">reserved_5_7</a>                 : 3;
<a name="l09296"></a>09296     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a58061dc1e63359ebc509cf9d21a4ce87">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l09297"></a>09297 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l09298"></a>09298 <span class="preprocessor">#else</span>
<a name="l09299"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a58061dc1e63359ebc509cf9d21a4ce87">09299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a58061dc1e63359ebc509cf9d21a4ce87">agx</a>                          : 5;
<a name="l09300"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#ad9e29a28f18619a729fcb3af0132f1ee">09300</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#ad9e29a28f18619a729fcb3af0132f1ee">reserved_5_7</a>                 : 3;
<a name="l09301"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a0748ac8252aac8ff92b627cc190060d5">09301</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a0748ac8252aac8ff92b627cc190060d5">gmx_drp</a>                      : 5;
<a name="l09302"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a352f318c94bb07ba7a4d86776b21b906">09302</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a352f318c94bb07ba7a4d86776b21b906">reserved_13_31</a>               : 19;
<a name="l09303"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5a1e72eeb383238e34a307b92d134e15">09303</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5a1e72eeb383238e34a307b92d134e15">agl</a>                          : 1;
<a name="l09304"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a622606ca1c5d6ddcf8eb59c6cdf02100">09304</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a622606ca1c5d6ddcf8eb59c6cdf02100">reserved_33_39</a>               : 7;
<a name="l09305"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a6543a6f9d51703602f3fde1d3bab8a1f">09305</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a6543a6f9d51703602f3fde1d3bab8a1f">mii</a>                          : 1;
<a name="l09306"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#afb635fd4b178a7f16be7ab4152f2a728">09306</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#afb635fd4b178a7f16be7ab4152f2a728">reserved_41_47</a>               : 7;
<a name="l09307"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#aa14b50476ab3786f1893d8a3b4777702">09307</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#aa14b50476ab3786f1893d8a3b4777702">ilk</a>                          : 1;
<a name="l09308"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5db49638bc65e0567277d51e91e5e950">09308</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a5db49638bc65e0567277d51e91e5e950">reserved_49_51</a>               : 3;
<a name="l09309"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a327733179d39497a66fe98134edd9ba3">09309</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#a327733179d39497a66fe98134edd9ba3">ilk_drp</a>                      : 2;
<a name="l09310"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#acf413664d13525e41bf751eadcc7d0e4">09310</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html#acf413664d13525e41bf751eadcc7d0e4">reserved_54_63</a>               : 10;
<a name="l09311"></a>09311 <span class="preprocessor">#endif</span>
<a name="l09312"></a>09312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#aecf3594e28f17ff43ae6b99b32f20017">s</a>;
<a name="l09313"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#a2e7cc79ee87b7333ad2c8bd6d92f209b">09313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__s.html">cvmx_ciu2_src_ppx_ip2_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#a2e7cc79ee87b7333ad2c8bd6d92f209b">cn68xx</a>;
<a name="l09314"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html">09314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html">cvmx_ciu2_src_ppx_ip2_pkt_cn68xxp1</a> {
<a name="l09315"></a>09315 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09316"></a>09316 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#afad7467f568c75c3d8d24191991354c2">reserved_49_63</a>               : 15;
<a name="l09317"></a>09317     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a61e26d31c912132770fbb95d9bed500c">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l09318"></a>09318 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l09319"></a>09319     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#aebcd7ee0936ae8c6856b3682e18be2cf">reserved_41_47</a>               : 7;
<a name="l09320"></a>09320     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a71d97aab83629e154b17cfefaec04ff1">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l09321"></a>09321 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l09322"></a>09322     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a9d26cdb161cf2ac252a3e98e88d9fe38">reserved_33_39</a>               : 7;
<a name="l09323"></a>09323     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#ae0926586aa3a731125514d995b675132">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l09324"></a>09324 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l09325"></a>09325     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a4c136e1b8283725b6e654709c3edd9dd">reserved_13_31</a>               : 19;
<a name="l09326"></a>09326     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a492aaba81d987bb14f9136fe55278e87">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l09327"></a>09327 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l09328"></a>09328     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a31d45741bb3aaa81e17a9aa540ee8786">reserved_5_7</a>                 : 3;
<a name="l09329"></a>09329     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a03e1edb7285f395687f8033d66b4d375">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l09330"></a>09330 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l09331"></a>09331 <span class="preprocessor">#else</span>
<a name="l09332"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a03e1edb7285f395687f8033d66b4d375">09332</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a03e1edb7285f395687f8033d66b4d375">agx</a>                          : 5;
<a name="l09333"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a31d45741bb3aaa81e17a9aa540ee8786">09333</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a31d45741bb3aaa81e17a9aa540ee8786">reserved_5_7</a>                 : 3;
<a name="l09334"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a492aaba81d987bb14f9136fe55278e87">09334</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a492aaba81d987bb14f9136fe55278e87">gmx_drp</a>                      : 5;
<a name="l09335"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a4c136e1b8283725b6e654709c3edd9dd">09335</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a4c136e1b8283725b6e654709c3edd9dd">reserved_13_31</a>               : 19;
<a name="l09336"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#ae0926586aa3a731125514d995b675132">09336</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#ae0926586aa3a731125514d995b675132">agl</a>                          : 1;
<a name="l09337"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a9d26cdb161cf2ac252a3e98e88d9fe38">09337</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a9d26cdb161cf2ac252a3e98e88d9fe38">reserved_33_39</a>               : 7;
<a name="l09338"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a71d97aab83629e154b17cfefaec04ff1">09338</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a71d97aab83629e154b17cfefaec04ff1">mii</a>                          : 1;
<a name="l09339"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#aebcd7ee0936ae8c6856b3682e18be2cf">09339</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#aebcd7ee0936ae8c6856b3682e18be2cf">reserved_41_47</a>               : 7;
<a name="l09340"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a61e26d31c912132770fbb95d9bed500c">09340</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#a61e26d31c912132770fbb95d9bed500c">ilk</a>                          : 1;
<a name="l09341"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#afad7467f568c75c3d8d24191991354c2">09341</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__pkt_1_1cvmx__ciu2__src__ppx__ip2__pkt__cn68xxp1.html#afad7467f568c75c3d8d24191991354c2">reserved_49_63</a>               : 15;
<a name="l09342"></a>09342 <span class="preprocessor">#endif</span>
<a name="l09343"></a>09343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html#a32c633af49230e94e842d464b792d496">cn68xxp1</a>;
<a name="l09344"></a>09344 };
<a name="l09345"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9ee5f4149dd55646cb1d548ff26e7ea1">09345</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html" title="cvmx_ciu2_src_pp::_ip2_pkt">cvmx_ciu2_src_ppx_ip2_pkt</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__pkt.html" title="cvmx_ciu2_src_pp::_ip2_pkt">cvmx_ciu2_src_ppx_ip2_pkt_t</a>;
<a name="l09346"></a>09346 <span class="comment"></span>
<a name="l09347"></a>09347 <span class="comment">/**</span>
<a name="l09348"></a>09348 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_rml</span>
<a name="l09349"></a>09349 <span class="comment"> */</span>
<a name="l09350"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html">09350</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html" title="cvmx_ciu2_src_pp::_ip2_rml">cvmx_ciu2_src_ppx_ip2_rml</a> {
<a name="l09351"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#a9f26e7a5be56ae12d8f663a9956be8f6">09351</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#a9f26e7a5be56ae12d8f663a9956be8f6">u64</a>;
<a name="l09352"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html">09352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html">cvmx_ciu2_src_ppx_ip2_rml_s</a> {
<a name="l09353"></a>09353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09354"></a>09354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad67072ad1d98578751c82099bb3c4afa">reserved_56_63</a>               : 8;
<a name="l09355"></a>09355     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a2f90e7126f6d93ae2be9d6a62ee04921">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l09356"></a>09356 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l09357"></a>09357     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad1cf9e1923feb2f089754cbbcf3b90d1">reserved_49_51</a>               : 3;
<a name="l09358"></a>09358     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aba83c9fd4273dc415a3fdd5cf6f342b0">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l09359"></a>09359 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l09360"></a>09360     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afec120d89a2bc52ad66567db8723dee6">reserved_41_47</a>               : 7;
<a name="l09361"></a>09361     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ae58a13f561d6929b22b60d36919e4c5a">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l09362"></a>09362 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l09363"></a>09363     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a253cf2de1543512fdd90e56f8982c1c3">reserved_37_39</a>               : 3;
<a name="l09364"></a>09364     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa42f78a17a938d709072a435c9eb7588">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l09365"></a>09365 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l09366"></a>09366     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#af11781039f83d80a433f41fcf704e3a5">reserved_34_35</a>               : 2;
<a name="l09367"></a>09367     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aceb9bee679ea6f190d3b397ddf0ea1b2">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l09368"></a>09368 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l09369"></a>09369     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8e718811918674fe2cc7f0704ddb03d1">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l09370"></a>09370 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l09371"></a>09371     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ab37e56135608bd5999479fbbd2577775">reserved_31_31</a>               : 1;
<a name="l09372"></a>09372     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad7094290c96e7fb407ae5fd8c4194415">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l09373"></a>09373 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l09374"></a>09374     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa5f8792d78c1221b96fa98af54eaa3ac">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l09375"></a>09375 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l09376"></a>09376     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a36329dba4a47da2ee627fbd3baea0fae">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l09377"></a>09377 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l09378"></a>09378     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#adbf5dae2a1306ae15ff69108a1b27a2e">reserved_25_27</a>               : 3;
<a name="l09379"></a>09379     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8c8f937021366936d6bc70892c4bfc74">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l09380"></a>09380 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l09381"></a>09381     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a71e59583d9f3918a177aedece9c4e202">reserved_17_23</a>               : 7;
<a name="l09382"></a>09382     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aab01799a166f86b4e19e87b1d195a0a2">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l09383"></a>09383 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l09384"></a>09384     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afc4bf7c5048240a5af4001414f5fc97c">reserved_8_15</a>                : 8;
<a name="l09385"></a>09385     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8961914a67880e7c5fa5e964bf461465">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l09386"></a>09386 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l09387"></a>09387     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a13a50adac75360af878c24042d9f0ff5">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l09388"></a>09388 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l09389"></a>09389     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3de528393924265b7e86656082569044">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l09390"></a>09390 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l09391"></a>09391     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a35a54bfe4c732039bf6d796a3b631dc6">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l09392"></a>09392 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l09393"></a>09393     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8fcb9f72afd131303af5e9f3b0f7b782">reserved_1_3</a>                 : 3;
<a name="l09394"></a>09394     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3ca694d50011867ba58a2364da986b58">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l09395"></a>09395 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l09396"></a>09396 <span class="preprocessor">#else</span>
<a name="l09397"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3ca694d50011867ba58a2364da986b58">09397</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3ca694d50011867ba58a2364da986b58">iob</a>                          : 1;
<a name="l09398"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8fcb9f72afd131303af5e9f3b0f7b782">09398</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8fcb9f72afd131303af5e9f3b0f7b782">reserved_1_3</a>                 : 3;
<a name="l09399"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a35a54bfe4c732039bf6d796a3b631dc6">09399</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a35a54bfe4c732039bf6d796a3b631dc6">fpa</a>                          : 1;
<a name="l09400"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3de528393924265b7e86656082569044">09400</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a3de528393924265b7e86656082569044">ipd</a>                          : 1;
<a name="l09401"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a13a50adac75360af878c24042d9f0ff5">09401</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a13a50adac75360af878c24042d9f0ff5">pip</a>                          : 1;
<a name="l09402"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8961914a67880e7c5fa5e964bf461465">09402</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8961914a67880e7c5fa5e964bf461465">pko</a>                          : 1;
<a name="l09403"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afc4bf7c5048240a5af4001414f5fc97c">09403</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afc4bf7c5048240a5af4001414f5fc97c">reserved_8_15</a>                : 8;
<a name="l09404"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aab01799a166f86b4e19e87b1d195a0a2">09404</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aab01799a166f86b4e19e87b1d195a0a2">sso</a>                          : 1;
<a name="l09405"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a71e59583d9f3918a177aedece9c4e202">09405</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a71e59583d9f3918a177aedece9c4e202">reserved_17_23</a>               : 7;
<a name="l09406"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8c8f937021366936d6bc70892c4bfc74">09406</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8c8f937021366936d6bc70892c4bfc74">zip</a>                          : 1;
<a name="l09407"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#adbf5dae2a1306ae15ff69108a1b27a2e">09407</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#adbf5dae2a1306ae15ff69108a1b27a2e">reserved_25_27</a>               : 3;
<a name="l09408"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a36329dba4a47da2ee627fbd3baea0fae">09408</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a36329dba4a47da2ee627fbd3baea0fae">tim</a>                          : 1;
<a name="l09409"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa5f8792d78c1221b96fa98af54eaa3ac">09409</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa5f8792d78c1221b96fa98af54eaa3ac">rad</a>                          : 1;
<a name="l09410"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad7094290c96e7fb407ae5fd8c4194415">09410</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad7094290c96e7fb407ae5fd8c4194415">key</a>                          : 1;
<a name="l09411"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ab37e56135608bd5999479fbbd2577775">09411</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ab37e56135608bd5999479fbbd2577775">reserved_31_31</a>               : 1;
<a name="l09412"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8e718811918674fe2cc7f0704ddb03d1">09412</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a8e718811918674fe2cc7f0704ddb03d1">sli</a>                          : 1;
<a name="l09413"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aceb9bee679ea6f190d3b397ddf0ea1b2">09413</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aceb9bee679ea6f190d3b397ddf0ea1b2">dpi</a>                          : 1;
<a name="l09414"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#af11781039f83d80a433f41fcf704e3a5">09414</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#af11781039f83d80a433f41fcf704e3a5">reserved_34_35</a>               : 2;
<a name="l09415"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa42f78a17a938d709072a435c9eb7588">09415</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aa42f78a17a938d709072a435c9eb7588">dpi_dma</a>                      : 1;
<a name="l09416"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a253cf2de1543512fdd90e56f8982c1c3">09416</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a253cf2de1543512fdd90e56f8982c1c3">reserved_37_39</a>               : 3;
<a name="l09417"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ae58a13f561d6929b22b60d36919e4c5a">09417</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ae58a13f561d6929b22b60d36919e4c5a">dfa</a>                          : 1;
<a name="l09418"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afec120d89a2bc52ad66567db8723dee6">09418</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#afec120d89a2bc52ad66567db8723dee6">reserved_41_47</a>               : 7;
<a name="l09419"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aba83c9fd4273dc415a3fdd5cf6f342b0">09419</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#aba83c9fd4273dc415a3fdd5cf6f342b0">l2c</a>                          : 1;
<a name="l09420"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad1cf9e1923feb2f089754cbbcf3b90d1">09420</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad1cf9e1923feb2f089754cbbcf3b90d1">reserved_49_51</a>               : 3;
<a name="l09421"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a2f90e7126f6d93ae2be9d6a62ee04921">09421</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#a2f90e7126f6d93ae2be9d6a62ee04921">trace</a>                        : 4;
<a name="l09422"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad67072ad1d98578751c82099bb3c4afa">09422</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html#ad67072ad1d98578751c82099bb3c4afa">reserved_56_63</a>               : 8;
<a name="l09423"></a>09423 <span class="preprocessor">#endif</span>
<a name="l09424"></a>09424 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#a56d440a38224d39a9496f6be29a3b733">s</a>;
<a name="l09425"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#a7dbcdc65bdf07cfabaddcfb3f8fed494">09425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__s.html">cvmx_ciu2_src_ppx_ip2_rml_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#a7dbcdc65bdf07cfabaddcfb3f8fed494">cn68xx</a>;
<a name="l09426"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html">09426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html">cvmx_ciu2_src_ppx_ip2_rml_cn68xxp1</a> {
<a name="l09427"></a>09427 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09428"></a>09428 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abe7d8c823a3944411bc202926cd20eaf">reserved_56_63</a>               : 8;
<a name="l09429"></a>09429     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a1ce3a61b6efa0c949a23bc12a7bfaff2">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l09430"></a>09430 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l09431"></a>09431     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a95014f546c1b1f45a93907c073699f87">reserved_49_51</a>               : 3;
<a name="l09432"></a>09432     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a98bebc5ecd854c8ac014d9119e8ad811">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l09433"></a>09433 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l09434"></a>09434     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac5372629582a5eb1ebf65db7d9db8fcf">reserved_41_47</a>               : 7;
<a name="l09435"></a>09435     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae295825f092a177960b811ca06a09fd8">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l09436"></a>09436 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l09437"></a>09437     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abb0a165139a0850b32bc033e9493bd03">reserved_34_39</a>               : 6;
<a name="l09438"></a>09438     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a559c67f86bfd2207ca3138294da20839">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l09439"></a>09439 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l09440"></a>09440     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a333b0e060f267aeef3d10e68fba42020">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l09441"></a>09441 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l09442"></a>09442     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a05b0841120d77da95310aed9e968a0e6">reserved_31_31</a>               : 1;
<a name="l09443"></a>09443     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#aeeb2dc26e2fe8aa8df3e7875a00efaea">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l09444"></a>09444 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l09445"></a>09445     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3675cfaca085874d5b228fb96ee34abd">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l09446"></a>09446 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l09447"></a>09447     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a28d857dd08a1ce4b326e4bb42f91b1a5">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l09448"></a>09448 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l09449"></a>09449     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a7f93daacfd237daa28b6d36289f55197">reserved_25_27</a>               : 3;
<a name="l09450"></a>09450     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abcfaf67eff3aacbf9fd7c440a1c3f61c">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l09451"></a>09451 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l09452"></a>09452     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a157baf8b852a0ad0e9942207834a1892">reserved_17_23</a>               : 7;
<a name="l09453"></a>09453     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3ae9e4f573defac1403e36a9e1cf22ed">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l09454"></a>09454 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l09455"></a>09455     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a36c0ad8496ddef6d95e0179befd18659">reserved_8_15</a>                : 8;
<a name="l09456"></a>09456     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ade409810c16ce3fb52d7110e2f09dca9">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l09457"></a>09457 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l09458"></a>09458     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a61157202e8fa9a567764466d1157e99b">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l09459"></a>09459 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l09460"></a>09460     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae80ff27cb8f59d3ca6dda8709576c4fd">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l09461"></a>09461 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l09462"></a>09462     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac6bc4952d263f982504408e99f91941d">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l09463"></a>09463 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l09464"></a>09464     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a153b806945d993415695e8788730a2de">reserved_1_3</a>                 : 3;
<a name="l09465"></a>09465     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#acc6a7dbc445a7c2120e4aa2df537a956">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l09466"></a>09466 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l09467"></a>09467 <span class="preprocessor">#else</span>
<a name="l09468"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#acc6a7dbc445a7c2120e4aa2df537a956">09468</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#acc6a7dbc445a7c2120e4aa2df537a956">iob</a>                          : 1;
<a name="l09469"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a153b806945d993415695e8788730a2de">09469</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a153b806945d993415695e8788730a2de">reserved_1_3</a>                 : 3;
<a name="l09470"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac6bc4952d263f982504408e99f91941d">09470</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac6bc4952d263f982504408e99f91941d">fpa</a>                          : 1;
<a name="l09471"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae80ff27cb8f59d3ca6dda8709576c4fd">09471</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae80ff27cb8f59d3ca6dda8709576c4fd">ipd</a>                          : 1;
<a name="l09472"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a61157202e8fa9a567764466d1157e99b">09472</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a61157202e8fa9a567764466d1157e99b">pip</a>                          : 1;
<a name="l09473"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ade409810c16ce3fb52d7110e2f09dca9">09473</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ade409810c16ce3fb52d7110e2f09dca9">pko</a>                          : 1;
<a name="l09474"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a36c0ad8496ddef6d95e0179befd18659">09474</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a36c0ad8496ddef6d95e0179befd18659">reserved_8_15</a>                : 8;
<a name="l09475"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3ae9e4f573defac1403e36a9e1cf22ed">09475</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3ae9e4f573defac1403e36a9e1cf22ed">sso</a>                          : 1;
<a name="l09476"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a157baf8b852a0ad0e9942207834a1892">09476</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a157baf8b852a0ad0e9942207834a1892">reserved_17_23</a>               : 7;
<a name="l09477"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abcfaf67eff3aacbf9fd7c440a1c3f61c">09477</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abcfaf67eff3aacbf9fd7c440a1c3f61c">zip</a>                          : 1;
<a name="l09478"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a7f93daacfd237daa28b6d36289f55197">09478</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a7f93daacfd237daa28b6d36289f55197">reserved_25_27</a>               : 3;
<a name="l09479"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a28d857dd08a1ce4b326e4bb42f91b1a5">09479</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a28d857dd08a1ce4b326e4bb42f91b1a5">tim</a>                          : 1;
<a name="l09480"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3675cfaca085874d5b228fb96ee34abd">09480</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a3675cfaca085874d5b228fb96ee34abd">rad</a>                          : 1;
<a name="l09481"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#aeeb2dc26e2fe8aa8df3e7875a00efaea">09481</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#aeeb2dc26e2fe8aa8df3e7875a00efaea">key</a>                          : 1;
<a name="l09482"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a05b0841120d77da95310aed9e968a0e6">09482</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a05b0841120d77da95310aed9e968a0e6">reserved_31_31</a>               : 1;
<a name="l09483"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a333b0e060f267aeef3d10e68fba42020">09483</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a333b0e060f267aeef3d10e68fba42020">sli</a>                          : 1;
<a name="l09484"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a559c67f86bfd2207ca3138294da20839">09484</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a559c67f86bfd2207ca3138294da20839">dpi</a>                          : 1;
<a name="l09485"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abb0a165139a0850b32bc033e9493bd03">09485</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abb0a165139a0850b32bc033e9493bd03">reserved_34_39</a>               : 6;
<a name="l09486"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae295825f092a177960b811ca06a09fd8">09486</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ae295825f092a177960b811ca06a09fd8">dfa</a>                          : 1;
<a name="l09487"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac5372629582a5eb1ebf65db7d9db8fcf">09487</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#ac5372629582a5eb1ebf65db7d9db8fcf">reserved_41_47</a>               : 7;
<a name="l09488"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a98bebc5ecd854c8ac014d9119e8ad811">09488</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a98bebc5ecd854c8ac014d9119e8ad811">l2c</a>                          : 1;
<a name="l09489"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a95014f546c1b1f45a93907c073699f87">09489</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a95014f546c1b1f45a93907c073699f87">reserved_49_51</a>               : 3;
<a name="l09490"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a1ce3a61b6efa0c949a23bc12a7bfaff2">09490</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#a1ce3a61b6efa0c949a23bc12a7bfaff2">trace</a>                        : 4;
<a name="l09491"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abe7d8c823a3944411bc202926cd20eaf">09491</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__rml_1_1cvmx__ciu2__src__ppx__ip2__rml__cn68xxp1.html#abe7d8c823a3944411bc202926cd20eaf">reserved_56_63</a>               : 8;
<a name="l09492"></a>09492 <span class="preprocessor">#endif</span>
<a name="l09493"></a>09493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html#ae144ee22fb30dd16953653afd7b8018a">cn68xxp1</a>;
<a name="l09494"></a>09494 };
<a name="l09495"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a635c85a2e992b9cefd8b83ec2f70ad41">09495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html" title="cvmx_ciu2_src_pp::_ip2_rml">cvmx_ciu2_src_ppx_ip2_rml</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__rml.html" title="cvmx_ciu2_src_pp::_ip2_rml">cvmx_ciu2_src_ppx_ip2_rml_t</a>;
<a name="l09496"></a>09496 <span class="comment"></span>
<a name="l09497"></a>09497 <span class="comment">/**</span>
<a name="l09498"></a>09498 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_wdog</span>
<a name="l09499"></a>09499 <span class="comment"> */</span>
<a name="l09500"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html">09500</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html" title="cvmx_ciu2_src_pp::_ip2_wdog">cvmx_ciu2_src_ppx_ip2_wdog</a> {
<a name="l09501"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#aeee7f62eb2a5f2b9d021dc0a3e22188a">09501</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#aeee7f62eb2a5f2b9d021dc0a3e22188a">u64</a>;
<a name="l09502"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html">09502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html">cvmx_ciu2_src_ppx_ip2_wdog_s</a> {
<a name="l09503"></a>09503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09504"></a>09504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a3ffebc1033b5169e3edbf07e41e8ba88">reserved_32_63</a>               : 32;
<a name="l09505"></a>09505     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a9dd6e1202fe42ec874804976dfb1de19">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts source</span>
<a name="l09506"></a>09506 <span class="comment">                                                         CIU2_RAW_WDOG &amp; CIU2_EN_xx_yy_WDOG */</span>
<a name="l09507"></a>09507 <span class="preprocessor">#else</span>
<a name="l09508"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a9dd6e1202fe42ec874804976dfb1de19">09508</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a9dd6e1202fe42ec874804976dfb1de19">wdog</a>                         : 32;
<a name="l09509"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a3ffebc1033b5169e3edbf07e41e8ba88">09509</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html#a3ffebc1033b5169e3edbf07e41e8ba88">reserved_32_63</a>               : 32;
<a name="l09510"></a>09510 <span class="preprocessor">#endif</span>
<a name="l09511"></a>09511 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#a67079c795cbcc5163e735d41c826f6d7">s</a>;
<a name="l09512"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#a27107923335ad90da64aa713ceaa4b9d">09512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html">cvmx_ciu2_src_ppx_ip2_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#a27107923335ad90da64aa713ceaa4b9d">cn68xx</a>;
<a name="l09513"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#aff3c747053f8b1e09921323b1d064c97">09513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wdog_1_1cvmx__ciu2__src__ppx__ip2__wdog__s.html">cvmx_ciu2_src_ppx_ip2_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html#aff3c747053f8b1e09921323b1d064c97">cn68xxp1</a>;
<a name="l09514"></a>09514 };
<a name="l09515"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6951b52a648c2c15261e79c39f44f350">09515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html" title="cvmx_ciu2_src_pp::_ip2_wdog">cvmx_ciu2_src_ppx_ip2_wdog</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wdog.html" title="cvmx_ciu2_src_pp::_ip2_wdog">cvmx_ciu2_src_ppx_ip2_wdog_t</a>;
<a name="l09516"></a>09516 <span class="comment"></span>
<a name="l09517"></a>09517 <span class="comment">/**</span>
<a name="l09518"></a>09518 <span class="comment"> * cvmx_ciu2_src_pp#_ip2_wrkq</span>
<a name="l09519"></a>09519 <span class="comment"> *</span>
<a name="l09520"></a>09520 <span class="comment"> * All SRC values is generated by AND Raw value (CIU2_RAW_XXX) with CIU2_EN_PPX_IPx_XXX</span>
<a name="l09521"></a>09521 <span class="comment"> *</span>
<a name="l09522"></a>09522 <span class="comment"> */</span>
<a name="l09523"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html">09523</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html" title="cvmx_ciu2_src_pp::_ip2_wrkq">cvmx_ciu2_src_ppx_ip2_wrkq</a> {
<a name="l09524"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#ab3892f809933b5615669bd0200c44c94">09524</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#ab3892f809933b5615669bd0200c44c94">u64</a>;
<a name="l09525"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html">09525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html">cvmx_ciu2_src_ppx_ip2_wrkq_s</a> {
<a name="l09526"></a>09526 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09527"></a>09527 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html#aadeb18effccc0e8b10c6920844631fd1">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue intr source,</span>
<a name="l09528"></a>09528 <span class="comment">                                                         CIU2_RAW_WRKQ &amp; CIU2_EN_xx_yy_WRKQ */</span>
<a name="l09529"></a>09529 <span class="preprocessor">#else</span>
<a name="l09530"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html#aadeb18effccc0e8b10c6920844631fd1">09530</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html#aadeb18effccc0e8b10c6920844631fd1">workq</a>                        : 64;
<a name="l09531"></a>09531 <span class="preprocessor">#endif</span>
<a name="l09532"></a>09532 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#a9486987da856a876f2be82644abdd2f8">s</a>;
<a name="l09533"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#a7f6306e71f2867454e28e805bb323a47">09533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html">cvmx_ciu2_src_ppx_ip2_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#a7f6306e71f2867454e28e805bb323a47">cn68xx</a>;
<a name="l09534"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#af8b5df70e98fc316c4182727f348bb8a">09534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip2__wrkq_1_1cvmx__ciu2__src__ppx__ip2__wrkq__s.html">cvmx_ciu2_src_ppx_ip2_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html#af8b5df70e98fc316c4182727f348bb8a">cn68xxp1</a>;
<a name="l09535"></a>09535 };
<a name="l09536"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a59968a01262e24f9090069c1bc577572">09536</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html" title="cvmx_ciu2_src_pp::_ip2_wrkq">cvmx_ciu2_src_ppx_ip2_wrkq</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip2__wrkq.html" title="cvmx_ciu2_src_pp::_ip2_wrkq">cvmx_ciu2_src_ppx_ip2_wrkq_t</a>;
<a name="l09537"></a>09537 <span class="comment"></span>
<a name="l09538"></a>09538 <span class="comment">/**</span>
<a name="l09539"></a>09539 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_gpio</span>
<a name="l09540"></a>09540 <span class="comment"> */</span>
<a name="l09541"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html">09541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html" title="cvmx_ciu2_src_pp::_ip3_gpio">cvmx_ciu2_src_ppx_ip3_gpio</a> {
<a name="l09542"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a68ad2c047b419922798de20ec3747d24">09542</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a68ad2c047b419922798de20ec3747d24">u64</a>;
<a name="l09543"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html">09543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html">cvmx_ciu2_src_ppx_ip3_gpio_s</a> {
<a name="l09544"></a>09544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09545"></a>09545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#ade0e09c333c1bc00644789e0f80904d6">reserved_16_63</a>               : 48;
<a name="l09546"></a>09546     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#aac6d8878c870f6e928af101512949728">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts source */</span>
<a name="l09547"></a>09547 <span class="preprocessor">#else</span>
<a name="l09548"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#aac6d8878c870f6e928af101512949728">09548</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#aac6d8878c870f6e928af101512949728">gpio</a>                         : 16;
<a name="l09549"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#ade0e09c333c1bc00644789e0f80904d6">09549</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html#ade0e09c333c1bc00644789e0f80904d6">reserved_16_63</a>               : 48;
<a name="l09550"></a>09550 <span class="preprocessor">#endif</span>
<a name="l09551"></a>09551 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a0463c41a16a44349a8737e3abb644cfa">s</a>;
<a name="l09552"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a390c40a7a85f3327fcc08b48a3b10668">09552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html">cvmx_ciu2_src_ppx_ip3_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a390c40a7a85f3327fcc08b48a3b10668">cn68xx</a>;
<a name="l09553"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a731ac596c4d44429f998855fe1cef4a5">09553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__gpio_1_1cvmx__ciu2__src__ppx__ip3__gpio__s.html">cvmx_ciu2_src_ppx_ip3_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html#a731ac596c4d44429f998855fe1cef4a5">cn68xxp1</a>;
<a name="l09554"></a>09554 };
<a name="l09555"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af8d11a3fcd953eacdf8087241faa6d50">09555</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html" title="cvmx_ciu2_src_pp::_ip3_gpio">cvmx_ciu2_src_ppx_ip3_gpio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__gpio.html" title="cvmx_ciu2_src_pp::_ip3_gpio">cvmx_ciu2_src_ppx_ip3_gpio_t</a>;
<a name="l09556"></a>09556 <span class="comment"></span>
<a name="l09557"></a>09557 <span class="comment">/**</span>
<a name="l09558"></a>09558 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_io</span>
<a name="l09559"></a>09559 <span class="comment"> */</span>
<a name="l09560"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html">09560</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html" title="cvmx_ciu2_src_pp::_ip3_io">cvmx_ciu2_src_ppx_ip3_io</a> {
<a name="l09561"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a5578b9c7d18f9cca5584711d30c5bfd9">09561</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a5578b9c7d18f9cca5584711d30c5bfd9">u64</a>;
<a name="l09562"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html">09562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html">cvmx_ciu2_src_ppx_ip3_io_s</a> {
<a name="l09563"></a>09563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09564"></a>09564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab77697f2997dcd852195d04eabf7b6c9">reserved_34_63</a>               : 30;
<a name="l09565"></a>09565     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab016d63c9bd9bee8caba0485c90813fc">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt source</span>
<a name="l09566"></a>09566 <span class="comment">                                                         CIU2_RAW_IO[PEM] &amp; CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l09567"></a>09567     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a3c15d72c4bf0f8b2b5510b8ccdd77db2">reserved_18_31</a>               : 14;
<a name="l09568"></a>09568     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aa49d887e7a46f7da7c9285b7884e212b">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA source</span>
<a name="l09569"></a>09569 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTA] &amp; CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l09570"></a>09570     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a7599012e2bc29cdd07bacd3d45a12b08">reserved_13_15</a>               : 3;
<a name="l09571"></a>09571     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a223239165b0eb401079a679a1301d864">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit source</span>
<a name="l09572"></a>09572 <span class="comment">                                                         CIU2_RAW_IO[MSIRED] &amp; CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l09573"></a>09573 <span class="comment">                                                          This bit may not be functional in pass 1. */</span>
<a name="l09574"></a>09574     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a221a6b16af9425699afed834fb3e5e3e">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI source</span>
<a name="l09575"></a>09575 <span class="comment">                                                         CIU2_RAW_IO[PCI_MSI] &amp; CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l09576"></a>09576     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aebb2cceadbc5203389237a58c3135276">reserved_4_7</a>                 : 4;
<a name="l09577"></a>09577     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aafb39c134577af87cd9bef5dc89a3a16">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt source</span>
<a name="l09578"></a>09578 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTR] &amp;CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l09579"></a>09579 <span class="preprocessor">#else</span>
<a name="l09580"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aafb39c134577af87cd9bef5dc89a3a16">09580</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aafb39c134577af87cd9bef5dc89a3a16">pci_intr</a>                     : 4;
<a name="l09581"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aebb2cceadbc5203389237a58c3135276">09581</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aebb2cceadbc5203389237a58c3135276">reserved_4_7</a>                 : 4;
<a name="l09582"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a221a6b16af9425699afed834fb3e5e3e">09582</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a221a6b16af9425699afed834fb3e5e3e">pci_msi</a>                      : 4;
<a name="l09583"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a223239165b0eb401079a679a1301d864">09583</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a223239165b0eb401079a679a1301d864">msired</a>                       : 1;
<a name="l09584"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a7599012e2bc29cdd07bacd3d45a12b08">09584</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a7599012e2bc29cdd07bacd3d45a12b08">reserved_13_15</a>               : 3;
<a name="l09585"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aa49d887e7a46f7da7c9285b7884e212b">09585</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#aa49d887e7a46f7da7c9285b7884e212b">pci_inta</a>                     : 2;
<a name="l09586"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a3c15d72c4bf0f8b2b5510b8ccdd77db2">09586</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#a3c15d72c4bf0f8b2b5510b8ccdd77db2">reserved_18_31</a>               : 14;
<a name="l09587"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab016d63c9bd9bee8caba0485c90813fc">09587</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab016d63c9bd9bee8caba0485c90813fc">pem</a>                          : 2;
<a name="l09588"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab77697f2997dcd852195d04eabf7b6c9">09588</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html#ab77697f2997dcd852195d04eabf7b6c9">reserved_34_63</a>               : 30;
<a name="l09589"></a>09589 <span class="preprocessor">#endif</span>
<a name="l09590"></a>09590 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#acca86bcc6fd75e2d0fabd97615c44d0a">s</a>;
<a name="l09591"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a54cf1a8130573c6d24410fc65cd1de79">09591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html">cvmx_ciu2_src_ppx_ip3_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a54cf1a8130573c6d24410fc65cd1de79">cn68xx</a>;
<a name="l09592"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a04ad257baa5288c47a25ebc2030ec3c8">09592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__io_1_1cvmx__ciu2__src__ppx__ip3__io__s.html">cvmx_ciu2_src_ppx_ip3_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html#a04ad257baa5288c47a25ebc2030ec3c8">cn68xxp1</a>;
<a name="l09593"></a>09593 };
<a name="l09594"></a><a class="code" href="cvmx-ciu2-defs_8h.html#aa71ad90618210ac7fa0a6bd9acd8965e">09594</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html" title="cvmx_ciu2_src_pp::_ip3_io">cvmx_ciu2_src_ppx_ip3_io</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__io.html" title="cvmx_ciu2_src_pp::_ip3_io">cvmx_ciu2_src_ppx_ip3_io_t</a>;
<a name="l09595"></a>09595 <span class="comment"></span>
<a name="l09596"></a>09596 <span class="comment">/**</span>
<a name="l09597"></a>09597 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_mbox</span>
<a name="l09598"></a>09598 <span class="comment"> */</span>
<a name="l09599"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html">09599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html" title="cvmx_ciu2_src_pp::_ip3_mbox">cvmx_ciu2_src_ppx_ip3_mbox</a> {
<a name="l09600"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#a755197703220c4265638f0b8eafd4d6d">09600</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#a755197703220c4265638f0b8eafd4d6d">u64</a>;
<a name="l09601"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html">09601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html">cvmx_ciu2_src_ppx_ip3_mbox_s</a> {
<a name="l09602"></a>09602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09603"></a>09603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#a18a97f9ea0cd6a52e9b450e9ad096b3e">reserved_4_63</a>                : 60;
<a name="l09604"></a>09604     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#abe4767544c463da4525b7378dd018baa">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt Source (RAW &amp; ENABLE)</span>
<a name="l09605"></a>09605 <span class="comment">                                                         For CIU2_SRC_PPX_IPx_MBOX:</span>
<a name="l09606"></a>09606 <span class="comment">                                                         Four mailbox interrupts for entries 0-31</span>
<a name="l09607"></a>09607 <span class="comment">                                                         RAW &amp; ENABLE</span>
<a name="l09608"></a>09608 <span class="comment">                                                          [3]  is the or of &lt;31:24&gt; of CIU2_MBOX</span>
<a name="l09609"></a>09609 <span class="comment">                                                          [2]  is the or of &lt;23:16&gt; of CIU2_MBOX</span>
<a name="l09610"></a>09610 <span class="comment">                                                          [1]  is the or of &lt;15:8&gt; of CIU2_MBOX</span>
<a name="l09611"></a>09611 <span class="comment">                                                          [0]  is the or of &lt;7:0&gt; of CIU2_MBOX</span>
<a name="l09612"></a>09612 <span class="comment">                                                          CIU2_MBOX value can be read out via CSR address</span>
<a name="l09613"></a>09613 <span class="comment">                                                          CIU_MBOX_SET/CLR</span>
<a name="l09614"></a>09614 <span class="comment">                                                         For CIU2_SRC_IOX_INT_MBOX:</span>
<a name="l09615"></a>09615 <span class="comment">                                                           always zero */</span>
<a name="l09616"></a>09616 <span class="preprocessor">#else</span>
<a name="l09617"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#abe4767544c463da4525b7378dd018baa">09617</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#abe4767544c463da4525b7378dd018baa">mbox</a>                         : 4;
<a name="l09618"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#a18a97f9ea0cd6a52e9b450e9ad096b3e">09618</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html#a18a97f9ea0cd6a52e9b450e9ad096b3e">reserved_4_63</a>                : 60;
<a name="l09619"></a>09619 <span class="preprocessor">#endif</span>
<a name="l09620"></a>09620 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#a4c67ed41c17ed67999c1d726abf0640e">s</a>;
<a name="l09621"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#a3a10bcfd421d22ddf9a5fd720b77b68e">09621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html">cvmx_ciu2_src_ppx_ip3_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#a3a10bcfd421d22ddf9a5fd720b77b68e">cn68xx</a>;
<a name="l09622"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#abdfd2de4d6c56b2e93bdba3acb1da830">09622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mbox_1_1cvmx__ciu2__src__ppx__ip3__mbox__s.html">cvmx_ciu2_src_ppx_ip3_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html#abdfd2de4d6c56b2e93bdba3acb1da830">cn68xxp1</a>;
<a name="l09623"></a>09623 };
<a name="l09624"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a44f93e13487b1ee8b6dbcd9c88943cfb">09624</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html" title="cvmx_ciu2_src_pp::_ip3_mbox">cvmx_ciu2_src_ppx_ip3_mbox</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mbox.html" title="cvmx_ciu2_src_pp::_ip3_mbox">cvmx_ciu2_src_ppx_ip3_mbox_t</a>;
<a name="l09625"></a>09625 <span class="comment"></span>
<a name="l09626"></a>09626 <span class="comment">/**</span>
<a name="l09627"></a>09627 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_mem</span>
<a name="l09628"></a>09628 <span class="comment"> */</span>
<a name="l09629"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html">09629</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html" title="cvmx_ciu2_src_pp::_ip3_mem">cvmx_ciu2_src_ppx_ip3_mem</a> {
<a name="l09630"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a11795d1115c06fa0d38e5d3a0e2e2e19">09630</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a11795d1115c06fa0d38e5d3a0e2e2e19">u64</a>;
<a name="l09631"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html">09631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html">cvmx_ciu2_src_ppx_ip3_mem_s</a> {
<a name="l09632"></a>09632 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09633"></a>09633 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#a36c6fa2b485f30fcd64ba7ca3558b615">reserved_4_63</a>                : 60;
<a name="l09634"></a>09634     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#acb38990b94f9201572f629281619408b">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt source</span>
<a name="l09635"></a>09635 <span class="comment">                                                         CIU2_RAW_MEM[LMC] &amp; CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l09636"></a>09636 <span class="preprocessor">#else</span>
<a name="l09637"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#acb38990b94f9201572f629281619408b">09637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#acb38990b94f9201572f629281619408b">lmc</a>                          : 4;
<a name="l09638"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#a36c6fa2b485f30fcd64ba7ca3558b615">09638</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html#a36c6fa2b485f30fcd64ba7ca3558b615">reserved_4_63</a>                : 60;
<a name="l09639"></a>09639 <span class="preprocessor">#endif</span>
<a name="l09640"></a>09640 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#adbd47eae20cc381ebcfd69c98baa40b4">s</a>;
<a name="l09641"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a5f3142bfbcafe31b2a1b4148074da09a">09641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html">cvmx_ciu2_src_ppx_ip3_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a5f3142bfbcafe31b2a1b4148074da09a">cn68xx</a>;
<a name="l09642"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a24f439056ba9c141c8f395a0618e342d">09642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mem_1_1cvmx__ciu2__src__ppx__ip3__mem__s.html">cvmx_ciu2_src_ppx_ip3_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html#a24f439056ba9c141c8f395a0618e342d">cn68xxp1</a>;
<a name="l09643"></a>09643 };
<a name="l09644"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a04ae484be28dab4ee20008bbc7867214">09644</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html" title="cvmx_ciu2_src_pp::_ip3_mem">cvmx_ciu2_src_ppx_ip3_mem</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mem.html" title="cvmx_ciu2_src_pp::_ip3_mem">cvmx_ciu2_src_ppx_ip3_mem_t</a>;
<a name="l09645"></a>09645 <span class="comment"></span>
<a name="l09646"></a>09646 <span class="comment">/**</span>
<a name="l09647"></a>09647 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_mio</span>
<a name="l09648"></a>09648 <span class="comment"> */</span>
<a name="l09649"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html">09649</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html" title="cvmx_ciu2_src_pp::_ip3_mio">cvmx_ciu2_src_ppx_ip3_mio</a> {
<a name="l09650"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a4621fd24f0c7c6921501794b2d842c70">09650</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a4621fd24f0c7c6921501794b2d842c70">u64</a>;
<a name="l09651"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html">09651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html">cvmx_ciu2_src_ppx_ip3_mio_s</a> {
<a name="l09652"></a>09652 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09653"></a>09653 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a29739e85b79126154c8bb64e9edc5c19">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt source</span>
<a name="l09654"></a>09654 <span class="comment">                                                         CIU2_RAW_MIO[RST] &amp; CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l09655"></a>09655     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#abbbf4e7397ffbefc9353424555a51b87">reserved_49_62</a>               : 14;
<a name="l09656"></a>09656     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a3632b88bc8e08f05f8ed37bfe7a457ee">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt source</span>
<a name="l09657"></a>09657 <span class="comment">                                                         CIU2_RAW_MIO[PTP] &amp; CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l09658"></a>09658     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2639091a81f737414ad296ed29d1a3f5">reserved_45_47</a>               : 3;
<a name="l09659"></a>09659     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a1989b9acd5c43f959ecdbbb2903e4e9c">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt source</span>
<a name="l09660"></a>09660 <span class="comment">                                                         CIU2_RAW_MIO[USB_HCI] &amp; CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l09661"></a>09661     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a00e0eb8f70808592abdc93a050e673f9">reserved_41_43</a>               : 3;
<a name="l09662"></a>09662     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a909e46d41cdec76aff974525fde8d1e9">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt source</span>
<a name="l09663"></a>09663 <span class="comment">                                                         CIU2_RAW_MIO[USB_UCTL] &amp;CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l09664"></a>09664     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#af49893754673d715fb5022933bbe240f">reserved_38_39</a>               : 2;
<a name="l09665"></a>09665     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa673a97003d79807563fb4728b777b17">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts source</span>
<a name="l09666"></a>09666 <span class="comment">                                                         CIU2_RAW_MIO[UART] &amp; CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l09667"></a>09667     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a27cdfb3c2d29f20acfa8f4485bb6f769">reserved_34_35</a>               : 2;
<a name="l09668"></a>09668     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ab3bfe46325dde14551f751c2cea49dd0">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt source</span>
<a name="l09669"></a>09669 <span class="comment">                                                         CIU2_RAW_MIO[TWSI] &amp; CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l09670"></a>09670     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aac8e03536842b97f3dccf89ff89cd860">reserved_19_31</a>               : 13;
<a name="l09671"></a>09671     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2659f3ad2193e2fa6ed5291ae5841e25">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt source</span>
<a name="l09672"></a>09672 <span class="comment">                                                         CIU2_RAW_MIO[BOOTDMA] &amp; CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l09673"></a>09673     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa2dd965d442456a236c0c2131dc30e37">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt source</span>
<a name="l09674"></a>09674 <span class="comment">                                                         CIU2_RAW_MIO[MIO] &amp; CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l09675"></a>09675     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae7a5b2c3379b2a68621f92af569ccc67">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt source</span>
<a name="l09676"></a>09676 <span class="comment">                                                         CIU2_RAW_MIO[NAND] &amp; CIU2_EN_xx_yy_MIO[NANAD] */</span>
<a name="l09677"></a>09677     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a0c30442cfacf21c4eec73cd1d717a717">reserved_12_15</a>               : 4;
<a name="l09678"></a>09678     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a37254eb60e706f24881ba8989e26d0a3">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts source</span>
<a name="l09679"></a>09679 <span class="comment">                                                         CIU2_RAW_MIO[TIMER] &amp; CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l09680"></a>09680     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a81d222dc19b7ae94c7aca2d382d9dcc4">reserved_3_7</a>                 : 5;
<a name="l09681"></a>09681     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ac167696d4a70e7a0e041723d03306e45">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt source</span>
<a name="l09682"></a>09682 <span class="comment">                                                         CIU2_RAW_MIO[IPD_DRP] &amp; CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l09683"></a>09683     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae6ff04eeb6d4b9b2e30ca9036aa8832d">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt source</span>
<a name="l09684"></a>09684 <span class="comment">                                                         CIU2_RAW_MIO[SSOIQ] &amp; CIU2_EN_xx_yy_MIO[SSOIQ] */</span>
<a name="l09685"></a>09685     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a7c4bcb5ec405278cb596b58c2a547a4a">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port cnt threshold interrupt source</span>
<a name="l09686"></a>09686 <span class="comment">                                                         CIU2_RAW_MIO[IPDPPTHR] &amp;CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l09687"></a>09687 <span class="preprocessor">#else</span>
<a name="l09688"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a7c4bcb5ec405278cb596b58c2a547a4a">09688</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a7c4bcb5ec405278cb596b58c2a547a4a">ipdppthr</a>                     : 1;
<a name="l09689"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae6ff04eeb6d4b9b2e30ca9036aa8832d">09689</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae6ff04eeb6d4b9b2e30ca9036aa8832d">ssoiq</a>                        : 1;
<a name="l09690"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ac167696d4a70e7a0e041723d03306e45">09690</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ac167696d4a70e7a0e041723d03306e45">ipd_drp</a>                      : 1;
<a name="l09691"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a81d222dc19b7ae94c7aca2d382d9dcc4">09691</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a81d222dc19b7ae94c7aca2d382d9dcc4">reserved_3_7</a>                 : 5;
<a name="l09692"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a37254eb60e706f24881ba8989e26d0a3">09692</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a37254eb60e706f24881ba8989e26d0a3">timer</a>                        : 4;
<a name="l09693"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a0c30442cfacf21c4eec73cd1d717a717">09693</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a0c30442cfacf21c4eec73cd1d717a717">reserved_12_15</a>               : 4;
<a name="l09694"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae7a5b2c3379b2a68621f92af569ccc67">09694</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ae7a5b2c3379b2a68621f92af569ccc67">nand</a>                         : 1;
<a name="l09695"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa2dd965d442456a236c0c2131dc30e37">09695</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa2dd965d442456a236c0c2131dc30e37">mio</a>                          : 1;
<a name="l09696"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2659f3ad2193e2fa6ed5291ae5841e25">09696</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2659f3ad2193e2fa6ed5291ae5841e25">bootdma</a>                      : 1;
<a name="l09697"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aac8e03536842b97f3dccf89ff89cd860">09697</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aac8e03536842b97f3dccf89ff89cd860">reserved_19_31</a>               : 13;
<a name="l09698"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ab3bfe46325dde14551f751c2cea49dd0">09698</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#ab3bfe46325dde14551f751c2cea49dd0">twsi</a>                         : 2;
<a name="l09699"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a27cdfb3c2d29f20acfa8f4485bb6f769">09699</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a27cdfb3c2d29f20acfa8f4485bb6f769">reserved_34_35</a>               : 2;
<a name="l09700"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa673a97003d79807563fb4728b777b17">09700</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#aa673a97003d79807563fb4728b777b17">uart</a>                         : 2;
<a name="l09701"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#af49893754673d715fb5022933bbe240f">09701</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#af49893754673d715fb5022933bbe240f">reserved_38_39</a>               : 2;
<a name="l09702"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a909e46d41cdec76aff974525fde8d1e9">09702</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a909e46d41cdec76aff974525fde8d1e9">usb_uctl</a>                     : 1;
<a name="l09703"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a00e0eb8f70808592abdc93a050e673f9">09703</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a00e0eb8f70808592abdc93a050e673f9">reserved_41_43</a>               : 3;
<a name="l09704"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a1989b9acd5c43f959ecdbbb2903e4e9c">09704</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a1989b9acd5c43f959ecdbbb2903e4e9c">usb_hci</a>                      : 1;
<a name="l09705"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2639091a81f737414ad296ed29d1a3f5">09705</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a2639091a81f737414ad296ed29d1a3f5">reserved_45_47</a>               : 3;
<a name="l09706"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a3632b88bc8e08f05f8ed37bfe7a457ee">09706</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a3632b88bc8e08f05f8ed37bfe7a457ee">ptp</a>                          : 1;
<a name="l09707"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#abbbf4e7397ffbefc9353424555a51b87">09707</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#abbbf4e7397ffbefc9353424555a51b87">reserved_49_62</a>               : 14;
<a name="l09708"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a29739e85b79126154c8bb64e9edc5c19">09708</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html#a29739e85b79126154c8bb64e9edc5c19">rst</a>                          : 1;
<a name="l09709"></a>09709 <span class="preprocessor">#endif</span>
<a name="l09710"></a>09710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a61e939cac362dd8091cc0e5af3dba902">s</a>;
<a name="l09711"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a3a8269e68f6cbd7b0a62aa5bf18f42e8">09711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html">cvmx_ciu2_src_ppx_ip3_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a3a8269e68f6cbd7b0a62aa5bf18f42e8">cn68xx</a>;
<a name="l09712"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a226825f955f256a779dfb042faaa0b15">09712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__mio_1_1cvmx__ciu2__src__ppx__ip3__mio__s.html">cvmx_ciu2_src_ppx_ip3_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html#a226825f955f256a779dfb042faaa0b15">cn68xxp1</a>;
<a name="l09713"></a>09713 };
<a name="l09714"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6b2db831044b9e7bd042999e6ce19ec6">09714</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html" title="cvmx_ciu2_src_pp::_ip3_mio">cvmx_ciu2_src_ppx_ip3_mio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__mio.html" title="cvmx_ciu2_src_pp::_ip3_mio">cvmx_ciu2_src_ppx_ip3_mio_t</a>;
<a name="l09715"></a>09715 <span class="comment"></span>
<a name="l09716"></a>09716 <span class="comment">/**</span>
<a name="l09717"></a>09717 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_pkt</span>
<a name="l09718"></a>09718 <span class="comment"> */</span>
<a name="l09719"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html">09719</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html" title="cvmx_ciu2_src_pp::_ip3_pkt">cvmx_ciu2_src_ppx_ip3_pkt</a> {
<a name="l09720"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#a421f15e6bb2e3de6b8eb21a9323571e1">09720</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#a421f15e6bb2e3de6b8eb21a9323571e1">u64</a>;
<a name="l09721"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html">09721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html">cvmx_ciu2_src_ppx_ip3_pkt_s</a> {
<a name="l09722"></a>09722 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09723"></a>09723 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a61ce1057c8318cb5927180bedc8b9168">reserved_54_63</a>               : 10;
<a name="l09724"></a>09724     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#abf65d2af9d716bcc9c894f725dbc3c4b">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupts source</span>
<a name="l09725"></a>09725 <span class="comment">                                                         CIU2_RAW_PKT[ILK_DRP] &amp; CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l09726"></a>09726     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#aad6e342d3b7df7ce4c319e3834110433">reserved_49_51</a>               : 3;
<a name="l09727"></a>09727     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a368add85812ad35d63e4e1391403ba2a">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l09728"></a>09728 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l09729"></a>09729     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a06f3becdbcd473a7aa09143fb3136991">reserved_41_47</a>               : 7;
<a name="l09730"></a>09730     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a096b377076f6cc8a88505916f2c531dc">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l09731"></a>09731 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l09732"></a>09732     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a0c0a249490073c9264b66cce1c89699d">reserved_33_39</a>               : 7;
<a name="l09733"></a>09733     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a9c6d120ceb5e5074ac33c5036de85e60">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l09734"></a>09734 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l09735"></a>09735     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a852e1973b26e9e2dd218e1ddda7a9161">reserved_13_31</a>               : 19;
<a name="l09736"></a>09736     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a772d4357daaa2362b9ae5d78614b8957">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l09737"></a>09737 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l09738"></a>09738     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#ac44c442fb8422f7239b72d09cd92dcbd">reserved_5_7</a>                 : 3;
<a name="l09739"></a>09739     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a54ed9611818c3d12b93230477148d0c9">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l09740"></a>09740 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l09741"></a>09741 <span class="preprocessor">#else</span>
<a name="l09742"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a54ed9611818c3d12b93230477148d0c9">09742</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a54ed9611818c3d12b93230477148d0c9">agx</a>                          : 5;
<a name="l09743"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#ac44c442fb8422f7239b72d09cd92dcbd">09743</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#ac44c442fb8422f7239b72d09cd92dcbd">reserved_5_7</a>                 : 3;
<a name="l09744"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a772d4357daaa2362b9ae5d78614b8957">09744</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a772d4357daaa2362b9ae5d78614b8957">gmx_drp</a>                      : 5;
<a name="l09745"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a852e1973b26e9e2dd218e1ddda7a9161">09745</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a852e1973b26e9e2dd218e1ddda7a9161">reserved_13_31</a>               : 19;
<a name="l09746"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a9c6d120ceb5e5074ac33c5036de85e60">09746</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a9c6d120ceb5e5074ac33c5036de85e60">agl</a>                          : 1;
<a name="l09747"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a0c0a249490073c9264b66cce1c89699d">09747</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a0c0a249490073c9264b66cce1c89699d">reserved_33_39</a>               : 7;
<a name="l09748"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a096b377076f6cc8a88505916f2c531dc">09748</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a096b377076f6cc8a88505916f2c531dc">mii</a>                          : 1;
<a name="l09749"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a06f3becdbcd473a7aa09143fb3136991">09749</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a06f3becdbcd473a7aa09143fb3136991">reserved_41_47</a>               : 7;
<a name="l09750"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a368add85812ad35d63e4e1391403ba2a">09750</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a368add85812ad35d63e4e1391403ba2a">ilk</a>                          : 1;
<a name="l09751"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#aad6e342d3b7df7ce4c319e3834110433">09751</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#aad6e342d3b7df7ce4c319e3834110433">reserved_49_51</a>               : 3;
<a name="l09752"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#abf65d2af9d716bcc9c894f725dbc3c4b">09752</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#abf65d2af9d716bcc9c894f725dbc3c4b">ilk_drp</a>                      : 2;
<a name="l09753"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a61ce1057c8318cb5927180bedc8b9168">09753</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html#a61ce1057c8318cb5927180bedc8b9168">reserved_54_63</a>               : 10;
<a name="l09754"></a>09754 <span class="preprocessor">#endif</span>
<a name="l09755"></a>09755 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#a6060df9dc863ab16bd91cb84a4d468ee">s</a>;
<a name="l09756"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#aa929f4216acb5ab077b5538068d127cb">09756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__s.html">cvmx_ciu2_src_ppx_ip3_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#aa929f4216acb5ab077b5538068d127cb">cn68xx</a>;
<a name="l09757"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html">09757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html">cvmx_ciu2_src_ppx_ip3_pkt_cn68xxp1</a> {
<a name="l09758"></a>09758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09759"></a>09759 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ae987a663811386e4ce3900c01665afec">reserved_49_63</a>               : 15;
<a name="l09760"></a>09760     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#af3dad94764eb5ba61d951404d56795ef">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l09761"></a>09761 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l09762"></a>09762     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ac8ce0b8debd04812059b8c60582a97c4">reserved_41_47</a>               : 7;
<a name="l09763"></a>09763     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a2969564ab2ec3e9d00e2b8020118b551">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l09764"></a>09764 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l09765"></a>09765     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#affb08a17220b15f1909803735244a8f3">reserved_33_39</a>               : 7;
<a name="l09766"></a>09766     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aa7dbaf34ca430d1d023c654f3dfe4697">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l09767"></a>09767 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l09768"></a>09768     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aaf81568634f495b93a84200616fbe82e">reserved_13_31</a>               : 19;
<a name="l09769"></a>09769     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a43b022da5275fe7d1b96a866edd349b6">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l09770"></a>09770 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l09771"></a>09771     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ab2918c6d702947143cbb103c5e60c1a2">reserved_5_7</a>                 : 3;
<a name="l09772"></a>09772     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a742f38b8ba3278f32e304546161d8310">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l09773"></a>09773 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l09774"></a>09774 <span class="preprocessor">#else</span>
<a name="l09775"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a742f38b8ba3278f32e304546161d8310">09775</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a742f38b8ba3278f32e304546161d8310">agx</a>                          : 5;
<a name="l09776"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ab2918c6d702947143cbb103c5e60c1a2">09776</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ab2918c6d702947143cbb103c5e60c1a2">reserved_5_7</a>                 : 3;
<a name="l09777"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a43b022da5275fe7d1b96a866edd349b6">09777</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a43b022da5275fe7d1b96a866edd349b6">gmx_drp</a>                      : 5;
<a name="l09778"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aaf81568634f495b93a84200616fbe82e">09778</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aaf81568634f495b93a84200616fbe82e">reserved_13_31</a>               : 19;
<a name="l09779"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aa7dbaf34ca430d1d023c654f3dfe4697">09779</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#aa7dbaf34ca430d1d023c654f3dfe4697">agl</a>                          : 1;
<a name="l09780"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#affb08a17220b15f1909803735244a8f3">09780</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#affb08a17220b15f1909803735244a8f3">reserved_33_39</a>               : 7;
<a name="l09781"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a2969564ab2ec3e9d00e2b8020118b551">09781</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#a2969564ab2ec3e9d00e2b8020118b551">mii</a>                          : 1;
<a name="l09782"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ac8ce0b8debd04812059b8c60582a97c4">09782</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ac8ce0b8debd04812059b8c60582a97c4">reserved_41_47</a>               : 7;
<a name="l09783"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#af3dad94764eb5ba61d951404d56795ef">09783</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#af3dad94764eb5ba61d951404d56795ef">ilk</a>                          : 1;
<a name="l09784"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ae987a663811386e4ce3900c01665afec">09784</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__pkt_1_1cvmx__ciu2__src__ppx__ip3__pkt__cn68xxp1.html#ae987a663811386e4ce3900c01665afec">reserved_49_63</a>               : 15;
<a name="l09785"></a>09785 <span class="preprocessor">#endif</span>
<a name="l09786"></a>09786 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html#a840260e459d341169cd3430425e02b93">cn68xxp1</a>;
<a name="l09787"></a>09787 };
<a name="l09788"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a859bf4e05af193862cd4488a00bf2cd4">09788</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html" title="cvmx_ciu2_src_pp::_ip3_pkt">cvmx_ciu2_src_ppx_ip3_pkt</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__pkt.html" title="cvmx_ciu2_src_pp::_ip3_pkt">cvmx_ciu2_src_ppx_ip3_pkt_t</a>;
<a name="l09789"></a>09789 <span class="comment"></span>
<a name="l09790"></a>09790 <span class="comment">/**</span>
<a name="l09791"></a>09791 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_rml</span>
<a name="l09792"></a>09792 <span class="comment"> */</span>
<a name="l09793"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html">09793</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html" title="cvmx_ciu2_src_pp::_ip3_rml">cvmx_ciu2_src_ppx_ip3_rml</a> {
<a name="l09794"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#a867542ea304836df68dcc274320bc880">09794</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#a867542ea304836df68dcc274320bc880">u64</a>;
<a name="l09795"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html">09795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html">cvmx_ciu2_src_ppx_ip3_rml_s</a> {
<a name="l09796"></a>09796 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09797"></a>09797 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a162667e78155e3a2fb7a13fd8673c5ff">reserved_56_63</a>               : 8;
<a name="l09798"></a>09798     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a62b7d6340b3ed37858a66031fed89d31">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l09799"></a>09799 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l09800"></a>09800     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7d231c221ddb97c50d334f59b76f6c17">reserved_49_51</a>               : 3;
<a name="l09801"></a>09801     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7c53a9b3ba256790fa39764df3044f22">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l09802"></a>09802 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l09803"></a>09803     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a08a8d3605e7e599690a40f2da03439c5">reserved_41_47</a>               : 7;
<a name="l09804"></a>09804     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a24be03106f776b6465439a390cc0a9a2">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l09805"></a>09805 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l09806"></a>09806     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeff4dc4cca6d289a51da2b92a6833013">reserved_37_39</a>               : 3;
<a name="l09807"></a>09807     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a66c29779bc9afca5585c684d87bc6d77">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l09808"></a>09808 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l09809"></a>09809     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af068150982dc88ab209246ae667a2851">reserved_34_35</a>               : 2;
<a name="l09810"></a>09810     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ad29766b3f9976bf3da46af87f94babb6">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l09811"></a>09811 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l09812"></a>09812     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a041b22e60fd5b7fee72e78a11cd9a24b">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l09813"></a>09813 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l09814"></a>09814     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af95a2ca5dc4d91754cfc8a41c8dac9ce">reserved_31_31</a>               : 1;
<a name="l09815"></a>09815     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a5e8e6f290d0c705ea938eae20f52b7e4">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l09816"></a>09816 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l09817"></a>09817     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeee66bb5c00a88d7dd2e057eadc3de65">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l09818"></a>09818 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l09819"></a>09819     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6670dd5136f3dd76d342c872b59c476b">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l09820"></a>09820 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l09821"></a>09821     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ab18d63d7d2e640e9ba5c9272e82ee07d">reserved_25_27</a>               : 3;
<a name="l09822"></a>09822     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a9c41aaa51bc437f6dc8c27a38c97f3f8">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l09823"></a>09823 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l09824"></a>09824     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae9422fda60dd178bd85154421c5d998b">reserved_17_23</a>               : 7;
<a name="l09825"></a>09825     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a2d817d88daee2269d207cb24df8648b1">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l09826"></a>09826 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l09827"></a>09827     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a73edff50f487921ae6df0a54ec5cea57">reserved_8_15</a>                : 8;
<a name="l09828"></a>09828     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6da9a89ef62b8aa6b79b3bf8fa9fa353">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l09829"></a>09829 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l09830"></a>09830     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a8eb97bf67c250e2096b5208be7d2e37b">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l09831"></a>09831 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l09832"></a>09832     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aaae8068bdac0af50ceef20adbcef7f0e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l09833"></a>09833 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l09834"></a>09834     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae7e486f0b8a7537f5d782b50c1ed1b5e">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l09835"></a>09835 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l09836"></a>09836     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#abcaf06fae15838c28d4ed2f65f8bf531">reserved_1_3</a>                 : 3;
<a name="l09837"></a>09837     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a413ebdc883d6538e0a06b298b0a66124">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l09838"></a>09838 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l09839"></a>09839 <span class="preprocessor">#else</span>
<a name="l09840"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a413ebdc883d6538e0a06b298b0a66124">09840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a413ebdc883d6538e0a06b298b0a66124">iob</a>                          : 1;
<a name="l09841"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#abcaf06fae15838c28d4ed2f65f8bf531">09841</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#abcaf06fae15838c28d4ed2f65f8bf531">reserved_1_3</a>                 : 3;
<a name="l09842"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae7e486f0b8a7537f5d782b50c1ed1b5e">09842</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae7e486f0b8a7537f5d782b50c1ed1b5e">fpa</a>                          : 1;
<a name="l09843"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aaae8068bdac0af50ceef20adbcef7f0e">09843</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aaae8068bdac0af50ceef20adbcef7f0e">ipd</a>                          : 1;
<a name="l09844"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a8eb97bf67c250e2096b5208be7d2e37b">09844</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a8eb97bf67c250e2096b5208be7d2e37b">pip</a>                          : 1;
<a name="l09845"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6da9a89ef62b8aa6b79b3bf8fa9fa353">09845</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6da9a89ef62b8aa6b79b3bf8fa9fa353">pko</a>                          : 1;
<a name="l09846"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a73edff50f487921ae6df0a54ec5cea57">09846</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a73edff50f487921ae6df0a54ec5cea57">reserved_8_15</a>                : 8;
<a name="l09847"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a2d817d88daee2269d207cb24df8648b1">09847</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a2d817d88daee2269d207cb24df8648b1">sso</a>                          : 1;
<a name="l09848"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae9422fda60dd178bd85154421c5d998b">09848</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ae9422fda60dd178bd85154421c5d998b">reserved_17_23</a>               : 7;
<a name="l09849"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a9c41aaa51bc437f6dc8c27a38c97f3f8">09849</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a9c41aaa51bc437f6dc8c27a38c97f3f8">zip</a>                          : 1;
<a name="l09850"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ab18d63d7d2e640e9ba5c9272e82ee07d">09850</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ab18d63d7d2e640e9ba5c9272e82ee07d">reserved_25_27</a>               : 3;
<a name="l09851"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6670dd5136f3dd76d342c872b59c476b">09851</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a6670dd5136f3dd76d342c872b59c476b">tim</a>                          : 1;
<a name="l09852"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeee66bb5c00a88d7dd2e057eadc3de65">09852</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeee66bb5c00a88d7dd2e057eadc3de65">rad</a>                          : 1;
<a name="l09853"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a5e8e6f290d0c705ea938eae20f52b7e4">09853</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a5e8e6f290d0c705ea938eae20f52b7e4">key</a>                          : 1;
<a name="l09854"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af95a2ca5dc4d91754cfc8a41c8dac9ce">09854</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af95a2ca5dc4d91754cfc8a41c8dac9ce">reserved_31_31</a>               : 1;
<a name="l09855"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a041b22e60fd5b7fee72e78a11cd9a24b">09855</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a041b22e60fd5b7fee72e78a11cd9a24b">sli</a>                          : 1;
<a name="l09856"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ad29766b3f9976bf3da46af87f94babb6">09856</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#ad29766b3f9976bf3da46af87f94babb6">dpi</a>                          : 1;
<a name="l09857"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af068150982dc88ab209246ae667a2851">09857</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#af068150982dc88ab209246ae667a2851">reserved_34_35</a>               : 2;
<a name="l09858"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a66c29779bc9afca5585c684d87bc6d77">09858</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a66c29779bc9afca5585c684d87bc6d77">dpi_dma</a>                      : 1;
<a name="l09859"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeff4dc4cca6d289a51da2b92a6833013">09859</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#aeff4dc4cca6d289a51da2b92a6833013">reserved_37_39</a>               : 3;
<a name="l09860"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a24be03106f776b6465439a390cc0a9a2">09860</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a24be03106f776b6465439a390cc0a9a2">dfa</a>                          : 1;
<a name="l09861"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a08a8d3605e7e599690a40f2da03439c5">09861</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a08a8d3605e7e599690a40f2da03439c5">reserved_41_47</a>               : 7;
<a name="l09862"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7c53a9b3ba256790fa39764df3044f22">09862</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7c53a9b3ba256790fa39764df3044f22">l2c</a>                          : 1;
<a name="l09863"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7d231c221ddb97c50d334f59b76f6c17">09863</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a7d231c221ddb97c50d334f59b76f6c17">reserved_49_51</a>               : 3;
<a name="l09864"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a62b7d6340b3ed37858a66031fed89d31">09864</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a62b7d6340b3ed37858a66031fed89d31">trace</a>                        : 4;
<a name="l09865"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a162667e78155e3a2fb7a13fd8673c5ff">09865</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html#a162667e78155e3a2fb7a13fd8673c5ff">reserved_56_63</a>               : 8;
<a name="l09866"></a>09866 <span class="preprocessor">#endif</span>
<a name="l09867"></a>09867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#aee67243e03676d8f8bcbb810455fdffe">s</a>;
<a name="l09868"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#a20a358f31f9e050be8c741f835dd80d2">09868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__s.html">cvmx_ciu2_src_ppx_ip3_rml_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#a20a358f31f9e050be8c741f835dd80d2">cn68xx</a>;
<a name="l09869"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html">09869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html">cvmx_ciu2_src_ppx_ip3_rml_cn68xxp1</a> {
<a name="l09870"></a>09870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09871"></a>09871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae393c52d62e6015b861579e240b6a6f7">reserved_56_63</a>               : 8;
<a name="l09872"></a>09872     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abff930c5c85ce739cb658c76b18b5e5a">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l09873"></a>09873 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l09874"></a>09874     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af5b9b429853e85c5e4dbd46edb6d1798">reserved_49_51</a>               : 3;
<a name="l09875"></a>09875     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a7050bb04ee19061b085a7db3f139afb5">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l09876"></a>09876 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l09877"></a>09877     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a4211784bb1d08ba749860364564e6af4">reserved_41_47</a>               : 7;
<a name="l09878"></a>09878     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ad668331e4d9d6d4c93beaab284c248aa">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l09879"></a>09879 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l09880"></a>09880     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5ae2823f199fe0be1b84b2caf41b1cc9">reserved_34_39</a>               : 6;
<a name="l09881"></a>09881     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a56d66a207007144f344adb5ac540362a">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l09882"></a>09882 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l09883"></a>09883     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ab268b5f1db62416636533cfa6a30060c">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l09884"></a>09884 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l09885"></a>09885     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a9397f1b4edf25b0e58430977abb14229">reserved_31_31</a>               : 1;
<a name="l09886"></a>09886     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2d409c141b19a1c1ec80a187cf9d2ff9">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l09887"></a>09887 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l09888"></a>09888     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abe485730ff448b5852f6205c764234de">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l09889"></a>09889 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l09890"></a>09890     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5d9c06f97430a241f4b74208c83060f5">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l09891"></a>09891 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l09892"></a>09892     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af1f6543e42cfe6f092ccee6555f234d0">reserved_25_27</a>               : 3;
<a name="l09893"></a>09893     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae9e9546c9a384c88a9842cd1a6557e25">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l09894"></a>09894 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l09895"></a>09895     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abb9b5561eb217b7bc0a44da5166a0e43">reserved_17_23</a>               : 7;
<a name="l09896"></a>09896     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5c9b48d4de9544493208330fdd8c01cb">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l09897"></a>09897 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l09898"></a>09898     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2e66991f8d038573d40f72c90600225e">reserved_8_15</a>                : 8;
<a name="l09899"></a>09899     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8063a8e8ba89fffc1b35fa23e802be9c">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l09900"></a>09900 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l09901"></a>09901     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a844993d25b7835b0e654da9ea56bbaac">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l09902"></a>09902 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l09903"></a>09903     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8e3ae343112d3c9f295d99fd3bbf2e80">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l09904"></a>09904 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l09905"></a>09905     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a80484e8333c39bff10c12165a460b6c5">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l09906"></a>09906 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l09907"></a>09907     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a0621f9dd67378aa95568e9de98995437">reserved_1_3</a>                 : 3;
<a name="l09908"></a>09908     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af2bdce0ae7a3de7fcff9f69368ceab63">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l09909"></a>09909 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l09910"></a>09910 <span class="preprocessor">#else</span>
<a name="l09911"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af2bdce0ae7a3de7fcff9f69368ceab63">09911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af2bdce0ae7a3de7fcff9f69368ceab63">iob</a>                          : 1;
<a name="l09912"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a0621f9dd67378aa95568e9de98995437">09912</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a0621f9dd67378aa95568e9de98995437">reserved_1_3</a>                 : 3;
<a name="l09913"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a80484e8333c39bff10c12165a460b6c5">09913</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a80484e8333c39bff10c12165a460b6c5">fpa</a>                          : 1;
<a name="l09914"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8e3ae343112d3c9f295d99fd3bbf2e80">09914</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8e3ae343112d3c9f295d99fd3bbf2e80">ipd</a>                          : 1;
<a name="l09915"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a844993d25b7835b0e654da9ea56bbaac">09915</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a844993d25b7835b0e654da9ea56bbaac">pip</a>                          : 1;
<a name="l09916"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8063a8e8ba89fffc1b35fa23e802be9c">09916</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a8063a8e8ba89fffc1b35fa23e802be9c">pko</a>                          : 1;
<a name="l09917"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2e66991f8d038573d40f72c90600225e">09917</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2e66991f8d038573d40f72c90600225e">reserved_8_15</a>                : 8;
<a name="l09918"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5c9b48d4de9544493208330fdd8c01cb">09918</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5c9b48d4de9544493208330fdd8c01cb">sso</a>                          : 1;
<a name="l09919"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abb9b5561eb217b7bc0a44da5166a0e43">09919</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abb9b5561eb217b7bc0a44da5166a0e43">reserved_17_23</a>               : 7;
<a name="l09920"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae9e9546c9a384c88a9842cd1a6557e25">09920</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae9e9546c9a384c88a9842cd1a6557e25">zip</a>                          : 1;
<a name="l09921"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af1f6543e42cfe6f092ccee6555f234d0">09921</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af1f6543e42cfe6f092ccee6555f234d0">reserved_25_27</a>               : 3;
<a name="l09922"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5d9c06f97430a241f4b74208c83060f5">09922</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5d9c06f97430a241f4b74208c83060f5">tim</a>                          : 1;
<a name="l09923"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abe485730ff448b5852f6205c764234de">09923</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abe485730ff448b5852f6205c764234de">rad</a>                          : 1;
<a name="l09924"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2d409c141b19a1c1ec80a187cf9d2ff9">09924</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a2d409c141b19a1c1ec80a187cf9d2ff9">key</a>                          : 1;
<a name="l09925"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a9397f1b4edf25b0e58430977abb14229">09925</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a9397f1b4edf25b0e58430977abb14229">reserved_31_31</a>               : 1;
<a name="l09926"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ab268b5f1db62416636533cfa6a30060c">09926</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ab268b5f1db62416636533cfa6a30060c">sli</a>                          : 1;
<a name="l09927"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a56d66a207007144f344adb5ac540362a">09927</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a56d66a207007144f344adb5ac540362a">dpi</a>                          : 1;
<a name="l09928"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5ae2823f199fe0be1b84b2caf41b1cc9">09928</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a5ae2823f199fe0be1b84b2caf41b1cc9">reserved_34_39</a>               : 6;
<a name="l09929"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ad668331e4d9d6d4c93beaab284c248aa">09929</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ad668331e4d9d6d4c93beaab284c248aa">dfa</a>                          : 1;
<a name="l09930"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a4211784bb1d08ba749860364564e6af4">09930</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a4211784bb1d08ba749860364564e6af4">reserved_41_47</a>               : 7;
<a name="l09931"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a7050bb04ee19061b085a7db3f139afb5">09931</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#a7050bb04ee19061b085a7db3f139afb5">l2c</a>                          : 1;
<a name="l09932"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af5b9b429853e85c5e4dbd46edb6d1798">09932</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#af5b9b429853e85c5e4dbd46edb6d1798">reserved_49_51</a>               : 3;
<a name="l09933"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abff930c5c85ce739cb658c76b18b5e5a">09933</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#abff930c5c85ce739cb658c76b18b5e5a">trace</a>                        : 4;
<a name="l09934"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae393c52d62e6015b861579e240b6a6f7">09934</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__rml_1_1cvmx__ciu2__src__ppx__ip3__rml__cn68xxp1.html#ae393c52d62e6015b861579e240b6a6f7">reserved_56_63</a>               : 8;
<a name="l09935"></a>09935 <span class="preprocessor">#endif</span>
<a name="l09936"></a>09936 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html#a60ef9e7da494231276c265ac58f121d4">cn68xxp1</a>;
<a name="l09937"></a>09937 };
<a name="l09938"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6666c203e2fe25b3b0f97a96051fa296">09938</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html" title="cvmx_ciu2_src_pp::_ip3_rml">cvmx_ciu2_src_ppx_ip3_rml</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__rml.html" title="cvmx_ciu2_src_pp::_ip3_rml">cvmx_ciu2_src_ppx_ip3_rml_t</a>;
<a name="l09939"></a>09939 <span class="comment"></span>
<a name="l09940"></a>09940 <span class="comment">/**</span>
<a name="l09941"></a>09941 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_wdog</span>
<a name="l09942"></a>09942 <span class="comment"> */</span>
<a name="l09943"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html">09943</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html" title="cvmx_ciu2_src_pp::_ip3_wdog">cvmx_ciu2_src_ppx_ip3_wdog</a> {
<a name="l09944"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#ac80f2f6e7c26681bc40a7720c9668f15">09944</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#ac80f2f6e7c26681bc40a7720c9668f15">u64</a>;
<a name="l09945"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html">09945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html">cvmx_ciu2_src_ppx_ip3_wdog_s</a> {
<a name="l09946"></a>09946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09947"></a>09947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a848344bbcc46b110f6471ca8ce6a3ef1">reserved_32_63</a>               : 32;
<a name="l09948"></a>09948     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a6dcae5c80760e38741cffd288c979e9d">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts source</span>
<a name="l09949"></a>09949 <span class="comment">                                                         CIU2_RAW_WDOG &amp; CIU2_EN_xx_yy_WDOG */</span>
<a name="l09950"></a>09950 <span class="preprocessor">#else</span>
<a name="l09951"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a6dcae5c80760e38741cffd288c979e9d">09951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a6dcae5c80760e38741cffd288c979e9d">wdog</a>                         : 32;
<a name="l09952"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a848344bbcc46b110f6471ca8ce6a3ef1">09952</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html#a848344bbcc46b110f6471ca8ce6a3ef1">reserved_32_63</a>               : 32;
<a name="l09953"></a>09953 <span class="preprocessor">#endif</span>
<a name="l09954"></a>09954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#a10746272937ea4d18181d76a1ee75618">s</a>;
<a name="l09955"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#a424cd0b1400ddebff3365c52183b205a">09955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html">cvmx_ciu2_src_ppx_ip3_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#a424cd0b1400ddebff3365c52183b205a">cn68xx</a>;
<a name="l09956"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#a3277583bf537d96cdab4c2ba24e9108d">09956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wdog_1_1cvmx__ciu2__src__ppx__ip3__wdog__s.html">cvmx_ciu2_src_ppx_ip3_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html#a3277583bf537d96cdab4c2ba24e9108d">cn68xxp1</a>;
<a name="l09957"></a>09957 };
<a name="l09958"></a><a class="code" href="cvmx-ciu2-defs_8h.html#abe9ece5c5238e25e5f01022c27ffcf27">09958</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html" title="cvmx_ciu2_src_pp::_ip3_wdog">cvmx_ciu2_src_ppx_ip3_wdog</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wdog.html" title="cvmx_ciu2_src_pp::_ip3_wdog">cvmx_ciu2_src_ppx_ip3_wdog_t</a>;
<a name="l09959"></a>09959 <span class="comment"></span>
<a name="l09960"></a>09960 <span class="comment">/**</span>
<a name="l09961"></a>09961 <span class="comment"> * cvmx_ciu2_src_pp#_ip3_wrkq</span>
<a name="l09962"></a>09962 <span class="comment"> */</span>
<a name="l09963"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html">09963</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html" title="cvmx_ciu2_src_pp::_ip3_wrkq">cvmx_ciu2_src_ppx_ip3_wrkq</a> {
<a name="l09964"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#a344940a9b132fb78f5674753ab2dabdc">09964</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#a344940a9b132fb78f5674753ab2dabdc">u64</a>;
<a name="l09965"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html">09965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html">cvmx_ciu2_src_ppx_ip3_wrkq_s</a> {
<a name="l09966"></a>09966 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09967"></a>09967 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html#aa72c1da23dab15eecd3e19217e006625">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue intr source,</span>
<a name="l09968"></a>09968 <span class="comment">                                                         CIU2_RAW_WRKQ &amp; CIU2_EN_xx_yy_WRKQ */</span>
<a name="l09969"></a>09969 <span class="preprocessor">#else</span>
<a name="l09970"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html#aa72c1da23dab15eecd3e19217e006625">09970</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html#aa72c1da23dab15eecd3e19217e006625">workq</a>                        : 64;
<a name="l09971"></a>09971 <span class="preprocessor">#endif</span>
<a name="l09972"></a>09972 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#afae0b316a30717b8315c3985988a6c79">s</a>;
<a name="l09973"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#ab657e74412a6b336ba810ed879927a17">09973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html">cvmx_ciu2_src_ppx_ip3_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#ab657e74412a6b336ba810ed879927a17">cn68xx</a>;
<a name="l09974"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#a3f2cc95fb7faebdd8dcf3b034e1de938">09974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip3__wrkq_1_1cvmx__ciu2__src__ppx__ip3__wrkq__s.html">cvmx_ciu2_src_ppx_ip3_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html#a3f2cc95fb7faebdd8dcf3b034e1de938">cn68xxp1</a>;
<a name="l09975"></a>09975 };
<a name="l09976"></a><a class="code" href="cvmx-ciu2-defs_8h.html#ac792bad39a027675bc8caeb46e060b7e">09976</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html" title="cvmx_ciu2_src_pp::_ip3_wrkq">cvmx_ciu2_src_ppx_ip3_wrkq</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip3__wrkq.html" title="cvmx_ciu2_src_pp::_ip3_wrkq">cvmx_ciu2_src_ppx_ip3_wrkq_t</a>;
<a name="l09977"></a>09977 <span class="comment"></span>
<a name="l09978"></a>09978 <span class="comment">/**</span>
<a name="l09979"></a>09979 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_gpio</span>
<a name="l09980"></a>09980 <span class="comment"> */</span>
<a name="l09981"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html">09981</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html" title="cvmx_ciu2_src_pp::_ip4_gpio">cvmx_ciu2_src_ppx_ip4_gpio</a> {
<a name="l09982"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#ab37e9823f009c9346153a6be7501bba7">09982</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#ab37e9823f009c9346153a6be7501bba7">u64</a>;
<a name="l09983"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html">09983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html">cvmx_ciu2_src_ppx_ip4_gpio_s</a> {
<a name="l09984"></a>09984 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09985"></a>09985 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a5898d8efb9a404bd661ffbd744a14aaf">reserved_16_63</a>               : 48;
<a name="l09986"></a>09986     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a13508e13776ce201e08bbc8e336ed457">gpio</a>                         : 16; <span class="comment">/**&lt; 16 GPIO interrupts source */</span>
<a name="l09987"></a>09987 <span class="preprocessor">#else</span>
<a name="l09988"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a13508e13776ce201e08bbc8e336ed457">09988</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a13508e13776ce201e08bbc8e336ed457">gpio</a>                         : 16;
<a name="l09989"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a5898d8efb9a404bd661ffbd744a14aaf">09989</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html#a5898d8efb9a404bd661ffbd744a14aaf">reserved_16_63</a>               : 48;
<a name="l09990"></a>09990 <span class="preprocessor">#endif</span>
<a name="l09991"></a>09991 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#a96789d9ba62a4ff3a0f8f90a7d7e13e1">s</a>;
<a name="l09992"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#a370c176e65edfb57e093a1b193d51fd9">09992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html">cvmx_ciu2_src_ppx_ip4_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#a370c176e65edfb57e093a1b193d51fd9">cn68xx</a>;
<a name="l09993"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#ab9a7f94d142c6c686fc0e7956ba754ac">09993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__gpio_1_1cvmx__ciu2__src__ppx__ip4__gpio__s.html">cvmx_ciu2_src_ppx_ip4_gpio_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html#ab9a7f94d142c6c686fc0e7956ba754ac">cn68xxp1</a>;
<a name="l09994"></a>09994 };
<a name="l09995"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a97405ce1a07ccb8e182ce9401c5cc9a9">09995</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html" title="cvmx_ciu2_src_pp::_ip4_gpio">cvmx_ciu2_src_ppx_ip4_gpio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__gpio.html" title="cvmx_ciu2_src_pp::_ip4_gpio">cvmx_ciu2_src_ppx_ip4_gpio_t</a>;
<a name="l09996"></a>09996 <span class="comment"></span>
<a name="l09997"></a>09997 <span class="comment">/**</span>
<a name="l09998"></a>09998 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_io</span>
<a name="l09999"></a>09999 <span class="comment"> */</span>
<a name="l10000"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html">10000</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html" title="cvmx_ciu2_src_pp::_ip4_io">cvmx_ciu2_src_ppx_ip4_io</a> {
<a name="l10001"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#a6ff7b61b864731396d619653a84c8356">10001</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#a6ff7b61b864731396d619653a84c8356">u64</a>;
<a name="l10002"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html">10002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html">cvmx_ciu2_src_ppx_ip4_io_s</a> {
<a name="l10003"></a>10003 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10004"></a>10004 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a1347c7a96907e48daec7f986bba479f6">reserved_34_63</a>               : 30;
<a name="l10005"></a>10005     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a0c3a45959684560867053d7df404e2e0">pem</a>                          : 2;  <span class="comment">/**&lt; PEMx interrupt source</span>
<a name="l10006"></a>10006 <span class="comment">                                                         CIU2_RAW_IO[PEM] &amp; CIU2_EN_xx_yy_IO[PEM] */</span>
<a name="l10007"></a>10007     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a5645c2569b24c86f0dd1723fd24f6d53">reserved_18_31</a>               : 14;
<a name="l10008"></a>10008     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a47411a6741f8a800367e8f04ddac5335">pci_inta</a>                     : 2;  <span class="comment">/**&lt; PCI_INTA source</span>
<a name="l10009"></a>10009 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTA] &amp; CIU2_EN_xx_yy_IO[PCI_INTA] */</span>
<a name="l10010"></a>10010     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a9e15a30c04936226e6ea8382bc3dd599">reserved_13_15</a>               : 3;
<a name="l10011"></a>10011     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a85edee7e6076f17b6861333c616fa435">msired</a>                       : 1;  <span class="comment">/**&lt; MSI summary bit source</span>
<a name="l10012"></a>10012 <span class="comment">                                                         CIU2_RAW_IO[MSIRED] &amp; CIU2_EN_xx_yy_IO[MSIRED]</span>
<a name="l10013"></a>10013 <span class="comment">                                                          This bit may not be functional in pass 1. */</span>
<a name="l10014"></a>10014     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a89910f26d4d6c74f4d2a70874d0a6a81">pci_msi</a>                      : 4;  <span class="comment">/**&lt; PCIe/sRIO MSI source</span>
<a name="l10015"></a>10015 <span class="comment">                                                         CIU2_RAW_IO[PCI_MSI] &amp; CIU2_EN_xx_yy_IO[PCI_MSI] */</span>
<a name="l10016"></a>10016     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a598c696a27ad58797e44420e806a0a76">reserved_4_7</a>                 : 4;
<a name="l10017"></a>10017     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a4a78905b088444cd1f47d9f93e9d2431">pci_intr</a>                     : 4;  <span class="comment">/**&lt; PCIe INTA/B/C/D interrupt source</span>
<a name="l10018"></a>10018 <span class="comment">                                                         CIU2_RAW_IO[PCI_INTR] &amp;CIU2_EN_xx_yy_IO[PCI_INTR] */</span>
<a name="l10019"></a>10019 <span class="preprocessor">#else</span>
<a name="l10020"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a4a78905b088444cd1f47d9f93e9d2431">10020</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a4a78905b088444cd1f47d9f93e9d2431">pci_intr</a>                     : 4;
<a name="l10021"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a598c696a27ad58797e44420e806a0a76">10021</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a598c696a27ad58797e44420e806a0a76">reserved_4_7</a>                 : 4;
<a name="l10022"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a89910f26d4d6c74f4d2a70874d0a6a81">10022</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a89910f26d4d6c74f4d2a70874d0a6a81">pci_msi</a>                      : 4;
<a name="l10023"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a85edee7e6076f17b6861333c616fa435">10023</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a85edee7e6076f17b6861333c616fa435">msired</a>                       : 1;
<a name="l10024"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a9e15a30c04936226e6ea8382bc3dd599">10024</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a9e15a30c04936226e6ea8382bc3dd599">reserved_13_15</a>               : 3;
<a name="l10025"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a47411a6741f8a800367e8f04ddac5335">10025</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a47411a6741f8a800367e8f04ddac5335">pci_inta</a>                     : 2;
<a name="l10026"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a5645c2569b24c86f0dd1723fd24f6d53">10026</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a5645c2569b24c86f0dd1723fd24f6d53">reserved_18_31</a>               : 14;
<a name="l10027"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a0c3a45959684560867053d7df404e2e0">10027</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a0c3a45959684560867053d7df404e2e0">pem</a>                          : 2;
<a name="l10028"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a1347c7a96907e48daec7f986bba479f6">10028</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html#a1347c7a96907e48daec7f986bba479f6">reserved_34_63</a>               : 30;
<a name="l10029"></a>10029 <span class="preprocessor">#endif</span>
<a name="l10030"></a>10030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#a571329f6c3bd8d0d3389dd5aa8f94111">s</a>;
<a name="l10031"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#aaf63b37eb061cd4e0316a4dc1ecb3d26">10031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html">cvmx_ciu2_src_ppx_ip4_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#aaf63b37eb061cd4e0316a4dc1ecb3d26">cn68xx</a>;
<a name="l10032"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#a0c257f489519198e7324eae0cda6e8f4">10032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__io_1_1cvmx__ciu2__src__ppx__ip4__io__s.html">cvmx_ciu2_src_ppx_ip4_io_s</a>     <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html#a0c257f489519198e7324eae0cda6e8f4">cn68xxp1</a>;
<a name="l10033"></a>10033 };
<a name="l10034"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adb5aacdfa58b99e435e7b7a816785eda">10034</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html" title="cvmx_ciu2_src_pp::_ip4_io">cvmx_ciu2_src_ppx_ip4_io</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__io.html" title="cvmx_ciu2_src_pp::_ip4_io">cvmx_ciu2_src_ppx_ip4_io_t</a>;
<a name="l10035"></a>10035 <span class="comment"></span>
<a name="l10036"></a>10036 <span class="comment">/**</span>
<a name="l10037"></a>10037 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_mbox</span>
<a name="l10038"></a>10038 <span class="comment"> */</span>
<a name="l10039"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html">10039</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html" title="cvmx_ciu2_src_pp::_ip4_mbox">cvmx_ciu2_src_ppx_ip4_mbox</a> {
<a name="l10040"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#ae2038c3e0f701b90167e52489db67a3d">10040</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#ae2038c3e0f701b90167e52489db67a3d">u64</a>;
<a name="l10041"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html">10041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html">cvmx_ciu2_src_ppx_ip4_mbox_s</a> {
<a name="l10042"></a>10042 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10043"></a>10043 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#a2ba40a35579e2d881841d46b2f63aa36">reserved_4_63</a>                : 60;
<a name="l10044"></a>10044     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#ae083c3768c2ad21b0b650988e6bf1578">mbox</a>                         : 4;  <span class="comment">/**&lt; Mailbox interrupt Source (RAW &amp; ENABLE)</span>
<a name="l10045"></a>10045 <span class="comment">                                                         For CIU2_SRC_PPX_IPx_MBOX:</span>
<a name="l10046"></a>10046 <span class="comment">                                                         Four mailbox interrupts for entries 0-31</span>
<a name="l10047"></a>10047 <span class="comment">                                                         RAW &amp; ENABLE</span>
<a name="l10048"></a>10048 <span class="comment">                                                          [3]  is the or of &lt;31:24&gt; of CIU2_MBOX</span>
<a name="l10049"></a>10049 <span class="comment">                                                          [2]  is the or of &lt;23:16&gt; of CIU2_MBOX</span>
<a name="l10050"></a>10050 <span class="comment">                                                          [1]  is the or of &lt;15:8&gt; of CIU2_MBOX</span>
<a name="l10051"></a>10051 <span class="comment">                                                          [0]  is the or of &lt;7:0&gt; of CIU2_MBOX</span>
<a name="l10052"></a>10052 <span class="comment">                                                          CIU2_MBOX value can be read out via CSR address</span>
<a name="l10053"></a>10053 <span class="comment">                                                          CIU_MBOX_SET/CLR</span>
<a name="l10054"></a>10054 <span class="comment">                                                         For CIU2_SRC_IOX_INT_MBOX:</span>
<a name="l10055"></a>10055 <span class="comment">                                                           always zero */</span>
<a name="l10056"></a>10056 <span class="preprocessor">#else</span>
<a name="l10057"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#ae083c3768c2ad21b0b650988e6bf1578">10057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#ae083c3768c2ad21b0b650988e6bf1578">mbox</a>                         : 4;
<a name="l10058"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#a2ba40a35579e2d881841d46b2f63aa36">10058</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html#a2ba40a35579e2d881841d46b2f63aa36">reserved_4_63</a>                : 60;
<a name="l10059"></a>10059 <span class="preprocessor">#endif</span>
<a name="l10060"></a>10060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#ae7110827c724c47b18d78183ca5411e0">s</a>;
<a name="l10061"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#ac586502bac0acb4dec8c719c0a0f47af">10061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html">cvmx_ciu2_src_ppx_ip4_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#ac586502bac0acb4dec8c719c0a0f47af">cn68xx</a>;
<a name="l10062"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#adfc04b2468d2c98059a0f5467689ec09">10062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mbox_1_1cvmx__ciu2__src__ppx__ip4__mbox__s.html">cvmx_ciu2_src_ppx_ip4_mbox_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html#adfc04b2468d2c98059a0f5467689ec09">cn68xxp1</a>;
<a name="l10063"></a>10063 };
<a name="l10064"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a851c097e5e0c0f3010be7d1d1fe2d233">10064</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html" title="cvmx_ciu2_src_pp::_ip4_mbox">cvmx_ciu2_src_ppx_ip4_mbox</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mbox.html" title="cvmx_ciu2_src_pp::_ip4_mbox">cvmx_ciu2_src_ppx_ip4_mbox_t</a>;
<a name="l10065"></a>10065 <span class="comment"></span>
<a name="l10066"></a>10066 <span class="comment">/**</span>
<a name="l10067"></a>10067 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_mem</span>
<a name="l10068"></a>10068 <span class="comment"> */</span>
<a name="l10069"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html">10069</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html" title="cvmx_ciu2_src_pp::_ip4_mem">cvmx_ciu2_src_ppx_ip4_mem</a> {
<a name="l10070"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#aa7ee2e9906875b435e0c307e45a208f2">10070</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#aa7ee2e9906875b435e0c307e45a208f2">u64</a>;
<a name="l10071"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html">10071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html">cvmx_ciu2_src_ppx_ip4_mem_s</a> {
<a name="l10072"></a>10072 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10073"></a>10073 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a62122d2c1b3a8463f4822425b57d80a5">reserved_4_63</a>                : 60;
<a name="l10074"></a>10074     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a1e4f7960eb05282602c42551b4c90667">lmc</a>                          : 4;  <span class="comment">/**&lt; LMC* interrupt source</span>
<a name="l10075"></a>10075 <span class="comment">                                                         CIU2_RAW_MEM[LMC] &amp; CIU2_EN_xx_yy_MEM[LMC] */</span>
<a name="l10076"></a>10076 <span class="preprocessor">#else</span>
<a name="l10077"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a1e4f7960eb05282602c42551b4c90667">10077</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a1e4f7960eb05282602c42551b4c90667">lmc</a>                          : 4;
<a name="l10078"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a62122d2c1b3a8463f4822425b57d80a5">10078</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html#a62122d2c1b3a8463f4822425b57d80a5">reserved_4_63</a>                : 60;
<a name="l10079"></a>10079 <span class="preprocessor">#endif</span>
<a name="l10080"></a>10080 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#a6fe9a5fe460c85c0b00be32ed4224fe3">s</a>;
<a name="l10081"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#a40da78730781f0ab2c354d725e39f233">10081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html">cvmx_ciu2_src_ppx_ip4_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#a40da78730781f0ab2c354d725e39f233">cn68xx</a>;
<a name="l10082"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#a2ff92aec94e08c1577430594d04c811c">10082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mem_1_1cvmx__ciu2__src__ppx__ip4__mem__s.html">cvmx_ciu2_src_ppx_ip4_mem_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html#a2ff92aec94e08c1577430594d04c811c">cn68xxp1</a>;
<a name="l10083"></a>10083 };
<a name="l10084"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a281293b17030ef1e147ee100f6a29f86">10084</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html" title="cvmx_ciu2_src_pp::_ip4_mem">cvmx_ciu2_src_ppx_ip4_mem</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mem.html" title="cvmx_ciu2_src_pp::_ip4_mem">cvmx_ciu2_src_ppx_ip4_mem_t</a>;
<a name="l10085"></a>10085 <span class="comment"></span>
<a name="l10086"></a>10086 <span class="comment">/**</span>
<a name="l10087"></a>10087 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_mio</span>
<a name="l10088"></a>10088 <span class="comment"> */</span>
<a name="l10089"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html">10089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html" title="cvmx_ciu2_src_pp::_ip4_mio">cvmx_ciu2_src_ppx_ip4_mio</a> {
<a name="l10090"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#aa7d7977ad80284716193e690f482cc8a">10090</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#aa7d7977ad80284716193e690f482cc8a">u64</a>;
<a name="l10091"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html">10091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html">cvmx_ciu2_src_ppx_ip4_mio_s</a> {
<a name="l10092"></a>10092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10093"></a>10093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ad35b970aef78ce292abf4ea1fbe20ea3">rst</a>                          : 1;  <span class="comment">/**&lt; MIO RST interrupt source</span>
<a name="l10094"></a>10094 <span class="comment">                                                         CIU2_RAW_MIO[RST] &amp; CIU2_EN_xx_yy_MIO[RST] */</span>
<a name="l10095"></a>10095     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a805b4ef342a0f8657b51739e8a38dce9">reserved_49_62</a>               : 14;
<a name="l10096"></a>10096     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a3c7e29c55609aa7c5e4048789a2d1828">ptp</a>                          : 1;  <span class="comment">/**&lt; PTP interrupt source</span>
<a name="l10097"></a>10097 <span class="comment">                                                         CIU2_RAW_MIO[PTP] &amp; CIU2_EN_xx_yy_MIO[PTP] */</span>
<a name="l10098"></a>10098     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a1d9e1bf0f4eed9523f53886ee7f517c5">reserved_45_47</a>               : 3;
<a name="l10099"></a>10099     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a67f63f83f5b5d57c11bb0a5a68c57dc3">usb_hci</a>                      : 1;  <span class="comment">/**&lt; USB HCI Interrupt source</span>
<a name="l10100"></a>10100 <span class="comment">                                                         CIU2_RAW_MIO[USB_HCI] &amp; CIU2_EN_xx_yy_MIO[USB_HCI] */</span>
<a name="l10101"></a>10101     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a31ac5df7ecb98659d718b3c92f85266d">reserved_41_43</a>               : 3;
<a name="l10102"></a>10102     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2eb5640ae10c8cb284aa83d299a526d5">usb_uctl</a>                     : 1;  <span class="comment">/**&lt; USB UCTL* interrupt source</span>
<a name="l10103"></a>10103 <span class="comment">                                                         CIU2_RAW_MIO[USB_UCTL] &amp;CIU2_EN_xx_yy_MIO[USB_UCTL] */</span>
<a name="l10104"></a>10104     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a15469b95bc8a86324abecaf6ebbb0c92">reserved_38_39</a>               : 2;
<a name="l10105"></a>10105     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a16ebc8fdda2998e38de4101afba34872">uart</a>                         : 2;  <span class="comment">/**&lt; Two UART interrupts source</span>
<a name="l10106"></a>10106 <span class="comment">                                                         CIU2_RAW_MIO[UART] &amp; CIU2_EN_xx_yy_MIO[UART] */</span>
<a name="l10107"></a>10107     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2f9e8c73fc7c19eef814df8f1f1c0178">reserved_34_35</a>               : 2;
<a name="l10108"></a>10108     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ac71c6d7509ec2312e705277f8ee06e91">twsi</a>                         : 2;  <span class="comment">/**&lt; TWSI x Interrupt source</span>
<a name="l10109"></a>10109 <span class="comment">                                                         CIU2_RAW_MIO[TWSI] &amp; CIU2_EN_xx_yy_MIO[TWSI] */</span>
<a name="l10110"></a>10110     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a7fc18e18b5db33fc62c0bb7158f42449">reserved_19_31</a>               : 13;
<a name="l10111"></a>10111     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aa3f0c638fa8ff4d878bc8d5a18c462e8">bootdma</a>                      : 1;  <span class="comment">/**&lt; Boot bus DMA engines Interrupt source</span>
<a name="l10112"></a>10112 <span class="comment">                                                         CIU2_RAW_MIO[BOOTDMA] &amp; CIU2_EN_xx_yy_MIO[BOOTDMA] */</span>
<a name="l10113"></a>10113     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afcba3df87441e0100262b55a88616ce1">mio</a>                          : 1;  <span class="comment">/**&lt; MIO boot interrupt source</span>
<a name="l10114"></a>10114 <span class="comment">                                                         CIU2_RAW_MIO[MIO] &amp; CIU2_EN_xx_yy_MIO[MIO] */</span>
<a name="l10115"></a>10115     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a13881ffaf58fdb4a5330350c87127359">nand</a>                         : 1;  <span class="comment">/**&lt; NAND Flash Controller interrupt source</span>
<a name="l10116"></a>10116 <span class="comment">                                                         CIU2_RAW_MIO[NAND] &amp; CIU2_EN_xx_yy_MIO[NANAD] */</span>
<a name="l10117"></a>10117     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab09e32674e27fb52bc71534bb589f2e7">reserved_12_15</a>               : 4;
<a name="l10118"></a>10118     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab4c6fde3fcbe43ec29f3f25e263bdb22">timer</a>                        : 4;  <span class="comment">/**&lt; General timer interrupts source</span>
<a name="l10119"></a>10119 <span class="comment">                                                         CIU2_RAW_MIO[TIMER] &amp; CIU2_EN_xx_yy_MIO[TIMER] */</span>
<a name="l10120"></a>10120     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aed0c8d15418874557efad3d5aeb52637">reserved_3_7</a>                 : 5;
<a name="l10121"></a>10121     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a35a8c761e0aeaf372941226ba6219177">ipd_drp</a>                      : 1;  <span class="comment">/**&lt; IPD QOS packet drop interrupt source</span>
<a name="l10122"></a>10122 <span class="comment">                                                         CIU2_RAW_MIO[IPD_DRP] &amp; CIU2_EN_xx_yy_MIO[IPD_DRP] */</span>
<a name="l10123"></a>10123     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afe8209a6f085ffc3aff16fc5411fc6aa">ssoiq</a>                        : 1;  <span class="comment">/**&lt; SSO IQ interrupt source</span>
<a name="l10124"></a>10124 <span class="comment">                                                         CIU2_RAW_MIO[SSOIQ] &amp; CIU2_EN_xx_yy_MIO[SSOIQ] */</span>
<a name="l10125"></a>10125     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ae95d4c0166c82193c3c9c28069aa723a">ipdppthr</a>                     : 1;  <span class="comment">/**&lt; IPD per-port cnt threshold interrupt source</span>
<a name="l10126"></a>10126 <span class="comment">                                                         CIU2_RAW_MIO[IPDPPTHR] &amp;CIU2_EN_xx_yy_MIO[IPDPPTHR] */</span>
<a name="l10127"></a>10127 <span class="preprocessor">#else</span>
<a name="l10128"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ae95d4c0166c82193c3c9c28069aa723a">10128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ae95d4c0166c82193c3c9c28069aa723a">ipdppthr</a>                     : 1;
<a name="l10129"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afe8209a6f085ffc3aff16fc5411fc6aa">10129</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afe8209a6f085ffc3aff16fc5411fc6aa">ssoiq</a>                        : 1;
<a name="l10130"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a35a8c761e0aeaf372941226ba6219177">10130</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a35a8c761e0aeaf372941226ba6219177">ipd_drp</a>                      : 1;
<a name="l10131"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aed0c8d15418874557efad3d5aeb52637">10131</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aed0c8d15418874557efad3d5aeb52637">reserved_3_7</a>                 : 5;
<a name="l10132"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab4c6fde3fcbe43ec29f3f25e263bdb22">10132</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab4c6fde3fcbe43ec29f3f25e263bdb22">timer</a>                        : 4;
<a name="l10133"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab09e32674e27fb52bc71534bb589f2e7">10133</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ab09e32674e27fb52bc71534bb589f2e7">reserved_12_15</a>               : 4;
<a name="l10134"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a13881ffaf58fdb4a5330350c87127359">10134</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a13881ffaf58fdb4a5330350c87127359">nand</a>                         : 1;
<a name="l10135"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afcba3df87441e0100262b55a88616ce1">10135</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#afcba3df87441e0100262b55a88616ce1">mio</a>                          : 1;
<a name="l10136"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aa3f0c638fa8ff4d878bc8d5a18c462e8">10136</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#aa3f0c638fa8ff4d878bc8d5a18c462e8">bootdma</a>                      : 1;
<a name="l10137"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a7fc18e18b5db33fc62c0bb7158f42449">10137</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a7fc18e18b5db33fc62c0bb7158f42449">reserved_19_31</a>               : 13;
<a name="l10138"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ac71c6d7509ec2312e705277f8ee06e91">10138</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ac71c6d7509ec2312e705277f8ee06e91">twsi</a>                         : 2;
<a name="l10139"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2f9e8c73fc7c19eef814df8f1f1c0178">10139</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2f9e8c73fc7c19eef814df8f1f1c0178">reserved_34_35</a>               : 2;
<a name="l10140"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a16ebc8fdda2998e38de4101afba34872">10140</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a16ebc8fdda2998e38de4101afba34872">uart</a>                         : 2;
<a name="l10141"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a15469b95bc8a86324abecaf6ebbb0c92">10141</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a15469b95bc8a86324abecaf6ebbb0c92">reserved_38_39</a>               : 2;
<a name="l10142"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2eb5640ae10c8cb284aa83d299a526d5">10142</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a2eb5640ae10c8cb284aa83d299a526d5">usb_uctl</a>                     : 1;
<a name="l10143"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a31ac5df7ecb98659d718b3c92f85266d">10143</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a31ac5df7ecb98659d718b3c92f85266d">reserved_41_43</a>               : 3;
<a name="l10144"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a67f63f83f5b5d57c11bb0a5a68c57dc3">10144</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a67f63f83f5b5d57c11bb0a5a68c57dc3">usb_hci</a>                      : 1;
<a name="l10145"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a1d9e1bf0f4eed9523f53886ee7f517c5">10145</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a1d9e1bf0f4eed9523f53886ee7f517c5">reserved_45_47</a>               : 3;
<a name="l10146"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a3c7e29c55609aa7c5e4048789a2d1828">10146</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a3c7e29c55609aa7c5e4048789a2d1828">ptp</a>                          : 1;
<a name="l10147"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a805b4ef342a0f8657b51739e8a38dce9">10147</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#a805b4ef342a0f8657b51739e8a38dce9">reserved_49_62</a>               : 14;
<a name="l10148"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ad35b970aef78ce292abf4ea1fbe20ea3">10148</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html#ad35b970aef78ce292abf4ea1fbe20ea3">rst</a>                          : 1;
<a name="l10149"></a>10149 <span class="preprocessor">#endif</span>
<a name="l10150"></a>10150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#ad012809d9cb7f027f1bd5595fa0d3164">s</a>;
<a name="l10151"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#a6880769cdc1f8ec68b60241c5622584d">10151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html">cvmx_ciu2_src_ppx_ip4_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#a6880769cdc1f8ec68b60241c5622584d">cn68xx</a>;
<a name="l10152"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#a81b982d493cb483263e2bce664e00cfe">10152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__mio_1_1cvmx__ciu2__src__ppx__ip4__mio__s.html">cvmx_ciu2_src_ppx_ip4_mio_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html#a81b982d493cb483263e2bce664e00cfe">cn68xxp1</a>;
<a name="l10153"></a>10153 };
<a name="l10154"></a><a class="code" href="cvmx-ciu2-defs_8h.html#adc2cbf6c3f100e3692e7997c015c7f7a">10154</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html" title="cvmx_ciu2_src_pp::_ip4_mio">cvmx_ciu2_src_ppx_ip4_mio</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__mio.html" title="cvmx_ciu2_src_pp::_ip4_mio">cvmx_ciu2_src_ppx_ip4_mio_t</a>;
<a name="l10155"></a>10155 <span class="comment"></span>
<a name="l10156"></a>10156 <span class="comment">/**</span>
<a name="l10157"></a>10157 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_pkt</span>
<a name="l10158"></a>10158 <span class="comment"> */</span>
<a name="l10159"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html">10159</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html" title="cvmx_ciu2_src_pp::_ip4_pkt">cvmx_ciu2_src_ppx_ip4_pkt</a> {
<a name="l10160"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#a1a334f187b0ca0c5c5cf3d8aef16031d">10160</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#a1a334f187b0ca0c5c5cf3d8aef16031d">u64</a>;
<a name="l10161"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html">10161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html">cvmx_ciu2_src_ppx_ip4_pkt_s</a> {
<a name="l10162"></a>10162 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10163"></a>10163 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a53cb7e9c735684a9698948cf8fbe9c83">reserved_54_63</a>               : 10;
<a name="l10164"></a>10164     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5e5baa24cfc14c49dec2e71a3108f563">ilk_drp</a>                      : 2;  <span class="comment">/**&lt; ILK Packet Drop interrupts source</span>
<a name="l10165"></a>10165 <span class="comment">                                                         CIU2_RAW_PKT[ILK_DRP] &amp; CIU2_EN_xx_yy_PKT[ILK_DRP] */</span>
<a name="l10166"></a>10166     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a58da30ed40011ee93c6d4a7262a006a1">reserved_49_51</a>               : 3;
<a name="l10167"></a>10167     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af7069f528945b06569b649a4b1584e14">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l10168"></a>10168 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l10169"></a>10169     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ac7be6538743257b91b6dab6991e2f06f">reserved_41_47</a>               : 7;
<a name="l10170"></a>10170     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ab6ae349f5126e7767e45c8fd69748641">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l10171"></a>10171 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l10172"></a>10172     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a112d75353905eef99cca668bd9395b81">reserved_33_39</a>               : 7;
<a name="l10173"></a>10173     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5acba1f32d6c943050602ede8c689ed1">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l10174"></a>10174 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l10175"></a>10175     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a89f9cc4c27930130b9c464c56d97a7b9">reserved_13_31</a>               : 19;
<a name="l10176"></a>10176     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ae298442f42f9bf30407d8e6b84c8d17c">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l10177"></a>10177 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l10178"></a>10178     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a77ba551c677101af1cd27f8fa0e98df9">reserved_5_7</a>                 : 3;
<a name="l10179"></a>10179     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af492b090e868e51676aeadcdcf4ba469">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l10180"></a>10180 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l10181"></a>10181 <span class="preprocessor">#else</span>
<a name="l10182"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af492b090e868e51676aeadcdcf4ba469">10182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af492b090e868e51676aeadcdcf4ba469">agx</a>                          : 5;
<a name="l10183"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a77ba551c677101af1cd27f8fa0e98df9">10183</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a77ba551c677101af1cd27f8fa0e98df9">reserved_5_7</a>                 : 3;
<a name="l10184"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ae298442f42f9bf30407d8e6b84c8d17c">10184</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ae298442f42f9bf30407d8e6b84c8d17c">gmx_drp</a>                      : 5;
<a name="l10185"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a89f9cc4c27930130b9c464c56d97a7b9">10185</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a89f9cc4c27930130b9c464c56d97a7b9">reserved_13_31</a>               : 19;
<a name="l10186"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5acba1f32d6c943050602ede8c689ed1">10186</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5acba1f32d6c943050602ede8c689ed1">agl</a>                          : 1;
<a name="l10187"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a112d75353905eef99cca668bd9395b81">10187</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a112d75353905eef99cca668bd9395b81">reserved_33_39</a>               : 7;
<a name="l10188"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ab6ae349f5126e7767e45c8fd69748641">10188</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ab6ae349f5126e7767e45c8fd69748641">mii</a>                          : 1;
<a name="l10189"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ac7be6538743257b91b6dab6991e2f06f">10189</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#ac7be6538743257b91b6dab6991e2f06f">reserved_41_47</a>               : 7;
<a name="l10190"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af7069f528945b06569b649a4b1584e14">10190</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#af7069f528945b06569b649a4b1584e14">ilk</a>                          : 1;
<a name="l10191"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a58da30ed40011ee93c6d4a7262a006a1">10191</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a58da30ed40011ee93c6d4a7262a006a1">reserved_49_51</a>               : 3;
<a name="l10192"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5e5baa24cfc14c49dec2e71a3108f563">10192</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a5e5baa24cfc14c49dec2e71a3108f563">ilk_drp</a>                      : 2;
<a name="l10193"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a53cb7e9c735684a9698948cf8fbe9c83">10193</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html#a53cb7e9c735684a9698948cf8fbe9c83">reserved_54_63</a>               : 10;
<a name="l10194"></a>10194 <span class="preprocessor">#endif</span>
<a name="l10195"></a>10195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#a7ce7fec7985fe873f58e029d4cb3d44c">s</a>;
<a name="l10196"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#a55c76f2cd1bc7ba0b6cc83c4540c55b1">10196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__s.html">cvmx_ciu2_src_ppx_ip4_pkt_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#a55c76f2cd1bc7ba0b6cc83c4540c55b1">cn68xx</a>;
<a name="l10197"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html">10197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html">cvmx_ciu2_src_ppx_ip4_pkt_cn68xxp1</a> {
<a name="l10198"></a>10198 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10199"></a>10199 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a32abb3c8a84be1c31b0929c60eeabcac">reserved_49_63</a>               : 15;
<a name="l10200"></a>10200     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a2736da6798b1c5b02bf822bd709e6480">ilk</a>                          : 1;  <span class="comment">/**&lt; ILK interface interrupts source</span>
<a name="l10201"></a>10201 <span class="comment">                                                         CIU2_RAW_PKT[ILK] &amp; CIU2_EN_xx_yy_PKT[ILK] */</span>
<a name="l10202"></a>10202     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a4a0079a80a5bf9f80f2e77ded3e63e58">reserved_41_47</a>               : 7;
<a name="l10203"></a>10203     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a8376a96ada31b00759f6786abba8fcab">mii</a>                          : 1;  <span class="comment">/**&lt; RGMII/MII/MIX Interface x Interrupts source</span>
<a name="l10204"></a>10204 <span class="comment">                                                         CIU2_RAW_PKT[MII] &amp; CIU2_EN_xx_yy_PKT[MII] */</span>
<a name="l10205"></a>10205     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a95f626e3cdef8f5f7ed9b45745e8ebed">reserved_33_39</a>               : 7;
<a name="l10206"></a>10206     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1a2aac6fdb3fdb9f90841edd93461d87">agl</a>                          : 1;  <span class="comment">/**&lt; AGL interrupt source</span>
<a name="l10207"></a>10207 <span class="comment">                                                         CIU2_RAW_PKT[AGL] &amp; CIU2_EN_xx_yy_PKT[AGL] */</span>
<a name="l10208"></a>10208     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#ab5c9b48ae6a12e0988ba2cae1e1989a5">reserved_13_31</a>               : 19;
<a name="l10209"></a>10209     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a58b6ba774bdc59ee0d16342be702bbf6">gmx_drp</a>                      : 5;  <span class="comment">/**&lt; GMX packet drop interrupt, RAW &amp; ENABLE</span>
<a name="l10210"></a>10210 <span class="comment">                                                         CIU2_RAW_PKT[GMX_DRP] &amp; CIU2_EN_xx_yy_PKT[GMX_DRP] */</span>
<a name="l10211"></a>10211     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a824e76674e902cf5238ddb74a1d9e40d">reserved_5_7</a>                 : 3;
<a name="l10212"></a>10212     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1f0fb0aac99278756c2368201e85634b">agx</a>                          : 5;  <span class="comment">/**&lt; GMX interrupt source</span>
<a name="l10213"></a>10213 <span class="comment">                                                         CIU2_RAW_PKT[AGX] &amp; CIU2_EN_xx_yy_PKT[AGX] */</span>
<a name="l10214"></a>10214 <span class="preprocessor">#else</span>
<a name="l10215"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1f0fb0aac99278756c2368201e85634b">10215</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1f0fb0aac99278756c2368201e85634b">agx</a>                          : 5;
<a name="l10216"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a824e76674e902cf5238ddb74a1d9e40d">10216</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a824e76674e902cf5238ddb74a1d9e40d">reserved_5_7</a>                 : 3;
<a name="l10217"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a58b6ba774bdc59ee0d16342be702bbf6">10217</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a58b6ba774bdc59ee0d16342be702bbf6">gmx_drp</a>                      : 5;
<a name="l10218"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#ab5c9b48ae6a12e0988ba2cae1e1989a5">10218</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#ab5c9b48ae6a12e0988ba2cae1e1989a5">reserved_13_31</a>               : 19;
<a name="l10219"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1a2aac6fdb3fdb9f90841edd93461d87">10219</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a1a2aac6fdb3fdb9f90841edd93461d87">agl</a>                          : 1;
<a name="l10220"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a95f626e3cdef8f5f7ed9b45745e8ebed">10220</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a95f626e3cdef8f5f7ed9b45745e8ebed">reserved_33_39</a>               : 7;
<a name="l10221"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a8376a96ada31b00759f6786abba8fcab">10221</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a8376a96ada31b00759f6786abba8fcab">mii</a>                          : 1;
<a name="l10222"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a4a0079a80a5bf9f80f2e77ded3e63e58">10222</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a4a0079a80a5bf9f80f2e77ded3e63e58">reserved_41_47</a>               : 7;
<a name="l10223"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a2736da6798b1c5b02bf822bd709e6480">10223</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a2736da6798b1c5b02bf822bd709e6480">ilk</a>                          : 1;
<a name="l10224"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a32abb3c8a84be1c31b0929c60eeabcac">10224</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__pkt_1_1cvmx__ciu2__src__ppx__ip4__pkt__cn68xxp1.html#a32abb3c8a84be1c31b0929c60eeabcac">reserved_49_63</a>               : 15;
<a name="l10225"></a>10225 <span class="preprocessor">#endif</span>
<a name="l10226"></a>10226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html#ad35b9cb73094a3eddca26d6eeb1ed8c4">cn68xxp1</a>;
<a name="l10227"></a>10227 };
<a name="l10228"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a43da55b793ff065d98fa469be6227b96">10228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html" title="cvmx_ciu2_src_pp::_ip4_pkt">cvmx_ciu2_src_ppx_ip4_pkt</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__pkt.html" title="cvmx_ciu2_src_pp::_ip4_pkt">cvmx_ciu2_src_ppx_ip4_pkt_t</a>;
<a name="l10229"></a>10229 <span class="comment"></span>
<a name="l10230"></a>10230 <span class="comment">/**</span>
<a name="l10231"></a>10231 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_rml</span>
<a name="l10232"></a>10232 <span class="comment"> */</span>
<a name="l10233"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html">10233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html" title="cvmx_ciu2_src_pp::_ip4_rml">cvmx_ciu2_src_ppx_ip4_rml</a> {
<a name="l10234"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#a0832163c78eedae20bfb370228509665">10234</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#a0832163c78eedae20bfb370228509665">u64</a>;
<a name="l10235"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html">10235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html">cvmx_ciu2_src_ppx_ip4_rml_s</a> {
<a name="l10236"></a>10236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10237"></a>10237 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a20233a5d1dbd95cd265bf42b22608433">reserved_56_63</a>               : 8;
<a name="l10238"></a>10238     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3cad13717fcd32a004e5daf944286caf">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l10239"></a>10239 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l10240"></a>10240     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a0f71077e5bd3104609a42618aa85a22e">reserved_49_51</a>               : 3;
<a name="l10241"></a>10241     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a5ba05d6047b0d25604dda42e0acbfc4a">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l10242"></a>10242 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l10243"></a>10243     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a82d46e5308aaa9d6111f6b1bcb79100c">reserved_41_47</a>               : 7;
<a name="l10244"></a>10244     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a617b5a3b57d0d1cf35eeeb9d03fa4d20">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l10245"></a>10245 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l10246"></a>10246     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a046f082992156226e178620c1e6ed7c2">reserved_37_39</a>               : 3;
<a name="l10247"></a>10247     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a60413cbd17b5a2450a8249263ed974e5">dpi_dma</a>                      : 1;  <span class="comment">/**&lt; DPI DMA instruction completion  interrupt</span>
<a name="l10248"></a>10248 <span class="comment">                                                         See DPI DMA instruction completion */</span>
<a name="l10249"></a>10249     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a03e5aeb2f991c5bd17f666e05f73f096">reserved_34_35</a>               : 2;
<a name="l10250"></a>10250     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a9c23027c692e7d006a49b7988789049f">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l10251"></a>10251 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l10252"></a>10252     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a67a8aa03ffa2cc4fcd2622a0b71ac7fd">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l10253"></a>10253 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l10254"></a>10254     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab60ad841c455efdab527cad8f5376574">reserved_31_31</a>               : 1;
<a name="l10255"></a>10255     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a4a1a16a5dd8fa7b3cfe262624e5fbbef">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l10256"></a>10256 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l10257"></a>10257     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a86cba750c8c3acab44493d785e3356c6">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l10258"></a>10258 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l10259"></a>10259     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a454d47f4afdfd5a8544bd26955fff81a">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l10260"></a>10260 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l10261"></a>10261     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#afb3f309f0eb2f33ed9f89b01f83e9db4">reserved_25_27</a>               : 3;
<a name="l10262"></a>10262     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a2d02d3133a164d2210ac27f7e3841a91">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l10263"></a>10263 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l10264"></a>10264     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab7ebd96ed6d369695ba540d764a725d8">reserved_17_23</a>               : 7;
<a name="l10265"></a>10265     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a140362e3e5db9e663c7d4ec8bae2364d">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l10266"></a>10266 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l10267"></a>10267     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a8c0a36513267979670368ebcc2eafa6a">reserved_8_15</a>                : 8;
<a name="l10268"></a>10268     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3a5435f4a3581284894fdae64ba341b8">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l10269"></a>10269 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l10270"></a>10270     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#abd06ddf2397b705d030048cdaf8475ea">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l10271"></a>10271 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l10272"></a>10272     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a590221d4a3d2ad0033e8ba30aaafc178">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l10273"></a>10273 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l10274"></a>10274     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a42f9911770752bd40404bb465a48225b">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l10275"></a>10275 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l10276"></a>10276     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#affe9d9ae3654fd372bf45424eaef424d">reserved_1_3</a>                 : 3;
<a name="l10277"></a>10277     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#af18574d83dc315cc092711ba90e28d55">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l10278"></a>10278 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l10279"></a>10279 <span class="preprocessor">#else</span>
<a name="l10280"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#af18574d83dc315cc092711ba90e28d55">10280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#af18574d83dc315cc092711ba90e28d55">iob</a>                          : 1;
<a name="l10281"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#affe9d9ae3654fd372bf45424eaef424d">10281</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#affe9d9ae3654fd372bf45424eaef424d">reserved_1_3</a>                 : 3;
<a name="l10282"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a42f9911770752bd40404bb465a48225b">10282</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a42f9911770752bd40404bb465a48225b">fpa</a>                          : 1;
<a name="l10283"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a590221d4a3d2ad0033e8ba30aaafc178">10283</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a590221d4a3d2ad0033e8ba30aaafc178">ipd</a>                          : 1;
<a name="l10284"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#abd06ddf2397b705d030048cdaf8475ea">10284</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#abd06ddf2397b705d030048cdaf8475ea">pip</a>                          : 1;
<a name="l10285"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3a5435f4a3581284894fdae64ba341b8">10285</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3a5435f4a3581284894fdae64ba341b8">pko</a>                          : 1;
<a name="l10286"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a8c0a36513267979670368ebcc2eafa6a">10286</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a8c0a36513267979670368ebcc2eafa6a">reserved_8_15</a>                : 8;
<a name="l10287"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a140362e3e5db9e663c7d4ec8bae2364d">10287</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a140362e3e5db9e663c7d4ec8bae2364d">sso</a>                          : 1;
<a name="l10288"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab7ebd96ed6d369695ba540d764a725d8">10288</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab7ebd96ed6d369695ba540d764a725d8">reserved_17_23</a>               : 7;
<a name="l10289"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a2d02d3133a164d2210ac27f7e3841a91">10289</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a2d02d3133a164d2210ac27f7e3841a91">zip</a>                          : 1;
<a name="l10290"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#afb3f309f0eb2f33ed9f89b01f83e9db4">10290</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#afb3f309f0eb2f33ed9f89b01f83e9db4">reserved_25_27</a>               : 3;
<a name="l10291"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a454d47f4afdfd5a8544bd26955fff81a">10291</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a454d47f4afdfd5a8544bd26955fff81a">tim</a>                          : 1;
<a name="l10292"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a86cba750c8c3acab44493d785e3356c6">10292</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a86cba750c8c3acab44493d785e3356c6">rad</a>                          : 1;
<a name="l10293"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a4a1a16a5dd8fa7b3cfe262624e5fbbef">10293</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a4a1a16a5dd8fa7b3cfe262624e5fbbef">key</a>                          : 1;
<a name="l10294"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab60ad841c455efdab527cad8f5376574">10294</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#ab60ad841c455efdab527cad8f5376574">reserved_31_31</a>               : 1;
<a name="l10295"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a67a8aa03ffa2cc4fcd2622a0b71ac7fd">10295</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a67a8aa03ffa2cc4fcd2622a0b71ac7fd">sli</a>                          : 1;
<a name="l10296"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a9c23027c692e7d006a49b7988789049f">10296</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a9c23027c692e7d006a49b7988789049f">dpi</a>                          : 1;
<a name="l10297"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a03e5aeb2f991c5bd17f666e05f73f096">10297</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a03e5aeb2f991c5bd17f666e05f73f096">reserved_34_35</a>               : 2;
<a name="l10298"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a60413cbd17b5a2450a8249263ed974e5">10298</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a60413cbd17b5a2450a8249263ed974e5">dpi_dma</a>                      : 1;
<a name="l10299"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a046f082992156226e178620c1e6ed7c2">10299</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a046f082992156226e178620c1e6ed7c2">reserved_37_39</a>               : 3;
<a name="l10300"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a617b5a3b57d0d1cf35eeeb9d03fa4d20">10300</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a617b5a3b57d0d1cf35eeeb9d03fa4d20">dfa</a>                          : 1;
<a name="l10301"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a82d46e5308aaa9d6111f6b1bcb79100c">10301</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a82d46e5308aaa9d6111f6b1bcb79100c">reserved_41_47</a>               : 7;
<a name="l10302"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a5ba05d6047b0d25604dda42e0acbfc4a">10302</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a5ba05d6047b0d25604dda42e0acbfc4a">l2c</a>                          : 1;
<a name="l10303"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a0f71077e5bd3104609a42618aa85a22e">10303</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a0f71077e5bd3104609a42618aa85a22e">reserved_49_51</a>               : 3;
<a name="l10304"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3cad13717fcd32a004e5daf944286caf">10304</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a3cad13717fcd32a004e5daf944286caf">trace</a>                        : 4;
<a name="l10305"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a20233a5d1dbd95cd265bf42b22608433">10305</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html#a20233a5d1dbd95cd265bf42b22608433">reserved_56_63</a>               : 8;
<a name="l10306"></a>10306 <span class="preprocessor">#endif</span>
<a name="l10307"></a>10307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#abd43d17e047be09b9af43a18bdc53832">s</a>;
<a name="l10308"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#a513bf4ccd95d29660dad83d5e8d6f57b">10308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__s.html">cvmx_ciu2_src_ppx_ip4_rml_s</a>    <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#a513bf4ccd95d29660dad83d5e8d6f57b">cn68xx</a>;
<a name="l10309"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html">10309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html">cvmx_ciu2_src_ppx_ip4_rml_cn68xxp1</a> {
<a name="l10310"></a>10310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10311"></a>10311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a03c3f5d8df2f7ee7d1f4a71d58dec686">reserved_56_63</a>               : 8;
<a name="l10312"></a>10312     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a1d94f4d50e40ed18af80c195f6a910e5">trace</a>                        : 4;  <span class="comment">/**&lt; Trace buffer interrupt source</span>
<a name="l10313"></a>10313 <span class="comment">                                                         CIU2_RAW_RML[TRACE] &amp; CIU2_EN_xx_yy_RML[TRACE] */</span>
<a name="l10314"></a>10314     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a868d0f7a09af0fa6ab3b4d5a84b591ed">reserved_49_51</a>               : 3;
<a name="l10315"></a>10315     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2ea6c3670cedd4ee46772b304753767e">l2c</a>                          : 1;  <span class="comment">/**&lt; L2C interrupt source</span>
<a name="l10316"></a>10316 <span class="comment">                                                         CIU2_RAW_RML[L2C] &amp; CIU2_EN_xx_yy_RML[L2C] */</span>
<a name="l10317"></a>10317     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a9b00852d79f44d53fca1244e70d59968">reserved_41_47</a>               : 7;
<a name="l10318"></a>10318     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a0d34ac7af5ff833cd8713b0a652eabfd">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA interrupt source</span>
<a name="l10319"></a>10319 <span class="comment">                                                         CIU2_RAW_RML[DFA] &amp; CIU2_EN_xx_yy_RML[DFA] */</span>
<a name="l10320"></a>10320     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#ac9fa7fb6b91576fdf6c57c4bd6eb2c09">reserved_34_39</a>               : 6;
<a name="l10321"></a>10321     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a582da034e8862ea7b6b6284c3d32b0fa">dpi</a>                          : 1;  <span class="comment">/**&lt; DPI interrupt source</span>
<a name="l10322"></a>10322 <span class="comment">                                                         CIU2_RAW_RML[DPI] &amp; CIU2_EN_xx_yy_RML[DPI] */</span>
<a name="l10323"></a>10323     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a02b954bc9727a25e602dc5d552de68f6">sli</a>                          : 1;  <span class="comment">/**&lt; SLI interrupt source</span>
<a name="l10324"></a>10324 <span class="comment">                                                         CIU2_RAW_RML[SLI] &amp; CIU2_EN_xx_yy_RML[SLI] */</span>
<a name="l10325"></a>10325     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2115c3c85690e36d098f24dfc34b89cb">reserved_31_31</a>               : 1;
<a name="l10326"></a>10326     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#afa27d124cb2d7516453c8a3ed53c6716">key</a>                          : 1;  <span class="comment">/**&lt; KEY interrupt source</span>
<a name="l10327"></a>10327 <span class="comment">                                                         CIU2_RAW_RML[KEY] &amp; CIU2_EN_xx_yy_RML[KEY] */</span>
<a name="l10328"></a>10328     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a22dac2373d9063d3e6a325b0ec3c79e3">rad</a>                          : 1;  <span class="comment">/**&lt; RAD interrupt source</span>
<a name="l10329"></a>10329 <span class="comment">                                                         CIU2_RAW_RML[RAD] &amp; CIU2_EN_xx_yy_RML[RAD] */</span>
<a name="l10330"></a>10330     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a104709173232bf80c62a1c991adce609">tim</a>                          : 1;  <span class="comment">/**&lt; TIM interrupt source</span>
<a name="l10331"></a>10331 <span class="comment">                                                         CIU2_RAW_RML[TIM] &amp; CIU2_EN_xx_yy_RML[TIM] */</span>
<a name="l10332"></a>10332     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7ed792e085fe35152e64d88933c3abc0">reserved_25_27</a>               : 3;
<a name="l10333"></a>10333     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aa78602b43677a65d7f4b76ca37a269ff">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP interrupt source</span>
<a name="l10334"></a>10334 <span class="comment">                                                         CIU2_RAW_RML[ZIP] &amp; CIU2_EN_xx_yy_RML[ZIP] */</span>
<a name="l10335"></a>10335     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aeb23bafdcc45e2c643fa8fe4f05be2e6">reserved_17_23</a>               : 7;
<a name="l10336"></a>10336     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acdc6518320f9441af98f4af10ece853d">sso</a>                          : 1;  <span class="comment">/**&lt; SSO err interrupt source</span>
<a name="l10337"></a>10337 <span class="comment">                                                         CIU2_RAW_RML[SSO] &amp; CIU2_EN_xx_yy_RML[SSO] */</span>
<a name="l10338"></a>10338     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a18073ccac2bf18b7d7aba5832d8432a7">reserved_8_15</a>                : 8;
<a name="l10339"></a>10339     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a95cb05b36e42f4af3f12244f1eae8224">pko</a>                          : 1;  <span class="comment">/**&lt; PKO interrupt source</span>
<a name="l10340"></a>10340 <span class="comment">                                                         CIU2_RAW_RML[PKO] &amp; CIU2_EN_xx_yy_RML[PKO] */</span>
<a name="l10341"></a>10341     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a619d5027c972713b3261eaab9079e443">pip</a>                          : 1;  <span class="comment">/**&lt; PIP interrupt source</span>
<a name="l10342"></a>10342 <span class="comment">                                                         CIU2_RAW_RML[PIP] &amp; CIU2_EN_xx_yy_RML[PIP] */</span>
<a name="l10343"></a>10343     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a50c2ba3f61559eaeb29a5b54c13fb099">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD interrupt source</span>
<a name="l10344"></a>10344 <span class="comment">                                                         CIU2_RAW_RML[IPD] &amp; CIU2_EN_xx_yy_RML[IPD] */</span>
<a name="l10345"></a>10345     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7b9345685c7e2d551d5137ff58cdd0b5">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA interrupt source</span>
<a name="l10346"></a>10346 <span class="comment">                                                         CIU2_RAW_RML[FPA] &amp; CIU2_EN_xx_yy_RML[FPA] */</span>
<a name="l10347"></a>10347     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a63ec7e9f4451ecd311a1ab32bf2d2b69">reserved_1_3</a>                 : 3;
<a name="l10348"></a>10348     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acd5b89e17f770079dcc8e0168c5c6670">iob</a>                          : 1;  <span class="comment">/**&lt; IOB interrupt source</span>
<a name="l10349"></a>10349 <span class="comment">                                                         CIU2_RAW_RML[IOB] &amp; CIU2_EN_xx_yy_RML[IOB] */</span>
<a name="l10350"></a>10350 <span class="preprocessor">#else</span>
<a name="l10351"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acd5b89e17f770079dcc8e0168c5c6670">10351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acd5b89e17f770079dcc8e0168c5c6670">iob</a>                          : 1;
<a name="l10352"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a63ec7e9f4451ecd311a1ab32bf2d2b69">10352</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a63ec7e9f4451ecd311a1ab32bf2d2b69">reserved_1_3</a>                 : 3;
<a name="l10353"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7b9345685c7e2d551d5137ff58cdd0b5">10353</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7b9345685c7e2d551d5137ff58cdd0b5">fpa</a>                          : 1;
<a name="l10354"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a50c2ba3f61559eaeb29a5b54c13fb099">10354</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a50c2ba3f61559eaeb29a5b54c13fb099">ipd</a>                          : 1;
<a name="l10355"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a619d5027c972713b3261eaab9079e443">10355</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a619d5027c972713b3261eaab9079e443">pip</a>                          : 1;
<a name="l10356"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a95cb05b36e42f4af3f12244f1eae8224">10356</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a95cb05b36e42f4af3f12244f1eae8224">pko</a>                          : 1;
<a name="l10357"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a18073ccac2bf18b7d7aba5832d8432a7">10357</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a18073ccac2bf18b7d7aba5832d8432a7">reserved_8_15</a>                : 8;
<a name="l10358"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acdc6518320f9441af98f4af10ece853d">10358</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#acdc6518320f9441af98f4af10ece853d">sso</a>                          : 1;
<a name="l10359"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aeb23bafdcc45e2c643fa8fe4f05be2e6">10359</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aeb23bafdcc45e2c643fa8fe4f05be2e6">reserved_17_23</a>               : 7;
<a name="l10360"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aa78602b43677a65d7f4b76ca37a269ff">10360</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#aa78602b43677a65d7f4b76ca37a269ff">zip</a>                          : 1;
<a name="l10361"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7ed792e085fe35152e64d88933c3abc0">10361</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a7ed792e085fe35152e64d88933c3abc0">reserved_25_27</a>               : 3;
<a name="l10362"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a104709173232bf80c62a1c991adce609">10362</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a104709173232bf80c62a1c991adce609">tim</a>                          : 1;
<a name="l10363"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a22dac2373d9063d3e6a325b0ec3c79e3">10363</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a22dac2373d9063d3e6a325b0ec3c79e3">rad</a>                          : 1;
<a name="l10364"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#afa27d124cb2d7516453c8a3ed53c6716">10364</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#afa27d124cb2d7516453c8a3ed53c6716">key</a>                          : 1;
<a name="l10365"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2115c3c85690e36d098f24dfc34b89cb">10365</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2115c3c85690e36d098f24dfc34b89cb">reserved_31_31</a>               : 1;
<a name="l10366"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a02b954bc9727a25e602dc5d552de68f6">10366</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a02b954bc9727a25e602dc5d552de68f6">sli</a>                          : 1;
<a name="l10367"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a582da034e8862ea7b6b6284c3d32b0fa">10367</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a582da034e8862ea7b6b6284c3d32b0fa">dpi</a>                          : 1;
<a name="l10368"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#ac9fa7fb6b91576fdf6c57c4bd6eb2c09">10368</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#ac9fa7fb6b91576fdf6c57c4bd6eb2c09">reserved_34_39</a>               : 6;
<a name="l10369"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a0d34ac7af5ff833cd8713b0a652eabfd">10369</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a0d34ac7af5ff833cd8713b0a652eabfd">dfa</a>                          : 1;
<a name="l10370"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a9b00852d79f44d53fca1244e70d59968">10370</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a9b00852d79f44d53fca1244e70d59968">reserved_41_47</a>               : 7;
<a name="l10371"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2ea6c3670cedd4ee46772b304753767e">10371</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a2ea6c3670cedd4ee46772b304753767e">l2c</a>                          : 1;
<a name="l10372"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a868d0f7a09af0fa6ab3b4d5a84b591ed">10372</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a868d0f7a09af0fa6ab3b4d5a84b591ed">reserved_49_51</a>               : 3;
<a name="l10373"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a1d94f4d50e40ed18af80c195f6a910e5">10373</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a1d94f4d50e40ed18af80c195f6a910e5">trace</a>                        : 4;
<a name="l10374"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a03c3f5d8df2f7ee7d1f4a71d58dec686">10374</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__rml_1_1cvmx__ciu2__src__ppx__ip4__rml__cn68xxp1.html#a03c3f5d8df2f7ee7d1f4a71d58dec686">reserved_56_63</a>               : 8;
<a name="l10375"></a>10375 <span class="preprocessor">#endif</span>
<a name="l10376"></a>10376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html#aaaac460d85a2120b0e8d7a3c386c81a0">cn68xxp1</a>;
<a name="l10377"></a>10377 };
<a name="l10378"></a><a class="code" href="cvmx-ciu2-defs_8h.html#af688eb7ebf350d5ff9b08391ceaf1b5e">10378</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html" title="cvmx_ciu2_src_pp::_ip4_rml">cvmx_ciu2_src_ppx_ip4_rml</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__rml.html" title="cvmx_ciu2_src_pp::_ip4_rml">cvmx_ciu2_src_ppx_ip4_rml_t</a>;
<a name="l10379"></a>10379 <span class="comment"></span>
<a name="l10380"></a>10380 <span class="comment">/**</span>
<a name="l10381"></a>10381 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_wdog</span>
<a name="l10382"></a>10382 <span class="comment"> */</span>
<a name="l10383"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html">10383</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html" title="cvmx_ciu2_src_pp::_ip4_wdog">cvmx_ciu2_src_ppx_ip4_wdog</a> {
<a name="l10384"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#a79ed402524e6ce4178a42bf21c4911c8">10384</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#a79ed402524e6ce4178a42bf21c4911c8">u64</a>;
<a name="l10385"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html">10385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html">cvmx_ciu2_src_ppx_ip4_wdog_s</a> {
<a name="l10386"></a>10386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10387"></a>10387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#ac2f0ed48daf927057e22faed6e0ce66a">reserved_32_63</a>               : 32;
<a name="l10388"></a>10388     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#a5bef703e5d01e979e5a0468cf7444c5d">wdog</a>                         : 32; <span class="comment">/**&lt; 32 watchdog interrupts source</span>
<a name="l10389"></a>10389 <span class="comment">                                                         CIU2_RAW_WDOG &amp; CIU2_EN_xx_yy_WDOG */</span>
<a name="l10390"></a>10390 <span class="preprocessor">#else</span>
<a name="l10391"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#a5bef703e5d01e979e5a0468cf7444c5d">10391</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#a5bef703e5d01e979e5a0468cf7444c5d">wdog</a>                         : 32;
<a name="l10392"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#ac2f0ed48daf927057e22faed6e0ce66a">10392</a>     uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html#ac2f0ed48daf927057e22faed6e0ce66a">reserved_32_63</a>               : 32;
<a name="l10393"></a>10393 <span class="preprocessor">#endif</span>
<a name="l10394"></a>10394 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#a9de4a84b0a99ddf703e5e1dc65ab53a4">s</a>;
<a name="l10395"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#ab109b51e1f6c6936d6d031680de4a78e">10395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html">cvmx_ciu2_src_ppx_ip4_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#ab109b51e1f6c6936d6d031680de4a78e">cn68xx</a>;
<a name="l10396"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#a66f0156a8aa37b2de9849dfe9a262d22">10396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wdog_1_1cvmx__ciu2__src__ppx__ip4__wdog__s.html">cvmx_ciu2_src_ppx_ip4_wdog_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html#a66f0156a8aa37b2de9849dfe9a262d22">cn68xxp1</a>;
<a name="l10397"></a>10397 };
<a name="l10398"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a3f9923f733e9b344268a82a5826e4c46">10398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html" title="cvmx_ciu2_src_pp::_ip4_wdog">cvmx_ciu2_src_ppx_ip4_wdog</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wdog.html" title="cvmx_ciu2_src_pp::_ip4_wdog">cvmx_ciu2_src_ppx_ip4_wdog_t</a>;
<a name="l10399"></a>10399 <span class="comment"></span>
<a name="l10400"></a>10400 <span class="comment">/**</span>
<a name="l10401"></a>10401 <span class="comment"> * cvmx_ciu2_src_pp#_ip4_wrkq</span>
<a name="l10402"></a>10402 <span class="comment"> */</span>
<a name="l10403"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html">10403</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html" title="cvmx_ciu2_src_pp::_ip4_wrkq">cvmx_ciu2_src_ppx_ip4_wrkq</a> {
<a name="l10404"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a93e701c5c37d478c2fecf7cb72474148">10404</a>     uint64_t <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a93e701c5c37d478c2fecf7cb72474148">u64</a>;
<a name="l10405"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html">10405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html">cvmx_ciu2_src_ppx_ip4_wrkq_s</a> {
<a name="l10406"></a>10406 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10407"></a>10407 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html#afe9d77aec60e9011db24dabefad05bc8">workq</a>                        : 64; <span class="comment">/**&lt; 64 work queue intr source,</span>
<a name="l10408"></a>10408 <span class="comment">                                                         CIU2_RAW_WRKQ &amp; CIU2_EN_xx_yy_WRKQ */</span>
<a name="l10409"></a>10409 <span class="preprocessor">#else</span>
<a name="l10410"></a><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html#afe9d77aec60e9011db24dabefad05bc8">10410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html#afe9d77aec60e9011db24dabefad05bc8">workq</a>                        : 64;
<a name="l10411"></a>10411 <span class="preprocessor">#endif</span>
<a name="l10412"></a>10412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a14084b7dca847061901e9a894b41d0de">s</a>;
<a name="l10413"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a46d2b709f7b977ae4523547b0bdc5061">10413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html">cvmx_ciu2_src_ppx_ip4_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a46d2b709f7b977ae4523547b0bdc5061">cn68xx</a>;
<a name="l10414"></a><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a71d0999567736f8fb4083260d51048d3">10414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__src__ppx__ip4__wrkq_1_1cvmx__ciu2__src__ppx__ip4__wrkq__s.html">cvmx_ciu2_src_ppx_ip4_wrkq_s</a>   <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html#a71d0999567736f8fb4083260d51048d3">cn68xxp1</a>;
<a name="l10415"></a>10415 };
<a name="l10416"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a9b78ad42dbe1f4a01ada7c0e79e84e94">10416</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html" title="cvmx_ciu2_src_pp::_ip4_wrkq">cvmx_ciu2_src_ppx_ip4_wrkq</a> <a class="code" href="unioncvmx__ciu2__src__ppx__ip4__wrkq.html" title="cvmx_ciu2_src_pp::_ip4_wrkq">cvmx_ciu2_src_ppx_ip4_wrkq_t</a>;
<a name="l10417"></a>10417 <span class="comment"></span>
<a name="l10418"></a>10418 <span class="comment">/**</span>
<a name="l10419"></a>10419 <span class="comment"> * cvmx_ciu2_sum_io#_int</span>
<a name="l10420"></a>10420 <span class="comment"> */</span>
<a name="l10421"></a><a class="code" href="unioncvmx__ciu2__sum__iox__int.html">10421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__iox__int.html" title="cvmx_ciu2_sum_io::_int">cvmx_ciu2_sum_iox_int</a> {
<a name="l10422"></a><a class="code" href="unioncvmx__ciu2__sum__iox__int.html#a7fb0cd358779c5bdf2cb369e55c8959d">10422</a>     uint64_t <a class="code" href="unioncvmx__ciu2__sum__iox__int.html#a7fb0cd358779c5bdf2cb369e55c8959d">u64</a>;
<a name="l10423"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html">10423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html">cvmx_ciu2_sum_iox_int_s</a> {
<a name="l10424"></a>10424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10425"></a>10425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#af2d8109f8084e971aaaf46a3f9af62be">mbox</a>                         : 4;  <span class="comment">/**&lt; MBOX interrupt summary</span>
<a name="l10426"></a>10426 <span class="comment">                                                         Direct connect to CIU2_SRC_*_MBOX[MBOX]</span>
<a name="l10427"></a>10427 <span class="comment">                                                         See CIU_MBOX_SET/CLR / CIU2_SRC_*_MBOX */</span>
<a name="l10428"></a>10428     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aad1d75e5601afde12e91b33b795377c0">reserved_8_59</a>                : 52;
<a name="l10429"></a>10429     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#ac58d90b65e74d3bd4f07045612f202e7">gpio</a>                         : 1;  <span class="comment">/**&lt; GPIO interrupt summary,</span>
<a name="l10430"></a>10430 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_GPIO[63:0]</span>
<a name="l10431"></a>10431 <span class="comment">                                                         See CIU2_RAW_GPIO / CIU2_SRC_*_GPIO */</span>
<a name="l10432"></a>10432     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a1d6b56bc3d8a5433ab8ab54b1ee1808e">pkt</a>                          : 1;  <span class="comment">/**&lt; Packet I/O interrupt summary</span>
<a name="l10433"></a>10433 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_PKT[63:0]</span>
<a name="l10434"></a>10434 <span class="comment">                                                         See CIU2_RAW_PKT / CIU2_SRC_*_PKT */</span>
<a name="l10435"></a>10435     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aa875de5c525b01e58c0b69a738fd1adf">mem</a>                          : 1;  <span class="comment">/**&lt; MEM  interrupt Summary</span>
<a name="l10436"></a>10436 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MEM[63:0]</span>
<a name="l10437"></a>10437 <span class="comment">                                                         See CIU2_RAW_MEM / CIU2_SRC_*_MEM */</span>
<a name="l10438"></a>10438     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a069a5ecb1d2c4cd0068ca6fc99954351">io</a>                           : 1;  <span class="comment">/**&lt; I/O  interrupt summary</span>
<a name="l10439"></a>10439 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_IO[63:0]</span>
<a name="l10440"></a>10440 <span class="comment">                                                         See CIU2_RAW_IO / CIU2_SRC_*_IO */</span>
<a name="l10441"></a>10441     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a97b5db0b458fcfcea54994c744e0d7fb">mio</a>                          : 1;  <span class="comment">/**&lt; MIO  interrupt summary</span>
<a name="l10442"></a>10442 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MIO[63:0]</span>
<a name="l10443"></a>10443 <span class="comment">                                                         See CIU2_RAW_MIO / CIU2_SRC_*_MIO */</span>
<a name="l10444"></a>10444     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aedbdb6071f2b9e16a6dd6e6a8ea9629c">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10445"></a>10445 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_RML[63:0]</span>
<a name="l10446"></a>10446 <span class="comment">                                                         See CIU2_RAW_RML / CIU2_SRC_*_RML */</span>
<a name="l10447"></a>10447     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#abe4d6e9b65e7bcdd3a7abdca468944ac">wdog</a>                         : 1;  <span class="comment">/**&lt; WDOG summary bit</span>
<a name="l10448"></a>10448 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WDOG[63:0]</span>
<a name="l10449"></a>10449 <span class="comment">                                                         See CIU2_RAW_WDOG / CIU2_SRC_*_WDOG</span>
<a name="l10450"></a>10450 <span class="comment">                                                          This read-only bit reads as a one whenever</span>
<a name="l10451"></a>10451 <span class="comment">                                                          CIU2_RAW_WDOG bit is set and corresponding</span>
<a name="l10452"></a>10452 <span class="comment">                                                          enable bit in CIU2_EN_PPx_IPy_WDOG or</span>
<a name="l10453"></a>10453 <span class="comment">                                                          CIU2_EN_IOx_INT_WDOG is set, where x and y are</span>
<a name="l10454"></a>10454 <span class="comment">                                                          the same x and y in the CIU2_SUM_PPx_IPy or</span>
<a name="l10455"></a>10455 <span class="comment">                                                          CIU2_SUM_IOx_INT registers.</span>
<a name="l10456"></a>10456 <span class="comment">                                                          Alternatively, the CIU2_SRC_PPx_IPy_WDOG and</span>
<a name="l10457"></a>10457 <span class="comment">                                                          CIU2_SRC_IOx_INT_WDOG registers can be used. */</span>
<a name="l10458"></a>10458     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a4c4c8810d157d9c137c3a858021be0b2">workq</a>                        : 1;  <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l10459"></a>10459 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WRKQ[63:0]</span>
<a name="l10460"></a>10460 <span class="comment">                                                         See CIU2_RAW_WRKQ / CIU2_SRC_*_WRKQ</span>
<a name="l10461"></a>10461 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l10462"></a>10462 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO. */</span>
<a name="l10463"></a>10463 <span class="preprocessor">#else</span>
<a name="l10464"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a4c4c8810d157d9c137c3a858021be0b2">10464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a4c4c8810d157d9c137c3a858021be0b2">workq</a>                        : 1;
<a name="l10465"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#abe4d6e9b65e7bcdd3a7abdca468944ac">10465</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#abe4d6e9b65e7bcdd3a7abdca468944ac">wdog</a>                         : 1;
<a name="l10466"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aedbdb6071f2b9e16a6dd6e6a8ea9629c">10466</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aedbdb6071f2b9e16a6dd6e6a8ea9629c">rml</a>                          : 1;
<a name="l10467"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a97b5db0b458fcfcea54994c744e0d7fb">10467</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a97b5db0b458fcfcea54994c744e0d7fb">mio</a>                          : 1;
<a name="l10468"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a069a5ecb1d2c4cd0068ca6fc99954351">10468</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a069a5ecb1d2c4cd0068ca6fc99954351">io</a>                           : 1;
<a name="l10469"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aa875de5c525b01e58c0b69a738fd1adf">10469</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aa875de5c525b01e58c0b69a738fd1adf">mem</a>                          : 1;
<a name="l10470"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a1d6b56bc3d8a5433ab8ab54b1ee1808e">10470</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#a1d6b56bc3d8a5433ab8ab54b1ee1808e">pkt</a>                          : 1;
<a name="l10471"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#ac58d90b65e74d3bd4f07045612f202e7">10471</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#ac58d90b65e74d3bd4f07045612f202e7">gpio</a>                         : 1;
<a name="l10472"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aad1d75e5601afde12e91b33b795377c0">10472</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#aad1d75e5601afde12e91b33b795377c0">reserved_8_59</a>                : 52;
<a name="l10473"></a><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#af2d8109f8084e971aaaf46a3f9af62be">10473</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html#af2d8109f8084e971aaaf46a3f9af62be">mbox</a>                         : 4;
<a name="l10474"></a>10474 <span class="preprocessor">#endif</span>
<a name="l10475"></a>10475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__sum__iox__int.html#a348b5caeaa907a3e0c36303c14339237">s</a>;
<a name="l10476"></a><a class="code" href="unioncvmx__ciu2__sum__iox__int.html#a241fe225b511867f8532963bb88e722f">10476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html">cvmx_ciu2_sum_iox_int_s</a>        <a class="code" href="unioncvmx__ciu2__sum__iox__int.html#a241fe225b511867f8532963bb88e722f">cn68xx</a>;
<a name="l10477"></a><a class="code" href="unioncvmx__ciu2__sum__iox__int.html#ae8638049ce0c9b104877711c5d4b96c1">10477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__iox__int_1_1cvmx__ciu2__sum__iox__int__s.html">cvmx_ciu2_sum_iox_int_s</a>        <a class="code" href="unioncvmx__ciu2__sum__iox__int.html#ae8638049ce0c9b104877711c5d4b96c1">cn68xxp1</a>;
<a name="l10478"></a>10478 };
<a name="l10479"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a29233b5b2b8d74eb26eb5b58f5a06568">10479</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__iox__int.html" title="cvmx_ciu2_sum_io::_int">cvmx_ciu2_sum_iox_int</a> <a class="code" href="unioncvmx__ciu2__sum__iox__int.html" title="cvmx_ciu2_sum_io::_int">cvmx_ciu2_sum_iox_int_t</a>;
<a name="l10480"></a>10480 <span class="comment"></span>
<a name="l10481"></a>10481 <span class="comment">/**</span>
<a name="l10482"></a>10482 <span class="comment"> * cvmx_ciu2_sum_pp#_ip2</span>
<a name="l10483"></a>10483 <span class="comment"> */</span>
<a name="l10484"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html">10484</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html" title="cvmx_ciu2_sum_pp::_ip2">cvmx_ciu2_sum_ppx_ip2</a> {
<a name="l10485"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#a8ccebb5e5470784ea72b48f67d4f7044">10485</a>     uint64_t <a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#a8ccebb5e5470784ea72b48f67d4f7044">u64</a>;
<a name="l10486"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html">10486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html">cvmx_ciu2_sum_ppx_ip2_s</a> {
<a name="l10487"></a>10487 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10488"></a>10488 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4d2d9bc653424dfcb5dd57c46df10722">mbox</a>                         : 4;  <span class="comment">/**&lt; MBOX interrupt summary</span>
<a name="l10489"></a>10489 <span class="comment">                                                         Direct connect to CIU2_SRC_*_MBOX[MBOX]</span>
<a name="l10490"></a>10490 <span class="comment">                                                         See CIU_MBOX_SET/CLR / CIU2_SRC_*_MBOX */</span>
<a name="l10491"></a>10491     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a45a275ee33abf56f7d94f5880847e9e1">reserved_8_59</a>                : 52;
<a name="l10492"></a>10492     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a6c589d84c5a0e38b4a0606449ad50a5e">gpio</a>                         : 1;  <span class="comment">/**&lt; GPIO interrupt summary,</span>
<a name="l10493"></a>10493 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_GPIO[63:0]</span>
<a name="l10494"></a>10494 <span class="comment">                                                         See CIU2_RAW_GPIO / CIU2_SRC_*_GPIO */</span>
<a name="l10495"></a>10495     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#aab7226c1949507766be2994c4aaf9d24">pkt</a>                          : 1;  <span class="comment">/**&lt; Packet I/O interrupt summary</span>
<a name="l10496"></a>10496 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_PKT[63:0]</span>
<a name="l10497"></a>10497 <span class="comment">                                                         See CIU2_RAW_PKT / CIU2_SRC_*_PKT */</span>
<a name="l10498"></a>10498     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ad9efd1bb1f312e2483cef03e225e4b3a">mem</a>                          : 1;  <span class="comment">/**&lt; MEM  interrupt Summary</span>
<a name="l10499"></a>10499 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MEM[63:0]</span>
<a name="l10500"></a>10500 <span class="comment">                                                         See CIU2_RAW_MEM / CIU2_SRC_*_MEM */</span>
<a name="l10501"></a>10501     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ab4f4ad67b04c63749bdf2337b286b9cf">io</a>                           : 1;  <span class="comment">/**&lt; I/O  interrupt summary</span>
<a name="l10502"></a>10502 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_IO[63:0]</span>
<a name="l10503"></a>10503 <span class="comment">                                                         See CIU2_RAW_IO / CIU2_SRC_*_IO */</span>
<a name="l10504"></a>10504     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a1b9a29c6c088949bd355b7d7d9f145a0">mio</a>                          : 1;  <span class="comment">/**&lt; MIO  interrupt summary</span>
<a name="l10505"></a>10505 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MIO[63:0]</span>
<a name="l10506"></a>10506 <span class="comment">                                                         See CIU2_RAW_MIO / CIU2_SRC_*_MIO */</span>
<a name="l10507"></a>10507     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4419e8dc4cade4ce26efcf97aabca72f">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10508"></a>10508 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_RML[63:0]</span>
<a name="l10509"></a>10509 <span class="comment">                                                         See CIU2_RAW_RML / CIU2_SRC_*_RML */</span>
<a name="l10510"></a>10510     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a0cdc7bbe0f9068018768c26d6b94aeaf">wdog</a>                         : 1;  <span class="comment">/**&lt; WDOG summary bit</span>
<a name="l10511"></a>10511 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WDOG[63:0]</span>
<a name="l10512"></a>10512 <span class="comment">                                                         See CIU2_RAW_WDOG / CIU2_SRC_*_WDOG</span>
<a name="l10513"></a>10513 <span class="comment">                                                          This read-only bit reads as a one whenever</span>
<a name="l10514"></a>10514 <span class="comment">                                                          CIU2_RAW_WDOG bit is set and corresponding</span>
<a name="l10515"></a>10515 <span class="comment">                                                          enable bit in CIU2_EN_PPx_IPy_WDOG or</span>
<a name="l10516"></a>10516 <span class="comment">                                                          CIU2_EN_IOx_INT_WDOG is set, where x and y are</span>
<a name="l10517"></a>10517 <span class="comment">                                                          the same x and y in the CIU2_SUM_PPx_IPy or</span>
<a name="l10518"></a>10518 <span class="comment">                                                          CIU2_SUM_IOx_INT registers.</span>
<a name="l10519"></a>10519 <span class="comment">                                                          Alternatively, the CIU2_SRC_PPx_IPy_WDOG and</span>
<a name="l10520"></a>10520 <span class="comment">                                                          CIU2_SRC_IOx_INT_WDOG registers can be used. */</span>
<a name="l10521"></a>10521     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a2dbad5635534517dae3f7c4be7299f76">workq</a>                        : 1;  <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l10522"></a>10522 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WRKQ[63:0]</span>
<a name="l10523"></a>10523 <span class="comment">                                                         See CIU2_RAW_WRKQ / CIU2_SRC_*_WRKQ</span>
<a name="l10524"></a>10524 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l10525"></a>10525 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO. */</span>
<a name="l10526"></a>10526 <span class="preprocessor">#else</span>
<a name="l10527"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a2dbad5635534517dae3f7c4be7299f76">10527</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a2dbad5635534517dae3f7c4be7299f76">workq</a>                        : 1;
<a name="l10528"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a0cdc7bbe0f9068018768c26d6b94aeaf">10528</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a0cdc7bbe0f9068018768c26d6b94aeaf">wdog</a>                         : 1;
<a name="l10529"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4419e8dc4cade4ce26efcf97aabca72f">10529</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4419e8dc4cade4ce26efcf97aabca72f">rml</a>                          : 1;
<a name="l10530"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a1b9a29c6c088949bd355b7d7d9f145a0">10530</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a1b9a29c6c088949bd355b7d7d9f145a0">mio</a>                          : 1;
<a name="l10531"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ab4f4ad67b04c63749bdf2337b286b9cf">10531</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ab4f4ad67b04c63749bdf2337b286b9cf">io</a>                           : 1;
<a name="l10532"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ad9efd1bb1f312e2483cef03e225e4b3a">10532</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#ad9efd1bb1f312e2483cef03e225e4b3a">mem</a>                          : 1;
<a name="l10533"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#aab7226c1949507766be2994c4aaf9d24">10533</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#aab7226c1949507766be2994c4aaf9d24">pkt</a>                          : 1;
<a name="l10534"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a6c589d84c5a0e38b4a0606449ad50a5e">10534</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a6c589d84c5a0e38b4a0606449ad50a5e">gpio</a>                         : 1;
<a name="l10535"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a45a275ee33abf56f7d94f5880847e9e1">10535</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a45a275ee33abf56f7d94f5880847e9e1">reserved_8_59</a>                : 52;
<a name="l10536"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4d2d9bc653424dfcb5dd57c46df10722">10536</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html#a4d2d9bc653424dfcb5dd57c46df10722">mbox</a>                         : 4;
<a name="l10537"></a>10537 <span class="preprocessor">#endif</span>
<a name="l10538"></a>10538 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#aa3e318ae096bbbeafe6efdc4f9fe8834">s</a>;
<a name="l10539"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#adab6398d8168e0866ca6568ead0d3bab">10539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html">cvmx_ciu2_sum_ppx_ip2_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#adab6398d8168e0866ca6568ead0d3bab">cn68xx</a>;
<a name="l10540"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#a145e48e82049c837f148fc216081d06f">10540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip2_1_1cvmx__ciu2__sum__ppx__ip2__s.html">cvmx_ciu2_sum_ppx_ip2_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html#a145e48e82049c837f148fc216081d06f">cn68xxp1</a>;
<a name="l10541"></a>10541 };
<a name="l10542"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a6bab218660db9b90ada6ad5824f7e223">10542</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html" title="cvmx_ciu2_sum_pp::_ip2">cvmx_ciu2_sum_ppx_ip2</a> <a class="code" href="unioncvmx__ciu2__sum__ppx__ip2.html" title="cvmx_ciu2_sum_pp::_ip2">cvmx_ciu2_sum_ppx_ip2_t</a>;
<a name="l10543"></a>10543 <span class="comment"></span>
<a name="l10544"></a>10544 <span class="comment">/**</span>
<a name="l10545"></a>10545 <span class="comment"> * cvmx_ciu2_sum_pp#_ip3</span>
<a name="l10546"></a>10546 <span class="comment"> */</span>
<a name="l10547"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html">10547</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html" title="cvmx_ciu2_sum_pp::_ip3">cvmx_ciu2_sum_ppx_ip3</a> {
<a name="l10548"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#a330e959c497272060bfcbce358e1eb83">10548</a>     uint64_t <a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#a330e959c497272060bfcbce358e1eb83">u64</a>;
<a name="l10549"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html">10549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html">cvmx_ciu2_sum_ppx_ip3_s</a> {
<a name="l10550"></a>10550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10551"></a>10551 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a58b7c02458cb4aa3668494cedd441e84">mbox</a>                         : 4;  <span class="comment">/**&lt; MBOX interrupt summary</span>
<a name="l10552"></a>10552 <span class="comment">                                                         Direct connect to CIU2_SRC_*_MBOX[MBOX]</span>
<a name="l10553"></a>10553 <span class="comment">                                                         See CIU_MBOX_SET/CLR / CIU2_SRC_*_MBOX */</span>
<a name="l10554"></a>10554     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#acd5de35687e5e8c933ef62aa970eabfd">reserved_8_59</a>                : 52;
<a name="l10555"></a>10555     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#afa1f7e5323750b0f216a9786e4edf9fd">gpio</a>                         : 1;  <span class="comment">/**&lt; GPIO interrupt summary,</span>
<a name="l10556"></a>10556 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_GPIO[63:0]</span>
<a name="l10557"></a>10557 <span class="comment">                                                         See CIU2_RAW_GPIO / CIU2_SRC_*_GPIO */</span>
<a name="l10558"></a>10558     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a64e27d83292a4adccd3ca26a49534bab">pkt</a>                          : 1;  <span class="comment">/**&lt; Packet I/O interrupt summary</span>
<a name="l10559"></a>10559 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_PKT[63:0]</span>
<a name="l10560"></a>10560 <span class="comment">                                                         See CIU2_RAW_PKT / CIU2_SRC_*_PKT */</span>
<a name="l10561"></a>10561     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a007838030aad50b48f1ec8d035668378">mem</a>                          : 1;  <span class="comment">/**&lt; MEM  interrupt Summary</span>
<a name="l10562"></a>10562 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MEM[63:0]</span>
<a name="l10563"></a>10563 <span class="comment">                                                         See CIU2_RAW_MEM / CIU2_SRC_*_MEM */</span>
<a name="l10564"></a>10564     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#aedd0990ade595e02ef5ed2a1524531f6">io</a>                           : 1;  <span class="comment">/**&lt; I/O  interrupt summary</span>
<a name="l10565"></a>10565 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_IO[63:0]</span>
<a name="l10566"></a>10566 <span class="comment">                                                         See CIU2_RAW_IO / CIU2_SRC_*_IO */</span>
<a name="l10567"></a>10567     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a81573a517138d99a62cd49f88f1e17f3">mio</a>                          : 1;  <span class="comment">/**&lt; MIO  interrupt summary</span>
<a name="l10568"></a>10568 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MIO[63:0]</span>
<a name="l10569"></a>10569 <span class="comment">                                                         See CIU2_RAW_MIO / CIU2_SRC_*_MIO */</span>
<a name="l10570"></a>10570     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a39fe9022027c4c10bec9723f502ac275">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10571"></a>10571 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_RML[63:0]</span>
<a name="l10572"></a>10572 <span class="comment">                                                         See CIU2_RAW_RML / CIU2_SRC_*_RML */</span>
<a name="l10573"></a>10573     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a625289601d7f37600df62ebf54fc016f">wdog</a>                         : 1;  <span class="comment">/**&lt; WDOG summary bit</span>
<a name="l10574"></a>10574 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WDOG[63:0]</span>
<a name="l10575"></a>10575 <span class="comment">                                                         See CIU2_RAW_WDOG / CIU2_SRC_*_WDOG</span>
<a name="l10576"></a>10576 <span class="comment">                                                          This read-only bit reads as a one whenever</span>
<a name="l10577"></a>10577 <span class="comment">                                                          CIU2_RAW_WDOG bit is set and corresponding</span>
<a name="l10578"></a>10578 <span class="comment">                                                          enable bit in CIU2_EN_PPx_IPy_WDOG or</span>
<a name="l10579"></a>10579 <span class="comment">                                                          CIU2_EN_IOx_INT_WDOG is set, where x and y are</span>
<a name="l10580"></a>10580 <span class="comment">                                                          the same x and y in the CIU2_SUM_PPx_IPy or</span>
<a name="l10581"></a>10581 <span class="comment">                                                          CIU2_SUM_IOx_INT registers.</span>
<a name="l10582"></a>10582 <span class="comment">                                                          Alternatively, the CIU2_SRC_PPx_IPy_WDOG and</span>
<a name="l10583"></a>10583 <span class="comment">                                                          CIU2_SRC_IOx_INT_WDOG registers can be used. */</span>
<a name="l10584"></a>10584     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a509ca5dae75d4c33d4220202dad92d67">workq</a>                        : 1;  <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l10585"></a>10585 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WRKQ[63:0]</span>
<a name="l10586"></a>10586 <span class="comment">                                                         See CIU2_RAW_WRKQ / CIU2_SRC_*_WRKQ</span>
<a name="l10587"></a>10587 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l10588"></a>10588 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO. */</span>
<a name="l10589"></a>10589 <span class="preprocessor">#else</span>
<a name="l10590"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a509ca5dae75d4c33d4220202dad92d67">10590</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a509ca5dae75d4c33d4220202dad92d67">workq</a>                        : 1;
<a name="l10591"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a625289601d7f37600df62ebf54fc016f">10591</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a625289601d7f37600df62ebf54fc016f">wdog</a>                         : 1;
<a name="l10592"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a39fe9022027c4c10bec9723f502ac275">10592</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a39fe9022027c4c10bec9723f502ac275">rml</a>                          : 1;
<a name="l10593"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a81573a517138d99a62cd49f88f1e17f3">10593</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a81573a517138d99a62cd49f88f1e17f3">mio</a>                          : 1;
<a name="l10594"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#aedd0990ade595e02ef5ed2a1524531f6">10594</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#aedd0990ade595e02ef5ed2a1524531f6">io</a>                           : 1;
<a name="l10595"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a007838030aad50b48f1ec8d035668378">10595</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a007838030aad50b48f1ec8d035668378">mem</a>                          : 1;
<a name="l10596"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a64e27d83292a4adccd3ca26a49534bab">10596</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a64e27d83292a4adccd3ca26a49534bab">pkt</a>                          : 1;
<a name="l10597"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#afa1f7e5323750b0f216a9786e4edf9fd">10597</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#afa1f7e5323750b0f216a9786e4edf9fd">gpio</a>                         : 1;
<a name="l10598"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#acd5de35687e5e8c933ef62aa970eabfd">10598</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#acd5de35687e5e8c933ef62aa970eabfd">reserved_8_59</a>                : 52;
<a name="l10599"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a58b7c02458cb4aa3668494cedd441e84">10599</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html#a58b7c02458cb4aa3668494cedd441e84">mbox</a>                         : 4;
<a name="l10600"></a>10600 <span class="preprocessor">#endif</span>
<a name="l10601"></a>10601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#acf8bc9d74f6ca33de55df39be9c24f93">s</a>;
<a name="l10602"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#a874f8ca66bf1c4a61135cc05d5f8ed50">10602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html">cvmx_ciu2_sum_ppx_ip3_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#a874f8ca66bf1c4a61135cc05d5f8ed50">cn68xx</a>;
<a name="l10603"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#ad5926749c27ed8b8f4a423a9b0552bac">10603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip3_1_1cvmx__ciu2__sum__ppx__ip3__s.html">cvmx_ciu2_sum_ppx_ip3_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html#ad5926749c27ed8b8f4a423a9b0552bac">cn68xxp1</a>;
<a name="l10604"></a>10604 };
<a name="l10605"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1393b408e9cbdb13218003f33592d42b">10605</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html" title="cvmx_ciu2_sum_pp::_ip3">cvmx_ciu2_sum_ppx_ip3</a> <a class="code" href="unioncvmx__ciu2__sum__ppx__ip3.html" title="cvmx_ciu2_sum_pp::_ip3">cvmx_ciu2_sum_ppx_ip3_t</a>;
<a name="l10606"></a>10606 <span class="comment"></span>
<a name="l10607"></a>10607 <span class="comment">/**</span>
<a name="l10608"></a>10608 <span class="comment"> * cvmx_ciu2_sum_pp#_ip4</span>
<a name="l10609"></a>10609 <span class="comment"> */</span>
<a name="l10610"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html">10610</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html" title="cvmx_ciu2_sum_pp::_ip4">cvmx_ciu2_sum_ppx_ip4</a> {
<a name="l10611"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a4897f463b2c27d55015404bc6f875210">10611</a>     uint64_t <a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a4897f463b2c27d55015404bc6f875210">u64</a>;
<a name="l10612"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html">10612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html">cvmx_ciu2_sum_ppx_ip4_s</a> {
<a name="l10613"></a>10613 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10614"></a>10614 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a8de512520c0f532a9e00b82688f545f0">mbox</a>                         : 4;  <span class="comment">/**&lt; MBOX interrupt summary</span>
<a name="l10615"></a>10615 <span class="comment">                                                         Direct connect to CIU2_SRC_*_MBOX[MBOX]</span>
<a name="l10616"></a>10616 <span class="comment">                                                         See CIU_MBOX_SET/CLR / CIU2_SRC_*_MBOX */</span>
<a name="l10617"></a>10617     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a0873f93cbed0db9c4de39732b0f97a6e">reserved_8_59</a>                : 52;
<a name="l10618"></a>10618     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a50d2e39f43b835c26737dfc0c64b5340">gpio</a>                         : 1;  <span class="comment">/**&lt; GPIO interrupt summary,</span>
<a name="l10619"></a>10619 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_GPIO[63:0]</span>
<a name="l10620"></a>10620 <span class="comment">                                                         See CIU2_RAW_GPIO / CIU2_SRC_*_GPIO */</span>
<a name="l10621"></a>10621     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#aa7e0fdc0c0ca0019557745411d44b92d">pkt</a>                          : 1;  <span class="comment">/**&lt; Packet I/O interrupt summary</span>
<a name="l10622"></a>10622 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_PKT[63:0]</span>
<a name="l10623"></a>10623 <span class="comment">                                                         See CIU2_RAW_PKT / CIU2_SRC_*_PKT */</span>
<a name="l10624"></a>10624     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a1505a2c795297767e61204ff8fa2ff7d">mem</a>                          : 1;  <span class="comment">/**&lt; MEM  interrupt Summary</span>
<a name="l10625"></a>10625 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MEM[63:0]</span>
<a name="l10626"></a>10626 <span class="comment">                                                         See CIU2_RAW_MEM / CIU2_SRC_*_MEM */</span>
<a name="l10627"></a>10627     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a458d39db62133936895de8f8ee152885">io</a>                           : 1;  <span class="comment">/**&lt; I/O  interrupt summary</span>
<a name="l10628"></a>10628 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_IO[63:0]</span>
<a name="l10629"></a>10629 <span class="comment">                                                         See CIU2_RAW_IO / CIU2_SRC_*_IO */</span>
<a name="l10630"></a>10630     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#ae1c019126ab86b8e7f137027314ae16a">mio</a>                          : 1;  <span class="comment">/**&lt; MIO  interrupt summary</span>
<a name="l10631"></a>10631 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_MIO[63:0]</span>
<a name="l10632"></a>10632 <span class="comment">                                                         See CIU2_RAW_MIO / CIU2_SRC_*_MIO */</span>
<a name="l10633"></a>10633     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a17250a9bd4a10db6ff6f39aab0e8505b">rml</a>                          : 1;  <span class="comment">/**&lt; RML Interrupt</span>
<a name="l10634"></a>10634 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_RML[63:0]</span>
<a name="l10635"></a>10635 <span class="comment">                                                         See CIU2_RAW_RML / CIU2_SRC_*_RML */</span>
<a name="l10636"></a>10636     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#af7127f2cb74be762f55ac01ce99fee5e">wdog</a>                         : 1;  <span class="comment">/**&lt; WDOG summary bit</span>
<a name="l10637"></a>10637 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WDOG[63:0]</span>
<a name="l10638"></a>10638 <span class="comment">                                                         See CIU2_RAW_WDOG / CIU2_SRC_*_WDOG</span>
<a name="l10639"></a>10639 <span class="comment">                                                          This read-only bit reads as a one whenever</span>
<a name="l10640"></a>10640 <span class="comment">                                                          CIU2_RAW_WDOG bit is set and corresponding</span>
<a name="l10641"></a>10641 <span class="comment">                                                          enable bit in CIU2_EN_PPx_IPy_WDOG or</span>
<a name="l10642"></a>10642 <span class="comment">                                                          CIU2_EN_IOx_INT_WDOG is set, where x and y are</span>
<a name="l10643"></a>10643 <span class="comment">                                                          the same x and y in the CIU2_SUM_PPx_IPy or</span>
<a name="l10644"></a>10644 <span class="comment">                                                          CIU2_SUM_IOx_INT registers.</span>
<a name="l10645"></a>10645 <span class="comment">                                                          Alternatively, the CIU2_SRC_PPx_IPy_WDOG and</span>
<a name="l10646"></a>10646 <span class="comment">                                                          CIU2_SRC_IOx_INT_WDOG registers can be used. */</span>
<a name="l10647"></a>10647     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a7a1bddbfee6b24611eb071670fe0101c">workq</a>                        : 1;  <span class="comment">/**&lt; 64 work queue interrupts</span>
<a name="l10648"></a>10648 <span class="comment">                                                         Report ORed result of CIU2_SRC_*_WRKQ[63:0]</span>
<a name="l10649"></a>10649 <span class="comment">                                                         See CIU2_RAW_WRKQ / CIU2_SRC_*_WRKQ</span>
<a name="l10650"></a>10650 <span class="comment">                                                         See SSO_WQ_INT[WQ_INT]</span>
<a name="l10651"></a>10651 <span class="comment">                                                          1 bit/group. A copy of the R/W1C bit in the SSO. */</span>
<a name="l10652"></a>10652 <span class="preprocessor">#else</span>
<a name="l10653"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a7a1bddbfee6b24611eb071670fe0101c">10653</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a7a1bddbfee6b24611eb071670fe0101c">workq</a>                        : 1;
<a name="l10654"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#af7127f2cb74be762f55ac01ce99fee5e">10654</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#af7127f2cb74be762f55ac01ce99fee5e">wdog</a>                         : 1;
<a name="l10655"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a17250a9bd4a10db6ff6f39aab0e8505b">10655</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a17250a9bd4a10db6ff6f39aab0e8505b">rml</a>                          : 1;
<a name="l10656"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#ae1c019126ab86b8e7f137027314ae16a">10656</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#ae1c019126ab86b8e7f137027314ae16a">mio</a>                          : 1;
<a name="l10657"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a458d39db62133936895de8f8ee152885">10657</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a458d39db62133936895de8f8ee152885">io</a>                           : 1;
<a name="l10658"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a1505a2c795297767e61204ff8fa2ff7d">10658</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a1505a2c795297767e61204ff8fa2ff7d">mem</a>                          : 1;
<a name="l10659"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#aa7e0fdc0c0ca0019557745411d44b92d">10659</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#aa7e0fdc0c0ca0019557745411d44b92d">pkt</a>                          : 1;
<a name="l10660"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a50d2e39f43b835c26737dfc0c64b5340">10660</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a50d2e39f43b835c26737dfc0c64b5340">gpio</a>                         : 1;
<a name="l10661"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a0873f93cbed0db9c4de39732b0f97a6e">10661</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a0873f93cbed0db9c4de39732b0f97a6e">reserved_8_59</a>                : 52;
<a name="l10662"></a><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a8de512520c0f532a9e00b82688f545f0">10662</a>     uint64_t <a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html#a8de512520c0f532a9e00b82688f545f0">mbox</a>                         : 4;
<a name="l10663"></a>10663 <span class="preprocessor">#endif</span>
<a name="l10664"></a>10664 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a14b985c76a7a6202538cc9426483dc1b">s</a>;
<a name="l10665"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a1cdba3f4da29c1baea2e5378e7f698d1">10665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html">cvmx_ciu2_sum_ppx_ip4_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a1cdba3f4da29c1baea2e5378e7f698d1">cn68xx</a>;
<a name="l10666"></a><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a6eb3873c3619164d4f2e2bb782ea0850">10666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ciu2__sum__ppx__ip4_1_1cvmx__ciu2__sum__ppx__ip4__s.html">cvmx_ciu2_sum_ppx_ip4_s</a>        <a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html#a6eb3873c3619164d4f2e2bb782ea0850">cn68xxp1</a>;
<a name="l10667"></a>10667 };
<a name="l10668"></a><a class="code" href="cvmx-ciu2-defs_8h.html#a1ce1ceff6ff3eeee3cfef036ab0b8d95">10668</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html" title="cvmx_ciu2_sum_pp::_ip4">cvmx_ciu2_sum_ppx_ip4</a> <a class="code" href="unioncvmx__ciu2__sum__ppx__ip4.html" title="cvmx_ciu2_sum_pp::_ip4">cvmx_ciu2_sum_ppx_ip4_t</a>;
<a name="l10669"></a>10669 
<a name="l10670"></a>10670 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
