INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2458] undeclared symbol g4, assumed default net type wire [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/segment_display.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sources_1/new/sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_sprinkler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sprinkler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab_3/Lab_3.srcs/sim_1/new/tb_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_segment
