// ==========================================================
// snn_core.v
// (ìµœìƒìœ„ "ì§€íœ˜ì" FSM ëª¨ë“ˆ)
// - ê¸°ëŠ¥: 1. start_inference ì‹ í˜¸ë¥¼ ë°›ìœ¼ë©´ 3000 íƒ€ì„ìŠ¤í… ì‹œì‘
//         2. ë§¤ íƒ€ì„ìŠ¤í…ë§ˆë‹¤ L1 -> L2 -> L3 ìˆœì„œë¡œ snn_layer í˜¸ì¶œ
//         3. L3ì˜ ìµœì¢… 2-bit ìŠ¤íŒŒì´í¬ë¥¼ ëˆ„ì 
//         4. 3000ìŠ¤í… í›„, ëˆ„ì ê°’ ë¹„êµí•˜ì—¬ LED ì¶œë ¥
// ==========================================================

// ==========================================================
// snn_core.v (Ver 4.0 - Latch-Free FSM)
// ==========================================================
`timescale 1ns / 1ps

module snn_core 
(
    input clk,
    input rst_n,
    input start_inference,
    input [19:0] uart_spike_vector,
    output reg led_out,
    output [3:0] debug_t_state,
    output [11:0] debug_t_count,
    output [15:0] debug_spk_alexa,
    output [15:0] debug_spk_neg
);
    //localparam MEM_PATH = "C:/vini_dir/kws_snn/kws_snn.srcs/sources_1/new/mem_files/";
    localparam T_MAX = 3000;

    // ===================================
    // 1. FSM ìƒíƒœ (ë™ì¼)
    // ===================================
    localparam T_STATE_IDLE      = 4'd0;
    localparam T_STATE_INIT      = 4'd1;
    localparam T_STATE_L1_START  = 4'd2;
    localparam T_STATE_L1_WAIT   = 4'd3;
    localparam T_STATE_L2_START  = 4'd4;
    localparam T_STATE_L2_WAIT   = 4'd5;
    localparam T_STATE_L3_START  = 4'd6;
    localparam T_STATE_L3_WAIT   = 4'd7;
    localparam T_STATE_ACCUM     = 4'd8;
    localparam T_STATE_CHECK_T   = 4'd9;
    localparam T_STATE_DECIDE    = 4'd10;

    // ===================================
    // 2. ëª¨ë“  ë ˆì§€ìŠ¤í„° ì„ ì–¸
    // ===================================
    reg [3:0] t_state, t_next_state;
    reg [11:0] t_count, t_next_count;
    reg [15:0] total_spk_neg, next_total_spk_neg;
    reg [15:0] total_spk_alexa, next_total_spk_alexa;
    reg [19:0] t_step_spike_vector, next_t_step_spike_vector; // ğŸš¨ ë˜ì¹­ìš©

    wire [127:0] spk1_buffer, spk2_buffer;
    wire [1:0]   spk3_buffer;
    wire l1_done, l2_done, l3_done;
    reg l1_start, l2_start, l3_start; // í„ìŠ¤ ì‹ í˜¸ëŠ” ì¡°í•©ë…¼ë¦¬ë¡œ
    // ğŸ’¡ [ì¶”ê°€] BRAM ë¦¬ì…‹ ì‹ í˜¸
    wire l1_bram_clear, l2_bram_clear, l3_bram_clear;
    // ===================================
    // 3. ë ˆì´ì–´ ì¸ìŠ¤í„´ìŠ¤í™” (ë™ì¼)
    // ===================================
    snn_layer #(
        .INPUT_DIM(20), .NUM_NEURONS(128), .J_WIDTH(7), 
        .W_ADDR_WIDTH(12), .B_ADDR_WIDTH(7), 
        .W_MEM_FILE("W1.mem"), 
        .B_MEM_FILE("B1.mem"),
        .LAYER_ID(1) // ğŸ’¡ [í‘œì§€ ì„¤ì¹˜]
        )
    U_SNN_L1 (.clk(clk), .rst_n(rst_n),
    .bram_clear(l1_bram_clear), // ğŸ’¡ ì—°ê²°
     .layer_start(l1_start), 
     .layer_done(l1_done), 
     .spike_vector_in(t_step_spike_vector), 
     .spike_buffer_out(spk1_buffer));

    snn_layer #(.INPUT_DIM(128), 
    .NUM_NEURONS(128), 
    .J_WIDTH(7), 
    .W_ADDR_WIDTH(14), 
    .B_ADDR_WIDTH(7), 
    .W_MEM_FILE("W2.mem"), 
    .B_MEM_FILE("B2.mem"),
    .LAYER_ID(2)  
    )
    U_SNN_L2 (.clk(clk), 
    .rst_n(rst_n), 
    .bram_clear(l2_bram_clear), 
    .layer_start(l2_start), 
    .layer_done(l2_done), 
    .spike_vector_in(spk1_buffer), 
    .spike_buffer_out(spk2_buffer));

    snn_layer #(.INPUT_DIM(128), 
    .NUM_NEURONS(2), 
    .J_WIDTH(1), 
    .W_ADDR_WIDTH(8), 
    .B_ADDR_WIDTH(1), 
    .W_MEM_FILE("W3.mem"), 
    .B_MEM_FILE("B3.mem"),
    .LAYER_ID(3)
    )
    U_SNN_L3 (.clk(clk), 
    .rst_n(rst_n), 
    .bram_clear(l3_bram_clear), 
    .layer_start(l3_start), 
    .layer_done(l3_done), 
    .spike_vector_in(spk2_buffer), 
    .spike_buffer_out(spk3_buffer));

    // ===================================
    // 4. "ì§€íœ˜ì" FSM - ìˆœì°¨ ë¡œì§ (Sequential)
    // ===================================
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            t_state               <= T_STATE_IDLE;
            t_count               <= 0; 
            total_spk_neg         <= 0;
            total_spk_alexa       <= 0;
            t_step_spike_vector   <= 0;
        end else begin
            t_state               <= t_next_state;
            t_count               <= t_next_count;
            total_spk_neg         <= next_total_spk_neg;
            total_spk_alexa       <= next_total_spk_alexa;
            t_step_spike_vector   <= next_t_step_spike_vector;
        end
    end

    // ===================================
    // 5. "ì§€íœ˜ì" FSM - ì¡°í•© ë¡œì§ (Combinational)
    // ===================================
    assign l1_bram_clear = (t_state == T_STATE_INIT);
    assign l2_bram_clear = (t_state == T_STATE_INIT);
    assign l3_bram_clear = (t_state == T_STATE_INIT);
    always @(*) begin
        // ê¸°ë³¸ê°’: í˜„ì¬ ê°’ ìœ ì§€ (Latch ë°©ì§€)
        t_next_state           = t_state;
        t_next_count           = t_count;
        next_total_spk_neg     = total_spk_neg;
        next_total_spk_alexa   = total_spk_alexa;
        next_t_step_spike_vector = t_step_spike_vector; // ğŸ‘ˆ ê¸°ë³¸ì€ ìœ ì§€

        // ì¶œë ¥ í¬íŠ¸ ê¸°ë³¸ê°’
        l1_start = 1'b0;
        l2_start = 1'b0;
        l3_start = 1'b0;
        led_out  = (total_spk_alexa > total_spk_neg); // ğŸ‘ˆ ìµœì¢…ê°’ ë¯¸ë¦¬ ê³„ì‚°

        case (t_state)
            T_STATE_IDLE: begin
                if (start_inference) begin
                    t_next_state = T_STATE_INIT;
                end
            end
            
            T_STATE_INIT: begin
                t_next_count           = 0;
                next_total_spk_neg     = 0;
                next_total_spk_alexa   = 0;
                t_next_state           = T_STATE_L1_START;
            end
            
            T_STATE_L1_START: begin
                // ğŸ’¡ [ìˆ˜ì •!] ì¡°í•©ë…¼ë¦¬ê°€ ì•„ë‹Œ, 'ë‹¤ìŒ í´ëŸ­'ì— ë˜ì¹­ë˜ë„ë¡ ì˜ˆì•½
                next_t_step_spike_vector = uart_spike_vector;
                l1_start       = 1'b1;
                t_next_state = T_STATE_L1_WAIT;
                if (t_count == 0) begin
                    $display("--- ğŸ [VERILOG T=0] Input Spike Vector: %h ---", uart_spike_vector);
                end
                if (t_count == 1) begin
                    $display("--- ğŸ [VERILOG T=1] Input Spike Vector: %h ---", uart_spike_vector);
                end
            end
            
            T_STATE_L1_WAIT: begin
                if (l1_done) t_next_state = T_STATE_L2_START;
            end
            
            T_STATE_L2_START: begin
                l2_start       = 1'b1;
                t_next_state = T_STATE_L2_WAIT;
            end
            
            T_STATE_L2_WAIT: begin
                if (l2_done) t_next_state = T_STATE_L3_START;
            end
            
            T_STATE_L3_START: begin
                l3_start       = 1'b1;
                t_next_state = T_STATE_L3_WAIT;
            end
            
            T_STATE_L3_WAIT: begin
                if (l3_done) begin
                    // ğŸ’¡ [í‘œì§€ ì„¤ì¹˜ 1]
                    // L3ê°€ ëë‚˜ë©´, ëˆ„ì (ACCUM) ì „ì— 
                    // L1, L2, L3ì˜ ê²°ê³¼ ë²„í¼ë¥¼ $displayë¡œ ì¶œë ¥
                    
                    // t_countê°€ 10 ë¯¸ë§Œì¼ ë•Œë§Œ ì¶œë ¥ (ë¡œê·¸ í­ë°œ ë°©ì§€)\
                    // ğŸ’¡ [ìˆ˜ì •] T=0 ì¼ë•Œë§Œ í™•ì¸í•˜ë„ë¡ t_count < 1ë¡œ ë³€ê²½
                    if (t_count < 3000) begin
                        $display("--- [T=%0d] ---", t_count);
                        if (spk1_buffer == 0)
                            $display("  L1_spk_buf: 0");
                        else if (spk1_buffer == 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
                            $display("  L1_spk_buf: All 1s");
                        else
                            $display("  L1_spk_buf: Mixed");
                            
                        if (spk2_buffer == 0)
                            $display("  L2_spk_buf: 0");
                        else if (spk2_buffer == 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
                            $display("  L2_spk_buf: All 1s");
                        else
                            $display("  L2_spk_buf: Mixed");

                        $display("  L3_spk_buf: %b", spk3_buffer); 
                    end
                    
                    t_next_state = T_STATE_ACCUM;
                end
            end
            
            T_STATE_ACCUM: begin
                // ğŸ’¡ [ìˆ˜ì •!] ì¡°í•©ë…¼ë¦¬ê°€ ì•„ë‹Œ, 'ë‹¤ìŒ í´ëŸ­'ì— ë§ì…ˆë˜ë„ë¡ ì˜ˆì•½
                if (spk3_buffer[0]) next_total_spk_neg   = total_spk_neg + 1;
                if (spk3_buffer[1]) next_total_spk_alexa = total_spk_alexa + 1;
                t_next_state = T_STATE_CHECK_T;
            end
            
            T_STATE_CHECK_T: begin
                if (t_count == (T_MAX - 1)) begin
                    t_next_state = T_STATE_DECIDE;
                end else begin
                    t_next_count = t_count + 1; // ğŸ‘ˆ ë‹¤ìŒ ì¹´ìš´íŠ¸ ì˜ˆì•½
                    t_next_state = T_STATE_L1_START;
                end
            end
            
            T_STATE_DECIDE: begin
                // led_outì€ ì´ë¯¸ ê³„ì‚°ë¨ (ì¡°í•©ë…¼ë¦¬)
                t_next_state = T_STATE_IDLE;
            end
            
            default: begin
                t_next_state = T_STATE_IDLE;
            end
        endcase
    end
    assign debug_t_state = t_state;
    assign debug_t_count = t_count;
    assign debug_spk_alexa = total_spk_alexa;
    assign debug_spk_neg   = total_spk_neg;
endmodule