============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 03 2025  01:50:25 pm
  Module:                 riscv_stub
  Operating conditions:   typical_1.00 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-45469 ps) Setup Check with Pin EX_MEM_alu_result_reg[29]/clk->d
          Group: clk
     Startpoint: (R) MEM_WB_rd_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) EX_MEM_alu_result_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      18                  
       Uncertainty:-   50000                  
     Required Time:=  -45018                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=  -45469                  

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  MEM_WB_rd_reg[3]/clk               -       -       R     (arrival)           1401    -     0     0       0    (-,-) 
  MEM_WB_rd_reg[3]/o                 -       clk->o  R     b15fqn003hl1n12x5      5  6.8    11    42      42    (-,-) 
  g111492/out0                       -       c->out0 F     b15aboi22al1n04x5      1  2.1    15    17      59    (-,-) 
  g110648/o1                         -       a->o1   R     b15nor002al1n06x5      1  4.0    13    16      75    (-,-) 
  g110553/out0                       -       c->out0 F     b15nona23al1n16x5      1  5.9    14    18      93    (-,-) 
  g110483/o1                         -       a->o1   R     b15nor002al1n16x5      5 10.9    13    16     109    (-,-) 
  g110471/o1                         -       a->o1   F     b15inv040al1n12x4      4 12.0    12    16     125    (-,-) 
  g110429/out0                       -       a->out0 F     b15nano22al1n12x5      6  8.1    10    24     148    (-,-) 
  g113415/o1                         -       a->o1   R     b15nandp2al1n05x5      3  5.6    17    17     165    (-,-) 
  g109922/o1                         -       a->o1   F     b15inv000al1n06x5     16 11.5    20    23     188    (-,-) 
  g109200/o1                         -       c->o1   R     b15aoi022al1n02x3      1  1.1    20    25     213    (-,-) 
  g108484__5107/o                    -       b->o    R     b15and002al1n04x5      1  1.0     6    19     232    (-,-) 
  g108271__8246/o1                   -       a->o1   F     b15nandp3al1n03x5      1  2.2    18    17     249    (-,-) 
  g108102__7482/o                    -       b->o    F     b15ornc04al1n16x5      6  7.7    12    29     278    (-,-) 
  sub_290_44_Y_add_289_44_g2764/o1   -       a->o1   R     b15inv020al1n10x5      4  6.5    12    15     293    (-,-) 
  sub_290_44_Y_add_289_44_g2667/o1   -       b->o1   F     b15nor002al1n06x5      3  3.3     9    12     305    (-,-) 
  sub_290_44_Y_add_289_44_g2515/o1   -       c->o1   R     b15aoi012al1n04x5      1  3.1    16    20     325    (-,-) 
  sub_290_44_Y_add_289_44_g2427/o1   -       a->o1   F     b15oai012al1n12x5      1  4.1    12    15     340    (-,-) 
  sub_290_44_Y_add_289_44_g2413/out0 -       a->out0 R     b15oab012al1n12x5      2  5.5    10    12     352    (-,-) 
  fopt/o1                            -       a->o1   F     b15inv000al1n15x5      1  6.8     7     9     361    (-,-) 
  sub_290_44_Y_add_289_44_g2396/o1   -       b->o1   R     b15aoi012al1n16x5     10 12.3    17    16     378    (-,-) 
  fopt113564/o1                      -       a->o1   F     b15inv040al1n08x4      4  4.0     8    11     389    (-,-) 
  sub_290_44_Y_add_289_44_g2371/o1   -       b->o1   R     b15aoi012al1n02x5      1  1.2    14    15     404    (-,-) 
  sub_290_44_Y_add_289_44_g2356/out0 -       b->out0 R     b15xnrc02al1n02x5      1  0.7    14    24     428    (-,-) 
  g74729/out0                        -       b->out0 R     b15aob012al1n03x5      1  0.8    10    24     452    (-,-) 
  EX_MEM_alu_result_reg[29]/d        <<<     -       R     b15fqn003hl1n02x5      1    -     -     0     452    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

