# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:68.1-87.10"
module \distributed_ram_manual_syn
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 4
  parameter \WORD 7
  parameter \DEPTH 15
  attribute \src "dut.sv:71.38-71.48"
  wire width 4 input 4 \address_in
  attribute \src "dut.sv:69.52-69.55"
  wire input 2 \clk
  attribute \src "dut.sv:70.38-70.45"
  wire width 8 input 3 \data_in
  attribute \src "dut.sv:72.38-72.46"
  wire width 8 output 5 \data_out
  attribute \reg 1
  attribute \src "dut.sv:77.17-77.27"
  wire width 8 \data_out_r
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:69.38-69.50"
  wire input 1 \write_enable
  attribute \src "dut.sv:78.44-78.50"
  memory width 8 size 16 \memory
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$2
    parameter \ABITS 4
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\memory"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR \address_in
    connect \CLK \clk
    connect \DATA \data_in
    connect \EN { \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable \write_enable }
  end
  attribute \always_ff 1
  attribute \src "dut.sv:80.4-84.7"
  cell $dff $procdff$1
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \memrd_memory_DATA
    connect \Q \data_out_r
  end
  attribute \src "dut.sv:83.28-83.38"
  cell $memrd \memrd_memory
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  connect \data_out \data_out_r
end
