
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08004400  08004400  00004400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000265c  0800450c  0800450c  0000450c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08006b68  08006b68  00006b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c48  08006c48  00010074  2**0
                  CONTENTS
  4 .ARM          00000000  08006c48  08006c48  00010074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c48  08006c48  00010074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c48  08006c48  00006c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c4c  08006c4c  00006c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006c50  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000074  08006cc4  00010074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08006cc4  000100ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005644  00000000  00000000  0001009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000140f  00000000  00000000  000156e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  00016af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  000171a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017722  00000000  00000000  000177d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006ee3  00000000  00000000  0002eefa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000834c8  00000000  00000000  00035ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b92a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021b0  00000000  00000000  000b92f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800450c <__do_global_dtors_aux>:
 800450c:	b510      	push	{r4, lr}
 800450e:	4c05      	ldr	r4, [pc, #20]	; (8004524 <__do_global_dtors_aux+0x18>)
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b933      	cbnz	r3, 8004522 <__do_global_dtors_aux+0x16>
 8004514:	4b04      	ldr	r3, [pc, #16]	; (8004528 <__do_global_dtors_aux+0x1c>)
 8004516:	b113      	cbz	r3, 800451e <__do_global_dtors_aux+0x12>
 8004518:	4804      	ldr	r0, [pc, #16]	; (800452c <__do_global_dtors_aux+0x20>)
 800451a:	f3af 8000 	nop.w
 800451e:	2301      	movs	r3, #1
 8004520:	7023      	strb	r3, [r4, #0]
 8004522:	bd10      	pop	{r4, pc}
 8004524:	20000074 	.word	0x20000074
 8004528:	00000000 	.word	0x00000000
 800452c:	08006b50 	.word	0x08006b50

08004530 <frame_dummy>:
 8004530:	b508      	push	{r3, lr}
 8004532:	4b03      	ldr	r3, [pc, #12]	; (8004540 <frame_dummy+0x10>)
 8004534:	b11b      	cbz	r3, 800453e <frame_dummy+0xe>
 8004536:	4903      	ldr	r1, [pc, #12]	; (8004544 <frame_dummy+0x14>)
 8004538:	4803      	ldr	r0, [pc, #12]	; (8004548 <frame_dummy+0x18>)
 800453a:	f3af 8000 	nop.w
 800453e:	bd08      	pop	{r3, pc}
 8004540:	00000000 	.word	0x00000000
 8004544:	20000078 	.word	0x20000078
 8004548:	08006b50 	.word	0x08006b50

0800454c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004550:	f000 fa46 	bl	80049e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004554:	f000 f81e 	bl	8004594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004558:	f000 f882 	bl	8004660 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800455c:	f000 f856 	bl	800460c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Application v%d:%d Started!!!\n", APP_Version[0], APP_Version[1]);
 8004560:	4b09      	ldr	r3, [pc, #36]	; (8004588 <main+0x3c>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	4619      	mov	r1, r3
 8004566:	4b08      	ldr	r3, [pc, #32]	; (8004588 <main+0x3c>)
 8004568:	785b      	ldrb	r3, [r3, #1]
 800456a:	461a      	mov	r2, r3
 800456c:	4807      	ldr	r0, [pc, #28]	; (800458c <main+0x40>)
 800456e:	f001 fb5b 	bl	8005c28 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004576:	4806      	ldr	r0, [pc, #24]	; (8004590 <main+0x44>)
 8004578:	f000 fd38 	bl	8004fec <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);							//1sec delay
 800457c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004580:	f000 fa90 	bl	8004aa4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004584:	e7f5      	b.n	8004572 <main+0x26>
 8004586:	bf00      	nop
 8004588:	20000000 	.word	0x20000000
 800458c:	08006b68 	.word	0x08006b68
 8004590:	40011000 	.word	0x40011000

08004594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b090      	sub	sp, #64	; 0x40
 8004598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800459a:	f107 0318 	add.w	r3, r7, #24
 800459e:	2228      	movs	r2, #40	; 0x28
 80045a0:	2100      	movs	r1, #0
 80045a2:	4618      	mov	r0, r3
 80045a4:	f001 fb38 	bl	8005c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045a8:	1d3b      	adds	r3, r7, #4
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
 80045b0:	609a      	str	r2, [r3, #8]
 80045b2:	60da      	str	r2, [r3, #12]
 80045b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80045b6:	2302      	movs	r3, #2
 80045b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045ba:	2301      	movs	r3, #1
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045be:	2310      	movs	r3, #16
 80045c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80045c2:	2300      	movs	r3, #0
 80045c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045c6:	f107 0318 	add.w	r3, r7, #24
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fd28 	bl	8005020 <HAL_RCC_OscConfig>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80045d6:	f000 f895 	bl	8004704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045da:	230f      	movs	r3, #15
 80045dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045e6:	2300      	movs	r3, #0
 80045e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045ea:	2300      	movs	r3, #0
 80045ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	2100      	movs	r1, #0
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 ff96 	bl	8005524 <HAL_RCC_ClockConfig>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80045fe:	f000 f881 	bl	8004704 <Error_Handler>
  }
}
 8004602:	bf00      	nop
 8004604:	3740      	adds	r7, #64	; 0x40
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004610:	4b11      	ldr	r3, [pc, #68]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004612:	4a12      	ldr	r2, [pc, #72]	; (800465c <MX_USART1_UART_Init+0x50>)
 8004614:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004616:	4b10      	ldr	r3, [pc, #64]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004618:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800461c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800461e:	4b0e      	ldr	r3, [pc, #56]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004620:	2200      	movs	r2, #0
 8004622:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004624:	4b0c      	ldr	r3, [pc, #48]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004626:	2200      	movs	r2, #0
 8004628:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800462a:	4b0b      	ldr	r3, [pc, #44]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 800462c:	2200      	movs	r2, #0
 800462e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004630:	4b09      	ldr	r3, [pc, #36]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004632:	220c      	movs	r2, #12
 8004634:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004636:	4b08      	ldr	r3, [pc, #32]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004638:	2200      	movs	r2, #0
 800463a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800463c:	4b06      	ldr	r3, [pc, #24]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 800463e:	2200      	movs	r2, #0
 8004640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004642:	4805      	ldr	r0, [pc, #20]	; (8004658 <MX_USART1_UART_Init+0x4c>)
 8004644:	f001 f906 	bl	8005854 <HAL_UART_Init>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800464e:	f000 f859 	bl	8004704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000090 	.word	0x20000090
 800465c:	40013800 	.word	0x40013800

08004660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004666:	f107 0308 	add.w	r3, r7, #8
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	605a      	str	r2, [r3, #4]
 8004670:	609a      	str	r2, [r3, #8]
 8004672:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004674:	4b18      	ldr	r3, [pc, #96]	; (80046d8 <MX_GPIO_Init+0x78>)
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	4a17      	ldr	r2, [pc, #92]	; (80046d8 <MX_GPIO_Init+0x78>)
 800467a:	f043 0310 	orr.w	r3, r3, #16
 800467e:	6193      	str	r3, [r2, #24]
 8004680:	4b15      	ldr	r3, [pc, #84]	; (80046d8 <MX_GPIO_Init+0x78>)
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800468c:	4b12      	ldr	r3, [pc, #72]	; (80046d8 <MX_GPIO_Init+0x78>)
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <MX_GPIO_Init+0x78>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6193      	str	r3, [r2, #24]
 8004698:	4b0f      	ldr	r3, [pc, #60]	; (80046d8 <MX_GPIO_Init+0x78>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	603b      	str	r3, [r7, #0]
 80046a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80046a4:	2200      	movs	r2, #0
 80046a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80046aa:	480c      	ldr	r0, [pc, #48]	; (80046dc <MX_GPIO_Init+0x7c>)
 80046ac:	f000 fc86 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80046b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046b6:	2301      	movs	r3, #1
 80046b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046be:	2302      	movs	r3, #2
 80046c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046c2:	f107 0308 	add.w	r3, r7, #8
 80046c6:	4619      	mov	r1, r3
 80046c8:	4804      	ldr	r0, [pc, #16]	; (80046dc <MX_GPIO_Init+0x7c>)
 80046ca:	f000 faf3 	bl	8004cb4 <HAL_GPIO_Init>

}
 80046ce:	bf00      	nop
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40011000 	.word	0x40011000

080046e0 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80046e8:	1d39      	adds	r1, r7, #4
 80046ea:	f04f 33ff 	mov.w	r3, #4294967295
 80046ee:	2201      	movs	r2, #1
 80046f0:	4803      	ldr	r0, [pc, #12]	; (8004700 <__io_putchar+0x20>)
 80046f2:	f001 f8fc 	bl	80058ee <HAL_UART_Transmit>

  return ch;
 80046f6:	687b      	ldr	r3, [r7, #4]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000090 	.word	0x20000090

08004704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004708:	b672      	cpsid	i
}
 800470a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800470c:	e7fe      	b.n	800470c <Error_Handler+0x8>
	...

08004710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004716:	4b0e      	ldr	r3, [pc, #56]	; (8004750 <HAL_MspInit+0x40>)
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	4a0d      	ldr	r2, [pc, #52]	; (8004750 <HAL_MspInit+0x40>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	6193      	str	r3, [r2, #24]
 8004722:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <HAL_MspInit+0x40>)
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	607b      	str	r3, [r7, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800472e:	4b08      	ldr	r3, [pc, #32]	; (8004750 <HAL_MspInit+0x40>)
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	4a07      	ldr	r2, [pc, #28]	; (8004750 <HAL_MspInit+0x40>)
 8004734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004738:	61d3      	str	r3, [r2, #28]
 800473a:	4b05      	ldr	r3, [pc, #20]	; (8004750 <HAL_MspInit+0x40>)
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr
 8004750:	40021000 	.word	0x40021000

08004754 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800475c:	f107 0310 	add.w	r3, r7, #16
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a1c      	ldr	r2, [pc, #112]	; (80047e0 <HAL_UART_MspInit+0x8c>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d131      	bne.n	80047d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004774:	4b1b      	ldr	r3, [pc, #108]	; (80047e4 <HAL_UART_MspInit+0x90>)
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	4a1a      	ldr	r2, [pc, #104]	; (80047e4 <HAL_UART_MspInit+0x90>)
 800477a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800477e:	6193      	str	r3, [r2, #24]
 8004780:	4b18      	ldr	r3, [pc, #96]	; (80047e4 <HAL_UART_MspInit+0x90>)
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800478c:	4b15      	ldr	r3, [pc, #84]	; (80047e4 <HAL_UART_MspInit+0x90>)
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	4a14      	ldr	r2, [pc, #80]	; (80047e4 <HAL_UART_MspInit+0x90>)
 8004792:	f043 0304 	orr.w	r3, r3, #4
 8004796:	6193      	str	r3, [r2, #24]
 8004798:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <HAL_UART_MspInit+0x90>)
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	60bb      	str	r3, [r7, #8]
 80047a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047aa:	2302      	movs	r3, #2
 80047ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047ae:	2303      	movs	r3, #3
 80047b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047b2:	f107 0310 	add.w	r3, r7, #16
 80047b6:	4619      	mov	r1, r3
 80047b8:	480b      	ldr	r0, [pc, #44]	; (80047e8 <HAL_UART_MspInit+0x94>)
 80047ba:	f000 fa7b 	bl	8004cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047c4:	2300      	movs	r3, #0
 80047c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047cc:	f107 0310 	add.w	r3, r7, #16
 80047d0:	4619      	mov	r1, r3
 80047d2:	4805      	ldr	r0, [pc, #20]	; (80047e8 <HAL_UART_MspInit+0x94>)
 80047d4:	f000 fa6e 	bl	8004cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80047d8:	bf00      	nop
 80047da:	3720      	adds	r7, #32
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40013800 	.word	0x40013800
 80047e4:	40021000 	.word	0x40021000
 80047e8:	40010800 	.word	0x40010800

080047ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80047f0:	e7fe      	b.n	80047f0 <NMI_Handler+0x4>

080047f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047f2:	b480      	push	{r7}
 80047f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047f6:	e7fe      	b.n	80047f6 <HardFault_Handler+0x4>

080047f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047fc:	e7fe      	b.n	80047fc <MemManage_Handler+0x4>

080047fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047fe:	b480      	push	{r7}
 8004800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004802:	e7fe      	b.n	8004802 <BusFault_Handler+0x4>

08004804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004808:	e7fe      	b.n	8004808 <UsageFault_Handler+0x4>

0800480a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800480a:	b480      	push	{r7}
 800480c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800480e:	bf00      	nop
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr

08004816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004816:	b480      	push	{r7}
 8004818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800481a:	bf00      	nop
 800481c:	46bd      	mov	sp, r7
 800481e:	bc80      	pop	{r7}
 8004820:	4770      	bx	lr

08004822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004822:	b480      	push	{r7}
 8004824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004826:	bf00      	nop
 8004828:	46bd      	mov	sp, r7
 800482a:	bc80      	pop	{r7}
 800482c:	4770      	bx	lr

0800482e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004832:	f000 f91b 	bl	8004a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004836:	bf00      	nop
 8004838:	bd80      	pop	{r7, pc}

0800483a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b086      	sub	sp, #24
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004846:	2300      	movs	r3, #0
 8004848:	617b      	str	r3, [r7, #20]
 800484a:	e00a      	b.n	8004862 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800484c:	f3af 8000 	nop.w
 8004850:	4601      	mov	r1, r0
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	60ba      	str	r2, [r7, #8]
 8004858:	b2ca      	uxtb	r2, r1
 800485a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	3301      	adds	r3, #1
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	dbf0      	blt.n	800484c <_read+0x12>
	}

return len;
 800486a:	687b      	ldr	r3, [r7, #4]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	e009      	b.n	800489a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	60ba      	str	r2, [r7, #8]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f7ff ff26 	bl	80046e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	3301      	adds	r3, #1
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	429a      	cmp	r2, r3
 80048a0:	dbf1      	blt.n	8004886 <_write+0x12>
	}
	return len;
 80048a2:	687b      	ldr	r3, [r7, #4]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <_close>:

int _close(int file)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
	return -1;
 80048b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr

080048c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80048d2:	605a      	str	r2, [r3, #4]
	return 0;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	bc80      	pop	{r7}
 80048de:	4770      	bx	lr

080048e0 <_isatty>:

int _isatty(int file)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
	return 1;
 80048e8:	2301      	movs	r3, #1
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bc80      	pop	{r7}
 80048f2:	4770      	bx	lr

080048f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
	return 0;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	bc80      	pop	{r7}
 800490a:	4770      	bx	lr

0800490c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b086      	sub	sp, #24
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004914:	4a14      	ldr	r2, [pc, #80]	; (8004968 <_sbrk+0x5c>)
 8004916:	4b15      	ldr	r3, [pc, #84]	; (800496c <_sbrk+0x60>)
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004920:	4b13      	ldr	r3, [pc, #76]	; (8004970 <_sbrk+0x64>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004928:	4b11      	ldr	r3, [pc, #68]	; (8004970 <_sbrk+0x64>)
 800492a:	4a12      	ldr	r2, [pc, #72]	; (8004974 <_sbrk+0x68>)
 800492c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800492e:	4b10      	ldr	r3, [pc, #64]	; (8004970 <_sbrk+0x64>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4413      	add	r3, r2
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	429a      	cmp	r2, r3
 800493a:	d207      	bcs.n	800494c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800493c:	f001 f942 	bl	8005bc4 <__errno>
 8004940:	4603      	mov	r3, r0
 8004942:	220c      	movs	r2, #12
 8004944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004946:	f04f 33ff 	mov.w	r3, #4294967295
 800494a:	e009      	b.n	8004960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800494c:	4b08      	ldr	r3, [pc, #32]	; (8004970 <_sbrk+0x64>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004952:	4b07      	ldr	r3, [pc, #28]	; (8004970 <_sbrk+0x64>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4413      	add	r3, r2
 800495a:	4a05      	ldr	r2, [pc, #20]	; (8004970 <_sbrk+0x64>)
 800495c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800495e:	68fb      	ldr	r3, [r7, #12]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	20005000 	.word	0x20005000
 800496c:	00000400 	.word	0x00000400
 8004970:	200000d4 	.word	0x200000d4
 8004974:	200000f0 	.word	0x200000f0

08004978 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 800497c:	4b03      	ldr	r3, [pc, #12]	; (800498c <SystemInit+0x14>)
 800497e:	4a04      	ldr	r2, [pc, #16]	; (8004990 <SystemInit+0x18>)
 8004980:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004982:	bf00      	nop
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	e000ed00 	.word	0xe000ed00
 8004990:	08004400 	.word	0x08004400

08004994 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004994:	480c      	ldr	r0, [pc, #48]	; (80049c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004996:	490d      	ldr	r1, [pc, #52]	; (80049cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004998:	4a0d      	ldr	r2, [pc, #52]	; (80049d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800499a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800499c:	e002      	b.n	80049a4 <LoopCopyDataInit>

0800499e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800499e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049a2:	3304      	adds	r3, #4

080049a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049a8:	d3f9      	bcc.n	800499e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049aa:	4a0a      	ldr	r2, [pc, #40]	; (80049d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80049ac:	4c0a      	ldr	r4, [pc, #40]	; (80049d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80049ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049b0:	e001      	b.n	80049b6 <LoopFillZerobss>

080049b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049b4:	3204      	adds	r2, #4

080049b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049b8:	d3fb      	bcc.n	80049b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80049ba:	f7ff ffdd 	bl	8004978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049be:	f001 f907 	bl	8005bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80049c2:	f7ff fdc3 	bl	800454c <main>
  bx lr
 80049c6:	4770      	bx	lr
  ldr r0, =_sdata
 80049c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049cc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80049d0:	08006c50 	.word	0x08006c50
  ldr r2, =_sbss
 80049d4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80049d8:	200000ec 	.word	0x200000ec

080049dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049dc:	e7fe      	b.n	80049dc <ADC1_2_IRQHandler>
	...

080049e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049e4:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <HAL_Init+0x28>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <HAL_Init+0x28>)
 80049ea:	f043 0310 	orr.w	r3, r3, #16
 80049ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049f0:	2003      	movs	r0, #3
 80049f2:	f000 f92b 	bl	8004c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049f6:	200f      	movs	r0, #15
 80049f8:	f000 f808 	bl	8004a0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049fc:	f7ff fe88 	bl	8004710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40022000 	.word	0x40022000

08004a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a14:	4b12      	ldr	r3, [pc, #72]	; (8004a60 <HAL_InitTick+0x54>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	4b12      	ldr	r3, [pc, #72]	; (8004a64 <HAL_InitTick+0x58>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 f935 	bl	8004c9a <HAL_SYSTICK_Config>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d001      	beq.n	8004a3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e00e      	b.n	8004a58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b0f      	cmp	r3, #15
 8004a3e:	d80a      	bhi.n	8004a56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a40:	2200      	movs	r2, #0
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	f04f 30ff 	mov.w	r0, #4294967295
 8004a48:	f000 f90b 	bl	8004c62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a4c:	4a06      	ldr	r2, [pc, #24]	; (8004a68 <HAL_InitTick+0x5c>)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
 8004a54:	e000      	b.n	8004a58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	20000004 	.word	0x20000004
 8004a64:	2000000c 	.word	0x2000000c
 8004a68:	20000008 	.word	0x20000008

08004a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <HAL_IncTick+0x1c>)
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	4b05      	ldr	r3, [pc, #20]	; (8004a8c <HAL_IncTick+0x20>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	4a03      	ldr	r2, [pc, #12]	; (8004a8c <HAL_IncTick+0x20>)
 8004a7e:	6013      	str	r3, [r2, #0]
}
 8004a80:	bf00      	nop
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	2000000c 	.word	0x2000000c
 8004a8c:	200000d8 	.word	0x200000d8

08004a90 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0
  return uwTick;
 8004a94:	4b02      	ldr	r3, [pc, #8]	; (8004aa0 <HAL_GetTick+0x10>)
 8004a96:	681b      	ldr	r3, [r3, #0]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bc80      	pop	{r7}
 8004a9e:	4770      	bx	lr
 8004aa0:	200000d8 	.word	0x200000d8

08004aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004aac:	f7ff fff0 	bl	8004a90 <HAL_GetTick>
 8004ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d005      	beq.n	8004aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004abe:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <HAL_Delay+0x44>)
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004aca:	bf00      	nop
 8004acc:	f7ff ffe0 	bl	8004a90 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d8f7      	bhi.n	8004acc <HAL_Delay+0x28>
  {
  }
}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	3710      	adds	r7, #16
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	2000000c 	.word	0x2000000c

08004aec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004afc:	4b0c      	ldr	r3, [pc, #48]	; (8004b30 <__NVIC_SetPriorityGrouping+0x44>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b08:	4013      	ands	r3, r2
 8004b0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b1e:	4a04      	ldr	r2, [pc, #16]	; (8004b30 <__NVIC_SetPriorityGrouping+0x44>)
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	60d3      	str	r3, [r2, #12]
}
 8004b24:	bf00      	nop
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000ed00 	.word	0xe000ed00

08004b34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b38:	4b04      	ldr	r3, [pc, #16]	; (8004b4c <__NVIC_GetPriorityGrouping+0x18>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	0a1b      	lsrs	r3, r3, #8
 8004b3e:	f003 0307 	and.w	r3, r3, #7
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	4603      	mov	r3, r0
 8004b58:	6039      	str	r1, [r7, #0]
 8004b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	db0a      	blt.n	8004b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	490c      	ldr	r1, [pc, #48]	; (8004b9c <__NVIC_SetPriority+0x4c>)
 8004b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b6e:	0112      	lsls	r2, r2, #4
 8004b70:	b2d2      	uxtb	r2, r2
 8004b72:	440b      	add	r3, r1
 8004b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b78:	e00a      	b.n	8004b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	4908      	ldr	r1, [pc, #32]	; (8004ba0 <__NVIC_SetPriority+0x50>)
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	f003 030f 	and.w	r3, r3, #15
 8004b86:	3b04      	subs	r3, #4
 8004b88:	0112      	lsls	r2, r2, #4
 8004b8a:	b2d2      	uxtb	r2, r2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	761a      	strb	r2, [r3, #24]
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bc80      	pop	{r7}
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	e000e100 	.word	0xe000e100
 8004ba0:	e000ed00 	.word	0xe000ed00

08004ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b089      	sub	sp, #36	; 0x24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f003 0307 	and.w	r3, r3, #7
 8004bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	f1c3 0307 	rsb	r3, r3, #7
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	bf28      	it	cs
 8004bc2:	2304      	movcs	r3, #4
 8004bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	2b06      	cmp	r3, #6
 8004bcc:	d902      	bls.n	8004bd4 <NVIC_EncodePriority+0x30>
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	3b03      	subs	r3, #3
 8004bd2:	e000      	b.n	8004bd6 <NVIC_EncodePriority+0x32>
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	43da      	mvns	r2, r3
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	401a      	ands	r2, r3
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bec:	f04f 31ff 	mov.w	r1, #4294967295
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf6:	43d9      	mvns	r1, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bfc:	4313      	orrs	r3, r2
         );
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3724      	adds	r7, #36	; 0x24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr

08004c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c18:	d301      	bcc.n	8004c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e00f      	b.n	8004c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c1e:	4a0a      	ldr	r2, [pc, #40]	; (8004c48 <SysTick_Config+0x40>)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c26:	210f      	movs	r1, #15
 8004c28:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2c:	f7ff ff90 	bl	8004b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c30:	4b05      	ldr	r3, [pc, #20]	; (8004c48 <SysTick_Config+0x40>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c36:	4b04      	ldr	r3, [pc, #16]	; (8004c48 <SysTick_Config+0x40>)
 8004c38:	2207      	movs	r2, #7
 8004c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	e000e010 	.word	0xe000e010

08004c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7ff ff49 	bl	8004aec <__NVIC_SetPriorityGrouping>
}
 8004c5a:	bf00      	nop
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b086      	sub	sp, #24
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	4603      	mov	r3, r0
 8004c6a:	60b9      	str	r1, [r7, #8]
 8004c6c:	607a      	str	r2, [r7, #4]
 8004c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c74:	f7ff ff5e 	bl	8004b34 <__NVIC_GetPriorityGrouping>
 8004c78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	68b9      	ldr	r1, [r7, #8]
 8004c7e:	6978      	ldr	r0, [r7, #20]
 8004c80:	f7ff ff90 	bl	8004ba4 <NVIC_EncodePriority>
 8004c84:	4602      	mov	r2, r0
 8004c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff ff5f 	bl	8004b50 <__NVIC_SetPriority>
}
 8004c92:	bf00      	nop
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b082      	sub	sp, #8
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7ff ffb0 	bl	8004c08 <SysTick_Config>
 8004ca8:	4603      	mov	r3, r0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3708      	adds	r7, #8
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b08b      	sub	sp, #44	; 0x2c
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cc6:	e169      	b.n	8004f9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004cc8:	2201      	movs	r2, #1
 8004cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69fa      	ldr	r2, [r7, #28]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	f040 8158 	bne.w	8004f96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	4a9a      	ldr	r2, [pc, #616]	; (8004f54 <HAL_GPIO_Init+0x2a0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d05e      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
 8004cf0:	4a98      	ldr	r2, [pc, #608]	; (8004f54 <HAL_GPIO_Init+0x2a0>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d875      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004cf6:	4a98      	ldr	r2, [pc, #608]	; (8004f58 <HAL_GPIO_Init+0x2a4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d058      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
 8004cfc:	4a96      	ldr	r2, [pc, #600]	; (8004f58 <HAL_GPIO_Init+0x2a4>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d86f      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004d02:	4a96      	ldr	r2, [pc, #600]	; (8004f5c <HAL_GPIO_Init+0x2a8>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d052      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
 8004d08:	4a94      	ldr	r2, [pc, #592]	; (8004f5c <HAL_GPIO_Init+0x2a8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d869      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004d0e:	4a94      	ldr	r2, [pc, #592]	; (8004f60 <HAL_GPIO_Init+0x2ac>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d04c      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
 8004d14:	4a92      	ldr	r2, [pc, #584]	; (8004f60 <HAL_GPIO_Init+0x2ac>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d863      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004d1a:	4a92      	ldr	r2, [pc, #584]	; (8004f64 <HAL_GPIO_Init+0x2b0>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d046      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
 8004d20:	4a90      	ldr	r2, [pc, #576]	; (8004f64 <HAL_GPIO_Init+0x2b0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d85d      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004d26:	2b12      	cmp	r3, #18
 8004d28:	d82a      	bhi.n	8004d80 <HAL_GPIO_Init+0xcc>
 8004d2a:	2b12      	cmp	r3, #18
 8004d2c:	d859      	bhi.n	8004de2 <HAL_GPIO_Init+0x12e>
 8004d2e:	a201      	add	r2, pc, #4	; (adr r2, 8004d34 <HAL_GPIO_Init+0x80>)
 8004d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d34:	08004daf 	.word	0x08004daf
 8004d38:	08004d89 	.word	0x08004d89
 8004d3c:	08004d9b 	.word	0x08004d9b
 8004d40:	08004ddd 	.word	0x08004ddd
 8004d44:	08004de3 	.word	0x08004de3
 8004d48:	08004de3 	.word	0x08004de3
 8004d4c:	08004de3 	.word	0x08004de3
 8004d50:	08004de3 	.word	0x08004de3
 8004d54:	08004de3 	.word	0x08004de3
 8004d58:	08004de3 	.word	0x08004de3
 8004d5c:	08004de3 	.word	0x08004de3
 8004d60:	08004de3 	.word	0x08004de3
 8004d64:	08004de3 	.word	0x08004de3
 8004d68:	08004de3 	.word	0x08004de3
 8004d6c:	08004de3 	.word	0x08004de3
 8004d70:	08004de3 	.word	0x08004de3
 8004d74:	08004de3 	.word	0x08004de3
 8004d78:	08004d91 	.word	0x08004d91
 8004d7c:	08004da5 	.word	0x08004da5
 8004d80:	4a79      	ldr	r2, [pc, #484]	; (8004f68 <HAL_GPIO_Init+0x2b4>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004d86:	e02c      	b.n	8004de2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	623b      	str	r3, [r7, #32]
          break;
 8004d8e:	e029      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	3304      	adds	r3, #4
 8004d96:	623b      	str	r3, [r7, #32]
          break;
 8004d98:	e024      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	3308      	adds	r3, #8
 8004da0:	623b      	str	r3, [r7, #32]
          break;
 8004da2:	e01f      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	330c      	adds	r3, #12
 8004daa:	623b      	str	r3, [r7, #32]
          break;
 8004dac:	e01a      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d102      	bne.n	8004dbc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004db6:	2304      	movs	r3, #4
 8004db8:	623b      	str	r3, [r7, #32]
          break;
 8004dba:	e013      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d105      	bne.n	8004dd0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004dc4:	2308      	movs	r3, #8
 8004dc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	611a      	str	r2, [r3, #16]
          break;
 8004dce:	e009      	b.n	8004de4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004dd0:	2308      	movs	r3, #8
 8004dd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	615a      	str	r2, [r3, #20]
          break;
 8004dda:	e003      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	623b      	str	r3, [r7, #32]
          break;
 8004de0:	e000      	b.n	8004de4 <HAL_GPIO_Init+0x130>
          break;
 8004de2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	2bff      	cmp	r3, #255	; 0xff
 8004de8:	d801      	bhi.n	8004dee <HAL_GPIO_Init+0x13a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	e001      	b.n	8004df2 <HAL_GPIO_Init+0x13e>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	3304      	adds	r3, #4
 8004df2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	2bff      	cmp	r3, #255	; 0xff
 8004df8:	d802      	bhi.n	8004e00 <HAL_GPIO_Init+0x14c>
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	e002      	b.n	8004e06 <HAL_GPIO_Init+0x152>
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	3b08      	subs	r3, #8
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	210f      	movs	r1, #15
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	fa01 f303 	lsl.w	r3, r1, r3
 8004e14:	43db      	mvns	r3, r3
 8004e16:	401a      	ands	r2, r3
 8004e18:	6a39      	ldr	r1, [r7, #32]
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e20:	431a      	orrs	r2, r3
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 80b1 	beq.w	8004f96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004e34:	4b4d      	ldr	r3, [pc, #308]	; (8004f6c <HAL_GPIO_Init+0x2b8>)
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	4a4c      	ldr	r2, [pc, #304]	; (8004f6c <HAL_GPIO_Init+0x2b8>)
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	6193      	str	r3, [r2, #24]
 8004e40:	4b4a      	ldr	r3, [pc, #296]	; (8004f6c <HAL_GPIO_Init+0x2b8>)
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	60bb      	str	r3, [r7, #8]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004e4c:	4a48      	ldr	r2, [pc, #288]	; (8004f70 <HAL_GPIO_Init+0x2bc>)
 8004e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	3302      	adds	r3, #2
 8004e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	220f      	movs	r2, #15
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a40      	ldr	r2, [pc, #256]	; (8004f74 <HAL_GPIO_Init+0x2c0>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d013      	beq.n	8004ea0 <HAL_GPIO_Init+0x1ec>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a3f      	ldr	r2, [pc, #252]	; (8004f78 <HAL_GPIO_Init+0x2c4>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d00d      	beq.n	8004e9c <HAL_GPIO_Init+0x1e8>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a3e      	ldr	r2, [pc, #248]	; (8004f7c <HAL_GPIO_Init+0x2c8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d007      	beq.n	8004e98 <HAL_GPIO_Init+0x1e4>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4a3d      	ldr	r2, [pc, #244]	; (8004f80 <HAL_GPIO_Init+0x2cc>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d101      	bne.n	8004e94 <HAL_GPIO_Init+0x1e0>
 8004e90:	2303      	movs	r3, #3
 8004e92:	e006      	b.n	8004ea2 <HAL_GPIO_Init+0x1ee>
 8004e94:	2304      	movs	r3, #4
 8004e96:	e004      	b.n	8004ea2 <HAL_GPIO_Init+0x1ee>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e002      	b.n	8004ea2 <HAL_GPIO_Init+0x1ee>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <HAL_GPIO_Init+0x1ee>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea4:	f002 0203 	and.w	r2, r2, #3
 8004ea8:	0092      	lsls	r2, r2, #2
 8004eaa:	4093      	lsls	r3, r2
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004eb2:	492f      	ldr	r1, [pc, #188]	; (8004f70 <HAL_GPIO_Init+0x2bc>)
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	089b      	lsrs	r3, r3, #2
 8004eb8:	3302      	adds	r3, #2
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d006      	beq.n	8004eda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004ecc:	4b2d      	ldr	r3, [pc, #180]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	492c      	ldr	r1, [pc, #176]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	600b      	str	r3, [r1, #0]
 8004ed8:	e006      	b.n	8004ee8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004eda:	4b2a      	ldr	r3, [pc, #168]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	4928      	ldr	r1, [pc, #160]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d006      	beq.n	8004f02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004ef4:	4b23      	ldr	r3, [pc, #140]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	4922      	ldr	r1, [pc, #136]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	604b      	str	r3, [r1, #4]
 8004f00:	e006      	b.n	8004f10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004f02:	4b20      	ldr	r3, [pc, #128]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	491e      	ldr	r1, [pc, #120]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d006      	beq.n	8004f2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004f1c:	4b19      	ldr	r3, [pc, #100]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f1e:	689a      	ldr	r2, [r3, #8]
 8004f20:	4918      	ldr	r1, [pc, #96]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	608b      	str	r3, [r1, #8]
 8004f28:	e006      	b.n	8004f38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004f2a:	4b16      	ldr	r3, [pc, #88]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f2c:	689a      	ldr	r2, [r3, #8]
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	43db      	mvns	r3, r3
 8004f32:	4914      	ldr	r1, [pc, #80]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f34:	4013      	ands	r3, r2
 8004f36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d021      	beq.n	8004f88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004f44:	4b0f      	ldr	r3, [pc, #60]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	490e      	ldr	r1, [pc, #56]	; (8004f84 <HAL_GPIO_Init+0x2d0>)
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60cb      	str	r3, [r1, #12]
 8004f50:	e021      	b.n	8004f96 <HAL_GPIO_Init+0x2e2>
 8004f52:	bf00      	nop
 8004f54:	10320000 	.word	0x10320000
 8004f58:	10310000 	.word	0x10310000
 8004f5c:	10220000 	.word	0x10220000
 8004f60:	10210000 	.word	0x10210000
 8004f64:	10120000 	.word	0x10120000
 8004f68:	10110000 	.word	0x10110000
 8004f6c:	40021000 	.word	0x40021000
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40010800 	.word	0x40010800
 8004f78:	40010c00 	.word	0x40010c00
 8004f7c:	40011000 	.word	0x40011000
 8004f80:	40011400 	.word	0x40011400
 8004f84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004f88:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <HAL_GPIO_Init+0x304>)
 8004f8a:	68da      	ldr	r2, [r3, #12]
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	43db      	mvns	r3, r3
 8004f90:	4909      	ldr	r1, [pc, #36]	; (8004fb8 <HAL_GPIO_Init+0x304>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f98:	3301      	adds	r3, #1
 8004f9a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f47f ae8e 	bne.w	8004cc8 <HAL_GPIO_Init+0x14>
  }
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	372c      	adds	r7, #44	; 0x2c
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	40010400 	.word	0x40010400

08004fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	807b      	strh	r3, [r7, #2]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004fcc:	787b      	ldrb	r3, [r7, #1]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fd2:	887a      	ldrh	r2, [r7, #2]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004fd8:	e003      	b.n	8004fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004fda:	887b      	ldrh	r3, [r7, #2]
 8004fdc:	041a      	lsls	r2, r3, #16
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	611a      	str	r2, [r3, #16]
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bc80      	pop	{r7}
 8004fea:	4770      	bx	lr

08004fec <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ffe:	887a      	ldrh	r2, [r7, #2]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4013      	ands	r3, r2
 8005004:	041a      	lsls	r2, r3, #16
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	43d9      	mvns	r1, r3
 800500a:	887b      	ldrh	r3, [r7, #2]
 800500c:	400b      	ands	r3, r1
 800500e:	431a      	orrs	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	611a      	str	r2, [r3, #16]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr
	...

08005020 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e272      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 8087 	beq.w	800514e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005040:	4b92      	ldr	r3, [pc, #584]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 030c 	and.w	r3, r3, #12
 8005048:	2b04      	cmp	r3, #4
 800504a:	d00c      	beq.n	8005066 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800504c:	4b8f      	ldr	r3, [pc, #572]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 030c 	and.w	r3, r3, #12
 8005054:	2b08      	cmp	r3, #8
 8005056:	d112      	bne.n	800507e <HAL_RCC_OscConfig+0x5e>
 8005058:	4b8c      	ldr	r3, [pc, #560]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005064:	d10b      	bne.n	800507e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005066:	4b89      	ldr	r3, [pc, #548]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d06c      	beq.n	800514c <HAL_RCC_OscConfig+0x12c>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d168      	bne.n	800514c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e24c      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005086:	d106      	bne.n	8005096 <HAL_RCC_OscConfig+0x76>
 8005088:	4b80      	ldr	r3, [pc, #512]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a7f      	ldr	r2, [pc, #508]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 800508e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	e02e      	b.n	80050f4 <HAL_RCC_OscConfig+0xd4>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10c      	bne.n	80050b8 <HAL_RCC_OscConfig+0x98>
 800509e:	4b7b      	ldr	r3, [pc, #492]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a7a      	ldr	r2, [pc, #488]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050a8:	6013      	str	r3, [r2, #0]
 80050aa:	4b78      	ldr	r3, [pc, #480]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a77      	ldr	r2, [pc, #476]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	e01d      	b.n	80050f4 <HAL_RCC_OscConfig+0xd4>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050c0:	d10c      	bne.n	80050dc <HAL_RCC_OscConfig+0xbc>
 80050c2:	4b72      	ldr	r3, [pc, #456]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a71      	ldr	r2, [pc, #452]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	4b6f      	ldr	r3, [pc, #444]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a6e      	ldr	r2, [pc, #440]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050d8:	6013      	str	r3, [r2, #0]
 80050da:	e00b      	b.n	80050f4 <HAL_RCC_OscConfig+0xd4>
 80050dc:	4b6b      	ldr	r3, [pc, #428]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a6a      	ldr	r2, [pc, #424]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050e6:	6013      	str	r3, [r2, #0]
 80050e8:	4b68      	ldr	r3, [pc, #416]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a67      	ldr	r2, [pc, #412]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80050ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d013      	beq.n	8005124 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050fc:	f7ff fcc8 	bl	8004a90 <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005104:	f7ff fcc4 	bl	8004a90 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b64      	cmp	r3, #100	; 0x64
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e200      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005116:	4b5d      	ldr	r3, [pc, #372]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d0f0      	beq.n	8005104 <HAL_RCC_OscConfig+0xe4>
 8005122:	e014      	b.n	800514e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005124:	f7ff fcb4 	bl	8004a90 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800512c:	f7ff fcb0 	bl	8004a90 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b64      	cmp	r3, #100	; 0x64
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e1ec      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800513e:	4b53      	ldr	r3, [pc, #332]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1f0      	bne.n	800512c <HAL_RCC_OscConfig+0x10c>
 800514a:	e000      	b.n	800514e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800514c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d063      	beq.n	8005222 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800515a:	4b4c      	ldr	r3, [pc, #304]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 030c 	and.w	r3, r3, #12
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00b      	beq.n	800517e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005166:	4b49      	ldr	r3, [pc, #292]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 030c 	and.w	r3, r3, #12
 800516e:	2b08      	cmp	r3, #8
 8005170:	d11c      	bne.n	80051ac <HAL_RCC_OscConfig+0x18c>
 8005172:	4b46      	ldr	r3, [pc, #280]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d116      	bne.n	80051ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800517e:	4b43      	ldr	r3, [pc, #268]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_RCC_OscConfig+0x176>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d001      	beq.n	8005196 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e1c0      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005196:	4b3d      	ldr	r3, [pc, #244]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	4939      	ldr	r1, [pc, #228]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051aa:	e03a      	b.n	8005222 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d020      	beq.n	80051f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051b4:	4b36      	ldr	r3, [pc, #216]	; (8005290 <HAL_RCC_OscConfig+0x270>)
 80051b6:	2201      	movs	r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ba:	f7ff fc69 	bl	8004a90 <HAL_GetTick>
 80051be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c0:	e008      	b.n	80051d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c2:	f7ff fc65 	bl	8004a90 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d901      	bls.n	80051d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e1a1      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051d4:	4b2d      	ldr	r3, [pc, #180]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0f0      	beq.n	80051c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e0:	4b2a      	ldr	r3, [pc, #168]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	4927      	ldr	r1, [pc, #156]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	600b      	str	r3, [r1, #0]
 80051f4:	e015      	b.n	8005222 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051f6:	4b26      	ldr	r3, [pc, #152]	; (8005290 <HAL_RCC_OscConfig+0x270>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7ff fc48 	bl	8004a90 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005204:	f7ff fc44 	bl	8004a90 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e180      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005216:	4b1d      	ldr	r3, [pc, #116]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f0      	bne.n	8005204 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d03a      	beq.n	80052a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d019      	beq.n	800526a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005236:	4b17      	ldr	r3, [pc, #92]	; (8005294 <HAL_RCC_OscConfig+0x274>)
 8005238:	2201      	movs	r2, #1
 800523a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800523c:	f7ff fc28 	bl	8004a90 <HAL_GetTick>
 8005240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005242:	e008      	b.n	8005256 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005244:	f7ff fc24 	bl	8004a90 <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e160      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005256:	4b0d      	ldr	r3, [pc, #52]	; (800528c <HAL_RCC_OscConfig+0x26c>)
 8005258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d0f0      	beq.n	8005244 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005262:	2001      	movs	r0, #1
 8005264:	f000 fad8 	bl	8005818 <RCC_Delay>
 8005268:	e01c      	b.n	80052a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800526a:	4b0a      	ldr	r3, [pc, #40]	; (8005294 <HAL_RCC_OscConfig+0x274>)
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005270:	f7ff fc0e 	bl	8004a90 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005276:	e00f      	b.n	8005298 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005278:	f7ff fc0a 	bl	8004a90 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d908      	bls.n	8005298 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e146      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
 800528a:	bf00      	nop
 800528c:	40021000 	.word	0x40021000
 8005290:	42420000 	.word	0x42420000
 8005294:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005298:	4b92      	ldr	r3, [pc, #584]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e9      	bne.n	8005278 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0304 	and.w	r3, r3, #4
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 80a6 	beq.w	80053fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052b2:	2300      	movs	r3, #0
 80052b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052b6:	4b8b      	ldr	r3, [pc, #556]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10d      	bne.n	80052de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052c2:	4b88      	ldr	r3, [pc, #544]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	4a87      	ldr	r2, [pc, #540]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80052c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052cc:	61d3      	str	r3, [r2, #28]
 80052ce:	4b85      	ldr	r3, [pc, #532]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d6:	60bb      	str	r3, [r7, #8]
 80052d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052da:	2301      	movs	r3, #1
 80052dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052de:	4b82      	ldr	r3, [pc, #520]	; (80054e8 <HAL_RCC_OscConfig+0x4c8>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d118      	bne.n	800531c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052ea:	4b7f      	ldr	r3, [pc, #508]	; (80054e8 <HAL_RCC_OscConfig+0x4c8>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a7e      	ldr	r2, [pc, #504]	; (80054e8 <HAL_RCC_OscConfig+0x4c8>)
 80052f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f6:	f7ff fbcb 	bl	8004a90 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052fe:	f7ff fbc7 	bl	8004a90 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b64      	cmp	r3, #100	; 0x64
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e103      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005310:	4b75      	ldr	r3, [pc, #468]	; (80054e8 <HAL_RCC_OscConfig+0x4c8>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0f0      	beq.n	80052fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d106      	bne.n	8005332 <HAL_RCC_OscConfig+0x312>
 8005324:	4b6f      	ldr	r3, [pc, #444]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	4a6e      	ldr	r2, [pc, #440]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800532a:	f043 0301 	orr.w	r3, r3, #1
 800532e:	6213      	str	r3, [r2, #32]
 8005330:	e02d      	b.n	800538e <HAL_RCC_OscConfig+0x36e>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10c      	bne.n	8005354 <HAL_RCC_OscConfig+0x334>
 800533a:	4b6a      	ldr	r3, [pc, #424]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	4a69      	ldr	r2, [pc, #420]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005340:	f023 0301 	bic.w	r3, r3, #1
 8005344:	6213      	str	r3, [r2, #32]
 8005346:	4b67      	ldr	r3, [pc, #412]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	4a66      	ldr	r2, [pc, #408]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800534c:	f023 0304 	bic.w	r3, r3, #4
 8005350:	6213      	str	r3, [r2, #32]
 8005352:	e01c      	b.n	800538e <HAL_RCC_OscConfig+0x36e>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	2b05      	cmp	r3, #5
 800535a:	d10c      	bne.n	8005376 <HAL_RCC_OscConfig+0x356>
 800535c:	4b61      	ldr	r3, [pc, #388]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	4a60      	ldr	r2, [pc, #384]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005362:	f043 0304 	orr.w	r3, r3, #4
 8005366:	6213      	str	r3, [r2, #32]
 8005368:	4b5e      	ldr	r3, [pc, #376]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	4a5d      	ldr	r2, [pc, #372]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800536e:	f043 0301 	orr.w	r3, r3, #1
 8005372:	6213      	str	r3, [r2, #32]
 8005374:	e00b      	b.n	800538e <HAL_RCC_OscConfig+0x36e>
 8005376:	4b5b      	ldr	r3, [pc, #364]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	4a5a      	ldr	r2, [pc, #360]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800537c:	f023 0301 	bic.w	r3, r3, #1
 8005380:	6213      	str	r3, [r2, #32]
 8005382:	4b58      	ldr	r3, [pc, #352]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	4a57      	ldr	r2, [pc, #348]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005388:	f023 0304 	bic.w	r3, r3, #4
 800538c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d015      	beq.n	80053c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005396:	f7ff fb7b 	bl	8004a90 <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539c:	e00a      	b.n	80053b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539e:	f7ff fb77 	bl	8004a90 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d901      	bls.n	80053b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e0b1      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b4:	4b4b      	ldr	r3, [pc, #300]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0ee      	beq.n	800539e <HAL_RCC_OscConfig+0x37e>
 80053c0:	e014      	b.n	80053ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053c2:	f7ff fb65 	bl	8004a90 <HAL_GetTick>
 80053c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053c8:	e00a      	b.n	80053e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ca:	f7ff fb61 	bl	8004a90 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d8:	4293      	cmp	r3, r2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e09b      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e0:	4b40      	ldr	r3, [pc, #256]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1ee      	bne.n	80053ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80053ec:	7dfb      	ldrb	r3, [r7, #23]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d105      	bne.n	80053fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053f2:	4b3c      	ldr	r3, [pc, #240]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	4a3b      	ldr	r2, [pc, #236]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80053f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 8087 	beq.w	8005516 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005408:	4b36      	ldr	r3, [pc, #216]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f003 030c 	and.w	r3, r3, #12
 8005410:	2b08      	cmp	r3, #8
 8005412:	d061      	beq.n	80054d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	2b02      	cmp	r3, #2
 800541a:	d146      	bne.n	80054aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541c:	4b33      	ldr	r3, [pc, #204]	; (80054ec <HAL_RCC_OscConfig+0x4cc>)
 800541e:	2200      	movs	r2, #0
 8005420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005422:	f7ff fb35 	bl	8004a90 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005428:	e008      	b.n	800543c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800542a:	f7ff fb31 	bl	8004a90 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b02      	cmp	r3, #2
 8005436:	d901      	bls.n	800543c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e06d      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800543c:	4b29      	ldr	r3, [pc, #164]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1f0      	bne.n	800542a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005450:	d108      	bne.n	8005464 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005452:	4b24      	ldr	r3, [pc, #144]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	4921      	ldr	r1, [pc, #132]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005460:	4313      	orrs	r3, r2
 8005462:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005464:	4b1f      	ldr	r3, [pc, #124]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a19      	ldr	r1, [r3, #32]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005474:	430b      	orrs	r3, r1
 8005476:	491b      	ldr	r1, [pc, #108]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 8005478:	4313      	orrs	r3, r2
 800547a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800547c:	4b1b      	ldr	r3, [pc, #108]	; (80054ec <HAL_RCC_OscConfig+0x4cc>)
 800547e:	2201      	movs	r2, #1
 8005480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005482:	f7ff fb05 	bl	8004a90 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800548a:	f7ff fb01 	bl	8004a90 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e03d      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800549c:	4b11      	ldr	r3, [pc, #68]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0f0      	beq.n	800548a <HAL_RCC_OscConfig+0x46a>
 80054a8:	e035      	b.n	8005516 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054aa:	4b10      	ldr	r3, [pc, #64]	; (80054ec <HAL_RCC_OscConfig+0x4cc>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b0:	f7ff faee 	bl	8004a90 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b8:	f7ff faea 	bl	8004a90 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e026      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054ca:	4b06      	ldr	r3, [pc, #24]	; (80054e4 <HAL_RCC_OscConfig+0x4c4>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x498>
 80054d6:	e01e      	b.n	8005516 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	69db      	ldr	r3, [r3, #28]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d107      	bne.n	80054f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e019      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
 80054e4:	40021000 	.word	0x40021000
 80054e8:	40007000 	.word	0x40007000
 80054ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80054f0:	4b0b      	ldr	r3, [pc, #44]	; (8005520 <HAL_RCC_OscConfig+0x500>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	429a      	cmp	r2, r3
 8005502:	d106      	bne.n	8005512 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800550e:	429a      	cmp	r2, r3
 8005510:	d001      	beq.n	8005516 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3718      	adds	r7, #24
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	40021000 	.word	0x40021000

08005524 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e0d0      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005538:	4b6a      	ldr	r3, [pc, #424]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d910      	bls.n	8005568 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005546:	4b67      	ldr	r3, [pc, #412]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 0207 	bic.w	r2, r3, #7
 800554e:	4965      	ldr	r1, [pc, #404]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	4313      	orrs	r3, r2
 8005554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005556:	4b63      	ldr	r3, [pc, #396]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e0b8      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d020      	beq.n	80055b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005580:	4b59      	ldr	r3, [pc, #356]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	4a58      	ldr	r2, [pc, #352]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005586:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800558a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0308 	and.w	r3, r3, #8
 8005594:	2b00      	cmp	r3, #0
 8005596:	d005      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005598:	4b53      	ldr	r3, [pc, #332]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	4a52      	ldr	r2, [pc, #328]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 800559e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80055a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055a4:	4b50      	ldr	r3, [pc, #320]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	494d      	ldr	r1, [pc, #308]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d040      	beq.n	8005644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d107      	bne.n	80055da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ca:	4b47      	ldr	r3, [pc, #284]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d115      	bne.n	8005602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e07f      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d107      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055e2:	4b41      	ldr	r3, [pc, #260]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d109      	bne.n	8005602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e073      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055f2:	4b3d      	ldr	r3, [pc, #244]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e06b      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005602:	4b39      	ldr	r3, [pc, #228]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f023 0203 	bic.w	r2, r3, #3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	4936      	ldr	r1, [pc, #216]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005610:	4313      	orrs	r3, r2
 8005612:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005614:	f7ff fa3c 	bl	8004a90 <HAL_GetTick>
 8005618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800561a:	e00a      	b.n	8005632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800561c:	f7ff fa38 	bl	8004a90 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	f241 3288 	movw	r2, #5000	; 0x1388
 800562a:	4293      	cmp	r3, r2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e053      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005632:	4b2d      	ldr	r3, [pc, #180]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f003 020c 	and.w	r2, r3, #12
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	429a      	cmp	r2, r3
 8005642:	d1eb      	bne.n	800561c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005644:	4b27      	ldr	r3, [pc, #156]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0307 	and.w	r3, r3, #7
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	429a      	cmp	r2, r3
 8005650:	d210      	bcs.n	8005674 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005652:	4b24      	ldr	r3, [pc, #144]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f023 0207 	bic.w	r2, r3, #7
 800565a:	4922      	ldr	r1, [pc, #136]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	4313      	orrs	r3, r2
 8005660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005662:	4b20      	ldr	r3, [pc, #128]	; (80056e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d001      	beq.n	8005674 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e032      	b.n	80056da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005680:	4b19      	ldr	r3, [pc, #100]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	4916      	ldr	r1, [pc, #88]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 800568e:	4313      	orrs	r3, r2
 8005690:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0308 	and.w	r3, r3, #8
 800569a:	2b00      	cmp	r3, #0
 800569c:	d009      	beq.n	80056b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800569e:	4b12      	ldr	r3, [pc, #72]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	490e      	ldr	r1, [pc, #56]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056b2:	f000 f821 	bl	80056f8 <HAL_RCC_GetSysClockFreq>
 80056b6:	4602      	mov	r2, r0
 80056b8:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <HAL_RCC_ClockConfig+0x1c4>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	091b      	lsrs	r3, r3, #4
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	490a      	ldr	r1, [pc, #40]	; (80056ec <HAL_RCC_ClockConfig+0x1c8>)
 80056c4:	5ccb      	ldrb	r3, [r1, r3]
 80056c6:	fa22 f303 	lsr.w	r3, r2, r3
 80056ca:	4a09      	ldr	r2, [pc, #36]	; (80056f0 <HAL_RCC_ClockConfig+0x1cc>)
 80056cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80056ce:	4b09      	ldr	r3, [pc, #36]	; (80056f4 <HAL_RCC_ClockConfig+0x1d0>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff f99a 	bl	8004a0c <HAL_InitTick>

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40022000 	.word	0x40022000
 80056e8:	40021000 	.word	0x40021000
 80056ec:	08006b98 	.word	0x08006b98
 80056f0:	20000004 	.word	0x20000004
 80056f4:	20000008 	.word	0x20000008

080056f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056f8:	b490      	push	{r4, r7}
 80056fa:	b08a      	sub	sp, #40	; 0x28
 80056fc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80056fe:	4b29      	ldr	r3, [pc, #164]	; (80057a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8005700:	1d3c      	adds	r4, r7, #4
 8005702:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005704:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005708:	f240 2301 	movw	r3, #513	; 0x201
 800570c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	61fb      	str	r3, [r7, #28]
 8005712:	2300      	movs	r3, #0
 8005714:	61bb      	str	r3, [r7, #24]
 8005716:	2300      	movs	r3, #0
 8005718:	627b      	str	r3, [r7, #36]	; 0x24
 800571a:	2300      	movs	r3, #0
 800571c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800571e:	2300      	movs	r3, #0
 8005720:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005722:	4b21      	ldr	r3, [pc, #132]	; (80057a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 030c 	and.w	r3, r3, #12
 800572e:	2b04      	cmp	r3, #4
 8005730:	d002      	beq.n	8005738 <HAL_RCC_GetSysClockFreq+0x40>
 8005732:	2b08      	cmp	r3, #8
 8005734:	d003      	beq.n	800573e <HAL_RCC_GetSysClockFreq+0x46>
 8005736:	e02b      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005738:	4b1c      	ldr	r3, [pc, #112]	; (80057ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800573a:	623b      	str	r3, [r7, #32]
      break;
 800573c:	e02b      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	0c9b      	lsrs	r3, r3, #18
 8005742:	f003 030f 	and.w	r3, r3, #15
 8005746:	3328      	adds	r3, #40	; 0x28
 8005748:	443b      	add	r3, r7
 800574a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800574e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d012      	beq.n	8005780 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800575a:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	0c5b      	lsrs	r3, r3, #17
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	3328      	adds	r3, #40	; 0x28
 8005766:	443b      	add	r3, r7
 8005768:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800576c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	4a0e      	ldr	r2, [pc, #56]	; (80057ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8005772:	fb03 f202 	mul.w	r2, r3, r2
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	fbb2 f3f3 	udiv	r3, r2, r3
 800577c:	627b      	str	r3, [r7, #36]	; 0x24
 800577e:	e004      	b.n	800578a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	4a0b      	ldr	r2, [pc, #44]	; (80057b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005784:	fb02 f303 	mul.w	r3, r2, r3
 8005788:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800578a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578c:	623b      	str	r3, [r7, #32]
      break;
 800578e:	e002      	b.n	8005796 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005790:	4b06      	ldr	r3, [pc, #24]	; (80057ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8005792:	623b      	str	r3, [r7, #32]
      break;
 8005794:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005796:	6a3b      	ldr	r3, [r7, #32]
}
 8005798:	4618      	mov	r0, r3
 800579a:	3728      	adds	r7, #40	; 0x28
 800579c:	46bd      	mov	sp, r7
 800579e:	bc90      	pop	{r4, r7}
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	08006b88 	.word	0x08006b88
 80057a8:	40021000 	.word	0x40021000
 80057ac:	007a1200 	.word	0x007a1200
 80057b0:	003d0900 	.word	0x003d0900

080057b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057b4:	b480      	push	{r7}
 80057b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057b8:	4b02      	ldr	r3, [pc, #8]	; (80057c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80057ba:	681b      	ldr	r3, [r3, #0]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr
 80057c4:	20000004 	.word	0x20000004

080057c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057cc:	f7ff fff2 	bl	80057b4 <HAL_RCC_GetHCLKFreq>
 80057d0:	4602      	mov	r2, r0
 80057d2:	4b05      	ldr	r3, [pc, #20]	; (80057e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	0a1b      	lsrs	r3, r3, #8
 80057d8:	f003 0307 	and.w	r3, r3, #7
 80057dc:	4903      	ldr	r1, [pc, #12]	; (80057ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80057de:	5ccb      	ldrb	r3, [r1, r3]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40021000 	.word	0x40021000
 80057ec:	08006ba8 	.word	0x08006ba8

080057f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057f4:	f7ff ffde 	bl	80057b4 <HAL_RCC_GetHCLKFreq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4b05      	ldr	r3, [pc, #20]	; (8005810 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	0adb      	lsrs	r3, r3, #11
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	4903      	ldr	r1, [pc, #12]	; (8005814 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005806:	5ccb      	ldrb	r3, [r1, r3]
 8005808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800580c:	4618      	mov	r0, r3
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40021000 	.word	0x40021000
 8005814:	08006ba8 	.word	0x08006ba8

08005818 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005820:	4b0a      	ldr	r3, [pc, #40]	; (800584c <RCC_Delay+0x34>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a0a      	ldr	r2, [pc, #40]	; (8005850 <RCC_Delay+0x38>)
 8005826:	fba2 2303 	umull	r2, r3, r2, r3
 800582a:	0a5b      	lsrs	r3, r3, #9
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	fb02 f303 	mul.w	r3, r2, r3
 8005832:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005834:	bf00      	nop
  }
  while (Delay --);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1e5a      	subs	r2, r3, #1
 800583a:	60fa      	str	r2, [r7, #12]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1f9      	bne.n	8005834 <RCC_Delay+0x1c>
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	bc80      	pop	{r7}
 800584a:	4770      	bx	lr
 800584c:	20000004 	.word	0x20000004
 8005850:	10624dd3 	.word	0x10624dd3

08005854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e03f      	b.n	80058e6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d106      	bne.n	8005880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7fe ff6a 	bl	8004754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2224      	movs	r2, #36	; 0x24
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f905 	bl	8005aa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695a      	ldr	r2, [r3, #20]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3708      	adds	r7, #8
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b08a      	sub	sp, #40	; 0x28
 80058f2:	af02      	add	r7, sp, #8
 80058f4:	60f8      	str	r0, [r7, #12]
 80058f6:	60b9      	str	r1, [r7, #8]
 80058f8:	603b      	str	r3, [r7, #0]
 80058fa:	4613      	mov	r3, r2
 80058fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b20      	cmp	r3, #32
 800590c:	d17c      	bne.n	8005a08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <HAL_UART_Transmit+0x2c>
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e075      	b.n	8005a0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <HAL_UART_Transmit+0x3e>
 8005928:	2302      	movs	r3, #2
 800592a:	e06e      	b.n	8005a0a <HAL_UART_Transmit+0x11c>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2221      	movs	r2, #33	; 0x21
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005942:	f7ff f8a5 	bl	8004a90 <HAL_GetTick>
 8005946:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800595c:	d108      	bne.n	8005970 <HAL_UART_Transmit+0x82>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d104      	bne.n	8005970 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005966:	2300      	movs	r3, #0
 8005968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	61bb      	str	r3, [r7, #24]
 800596e:	e003      	b.n	8005978 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005974:	2300      	movs	r3, #0
 8005976:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005980:	e02a      	b.n	80059d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2200      	movs	r2, #0
 800598a:	2180      	movs	r1, #128	; 0x80
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f840 	bl	8005a12 <UART_WaitOnFlagUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e036      	b.n	8005a0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10b      	bne.n	80059ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	881b      	ldrh	r3, [r3, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	3302      	adds	r3, #2
 80059b6:	61bb      	str	r3, [r7, #24]
 80059b8:	e007      	b.n	80059ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	781a      	ldrb	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	3301      	adds	r3, #1
 80059c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1cf      	bne.n	8005982 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	9300      	str	r3, [sp, #0]
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2200      	movs	r2, #0
 80059ea:	2140      	movs	r1, #64	; 0x40
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f000 f810 	bl	8005a12 <UART_WaitOnFlagUntilTimeout>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d001      	beq.n	80059fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e006      	b.n	8005a0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	e000      	b.n	8005a0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a08:	2302      	movs	r3, #2
  }
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	603b      	str	r3, [r7, #0]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a22:	e02c      	b.n	8005a7e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2a:	d028      	beq.n	8005a7e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d007      	beq.n	8005a42 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a32:	f7ff f82d 	bl	8004a90 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	69ba      	ldr	r2, [r7, #24]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d21d      	bcs.n	8005a7e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005a50:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	695a      	ldr	r2, [r3, #20]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e00f      	b.n	8005a9e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	4013      	ands	r3, r2
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	bf0c      	ite	eq
 8005a8e:	2301      	moveq	r3, #1
 8005a90:	2300      	movne	r3, #0
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	461a      	mov	r2, r3
 8005a96:	79fb      	ldrb	r3, [r7, #7]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d0c3      	beq.n	8005a24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
	...

08005aa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68da      	ldr	r2, [r3, #12]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	689a      	ldr	r2, [r3, #8]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005ae2:	f023 030c 	bic.w	r3, r3, #12
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6812      	ldr	r2, [r2, #0]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	430b      	orrs	r3, r1
 8005aee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699a      	ldr	r2, [r3, #24]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a2c      	ldr	r2, [pc, #176]	; (8005bbc <UART_SetConfig+0x114>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d103      	bne.n	8005b18 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b10:	f7ff fe6e 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8005b14:	60f8      	str	r0, [r7, #12]
 8005b16:	e002      	b.n	8005b1e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b18:	f7ff fe56 	bl	80057c8 <HAL_RCC_GetPCLK1Freq>
 8005b1c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	4613      	mov	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	009a      	lsls	r2, r3, #2
 8005b28:	441a      	add	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b34:	4a22      	ldr	r2, [pc, #136]	; (8005bc0 <UART_SetConfig+0x118>)
 8005b36:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	0119      	lsls	r1, r3, #4
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009a      	lsls	r2, r3, #2
 8005b48:	441a      	add	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b54:	4b1a      	ldr	r3, [pc, #104]	; (8005bc0 <UART_SetConfig+0x118>)
 8005b56:	fba3 0302 	umull	r0, r3, r3, r2
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	2064      	movs	r0, #100	; 0x64
 8005b5e:	fb00 f303 	mul.w	r3, r0, r3
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	011b      	lsls	r3, r3, #4
 8005b66:	3332      	adds	r3, #50	; 0x32
 8005b68:	4a15      	ldr	r2, [pc, #84]	; (8005bc0 <UART_SetConfig+0x118>)
 8005b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6e:	095b      	lsrs	r3, r3, #5
 8005b70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b74:	4419      	add	r1, r3
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	009a      	lsls	r2, r3, #2
 8005b80:	441a      	add	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b8c:	4b0c      	ldr	r3, [pc, #48]	; (8005bc0 <UART_SetConfig+0x118>)
 8005b8e:	fba3 0302 	umull	r0, r3, r3, r2
 8005b92:	095b      	lsrs	r3, r3, #5
 8005b94:	2064      	movs	r0, #100	; 0x64
 8005b96:	fb00 f303 	mul.w	r3, r0, r3
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	3332      	adds	r3, #50	; 0x32
 8005ba0:	4a07      	ldr	r2, [pc, #28]	; (8005bc0 <UART_SetConfig+0x118>)
 8005ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba6:	095b      	lsrs	r3, r3, #5
 8005ba8:	f003 020f 	and.w	r2, r3, #15
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	440a      	add	r2, r1
 8005bb2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005bb4:	bf00      	nop
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40013800 	.word	0x40013800
 8005bc0:	51eb851f 	.word	0x51eb851f

08005bc4 <__errno>:
 8005bc4:	4b01      	ldr	r3, [pc, #4]	; (8005bcc <__errno+0x8>)
 8005bc6:	6818      	ldr	r0, [r3, #0]
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20000010 	.word	0x20000010

08005bd0 <__libc_init_array>:
 8005bd0:	b570      	push	{r4, r5, r6, lr}
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	4d0c      	ldr	r5, [pc, #48]	; (8005c08 <__libc_init_array+0x38>)
 8005bd6:	4c0d      	ldr	r4, [pc, #52]	; (8005c0c <__libc_init_array+0x3c>)
 8005bd8:	1b64      	subs	r4, r4, r5
 8005bda:	10a4      	asrs	r4, r4, #2
 8005bdc:	42a6      	cmp	r6, r4
 8005bde:	d109      	bne.n	8005bf4 <__libc_init_array+0x24>
 8005be0:	f000 ffb6 	bl	8006b50 <_init>
 8005be4:	2600      	movs	r6, #0
 8005be6:	4d0a      	ldr	r5, [pc, #40]	; (8005c10 <__libc_init_array+0x40>)
 8005be8:	4c0a      	ldr	r4, [pc, #40]	; (8005c14 <__libc_init_array+0x44>)
 8005bea:	1b64      	subs	r4, r4, r5
 8005bec:	10a4      	asrs	r4, r4, #2
 8005bee:	42a6      	cmp	r6, r4
 8005bf0:	d105      	bne.n	8005bfe <__libc_init_array+0x2e>
 8005bf2:	bd70      	pop	{r4, r5, r6, pc}
 8005bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bf8:	4798      	blx	r3
 8005bfa:	3601      	adds	r6, #1
 8005bfc:	e7ee      	b.n	8005bdc <__libc_init_array+0xc>
 8005bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c02:	4798      	blx	r3
 8005c04:	3601      	adds	r6, #1
 8005c06:	e7f2      	b.n	8005bee <__libc_init_array+0x1e>
 8005c08:	08006c48 	.word	0x08006c48
 8005c0c:	08006c48 	.word	0x08006c48
 8005c10:	08006c48 	.word	0x08006c48
 8005c14:	08006c4c 	.word	0x08006c4c

08005c18 <memset>:
 8005c18:	4603      	mov	r3, r0
 8005c1a:	4402      	add	r2, r0
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d100      	bne.n	8005c22 <memset+0xa>
 8005c20:	4770      	bx	lr
 8005c22:	f803 1b01 	strb.w	r1, [r3], #1
 8005c26:	e7f9      	b.n	8005c1c <memset+0x4>

08005c28 <iprintf>:
 8005c28:	b40f      	push	{r0, r1, r2, r3}
 8005c2a:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <iprintf+0x2c>)
 8005c2c:	b513      	push	{r0, r1, r4, lr}
 8005c2e:	681c      	ldr	r4, [r3, #0]
 8005c30:	b124      	cbz	r4, 8005c3c <iprintf+0x14>
 8005c32:	69a3      	ldr	r3, [r4, #24]
 8005c34:	b913      	cbnz	r3, 8005c3c <iprintf+0x14>
 8005c36:	4620      	mov	r0, r4
 8005c38:	f000 f866 	bl	8005d08 <__sinit>
 8005c3c:	ab05      	add	r3, sp, #20
 8005c3e:	4620      	mov	r0, r4
 8005c40:	9a04      	ldr	r2, [sp, #16]
 8005c42:	68a1      	ldr	r1, [r4, #8]
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	f000 f9bb 	bl	8005fc0 <_vfiprintf_r>
 8005c4a:	b002      	add	sp, #8
 8005c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c50:	b004      	add	sp, #16
 8005c52:	4770      	bx	lr
 8005c54:	20000010 	.word	0x20000010

08005c58 <std>:
 8005c58:	2300      	movs	r3, #0
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c66:	6083      	str	r3, [r0, #8]
 8005c68:	8181      	strh	r1, [r0, #12]
 8005c6a:	6643      	str	r3, [r0, #100]	; 0x64
 8005c6c:	81c2      	strh	r2, [r0, #14]
 8005c6e:	6183      	str	r3, [r0, #24]
 8005c70:	4619      	mov	r1, r3
 8005c72:	2208      	movs	r2, #8
 8005c74:	305c      	adds	r0, #92	; 0x5c
 8005c76:	f7ff ffcf 	bl	8005c18 <memset>
 8005c7a:	4b05      	ldr	r3, [pc, #20]	; (8005c90 <std+0x38>)
 8005c7c:	6224      	str	r4, [r4, #32]
 8005c7e:	6263      	str	r3, [r4, #36]	; 0x24
 8005c80:	4b04      	ldr	r3, [pc, #16]	; (8005c94 <std+0x3c>)
 8005c82:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c84:	4b04      	ldr	r3, [pc, #16]	; (8005c98 <std+0x40>)
 8005c86:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c88:	4b04      	ldr	r3, [pc, #16]	; (8005c9c <std+0x44>)
 8005c8a:	6323      	str	r3, [r4, #48]	; 0x30
 8005c8c:	bd10      	pop	{r4, pc}
 8005c8e:	bf00      	nop
 8005c90:	0800656d 	.word	0x0800656d
 8005c94:	0800658f 	.word	0x0800658f
 8005c98:	080065c7 	.word	0x080065c7
 8005c9c:	080065eb 	.word	0x080065eb

08005ca0 <_cleanup_r>:
 8005ca0:	4901      	ldr	r1, [pc, #4]	; (8005ca8 <_cleanup_r+0x8>)
 8005ca2:	f000 b8af 	b.w	8005e04 <_fwalk_reent>
 8005ca6:	bf00      	nop
 8005ca8:	080068bd 	.word	0x080068bd

08005cac <__sfmoreglue>:
 8005cac:	2268      	movs	r2, #104	; 0x68
 8005cae:	b570      	push	{r4, r5, r6, lr}
 8005cb0:	1e4d      	subs	r5, r1, #1
 8005cb2:	4355      	muls	r5, r2
 8005cb4:	460e      	mov	r6, r1
 8005cb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005cba:	f000 f8e5 	bl	8005e88 <_malloc_r>
 8005cbe:	4604      	mov	r4, r0
 8005cc0:	b140      	cbz	r0, 8005cd4 <__sfmoreglue+0x28>
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	e9c0 1600 	strd	r1, r6, [r0]
 8005cc8:	300c      	adds	r0, #12
 8005cca:	60a0      	str	r0, [r4, #8]
 8005ccc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005cd0:	f7ff ffa2 	bl	8005c18 <memset>
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	bd70      	pop	{r4, r5, r6, pc}

08005cd8 <__sfp_lock_acquire>:
 8005cd8:	4801      	ldr	r0, [pc, #4]	; (8005ce0 <__sfp_lock_acquire+0x8>)
 8005cda:	f000 b8b3 	b.w	8005e44 <__retarget_lock_acquire_recursive>
 8005cde:	bf00      	nop
 8005ce0:	200000dd 	.word	0x200000dd

08005ce4 <__sfp_lock_release>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	; (8005cec <__sfp_lock_release+0x8>)
 8005ce6:	f000 b8ae 	b.w	8005e46 <__retarget_lock_release_recursive>
 8005cea:	bf00      	nop
 8005cec:	200000dd 	.word	0x200000dd

08005cf0 <__sinit_lock_acquire>:
 8005cf0:	4801      	ldr	r0, [pc, #4]	; (8005cf8 <__sinit_lock_acquire+0x8>)
 8005cf2:	f000 b8a7 	b.w	8005e44 <__retarget_lock_acquire_recursive>
 8005cf6:	bf00      	nop
 8005cf8:	200000de 	.word	0x200000de

08005cfc <__sinit_lock_release>:
 8005cfc:	4801      	ldr	r0, [pc, #4]	; (8005d04 <__sinit_lock_release+0x8>)
 8005cfe:	f000 b8a2 	b.w	8005e46 <__retarget_lock_release_recursive>
 8005d02:	bf00      	nop
 8005d04:	200000de 	.word	0x200000de

08005d08 <__sinit>:
 8005d08:	b510      	push	{r4, lr}
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	f7ff fff0 	bl	8005cf0 <__sinit_lock_acquire>
 8005d10:	69a3      	ldr	r3, [r4, #24]
 8005d12:	b11b      	cbz	r3, 8005d1c <__sinit+0x14>
 8005d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d18:	f7ff bff0 	b.w	8005cfc <__sinit_lock_release>
 8005d1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005d20:	6523      	str	r3, [r4, #80]	; 0x50
 8005d22:	4b13      	ldr	r3, [pc, #76]	; (8005d70 <__sinit+0x68>)
 8005d24:	4a13      	ldr	r2, [pc, #76]	; (8005d74 <__sinit+0x6c>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	62a2      	str	r2, [r4, #40]	; 0x28
 8005d2a:	42a3      	cmp	r3, r4
 8005d2c:	bf08      	it	eq
 8005d2e:	2301      	moveq	r3, #1
 8005d30:	4620      	mov	r0, r4
 8005d32:	bf08      	it	eq
 8005d34:	61a3      	streq	r3, [r4, #24]
 8005d36:	f000 f81f 	bl	8005d78 <__sfp>
 8005d3a:	6060      	str	r0, [r4, #4]
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	f000 f81b 	bl	8005d78 <__sfp>
 8005d42:	60a0      	str	r0, [r4, #8]
 8005d44:	4620      	mov	r0, r4
 8005d46:	f000 f817 	bl	8005d78 <__sfp>
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2104      	movs	r1, #4
 8005d4e:	60e0      	str	r0, [r4, #12]
 8005d50:	6860      	ldr	r0, [r4, #4]
 8005d52:	f7ff ff81 	bl	8005c58 <std>
 8005d56:	2201      	movs	r2, #1
 8005d58:	2109      	movs	r1, #9
 8005d5a:	68a0      	ldr	r0, [r4, #8]
 8005d5c:	f7ff ff7c 	bl	8005c58 <std>
 8005d60:	2202      	movs	r2, #2
 8005d62:	2112      	movs	r1, #18
 8005d64:	68e0      	ldr	r0, [r4, #12]
 8005d66:	f7ff ff77 	bl	8005c58 <std>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	61a3      	str	r3, [r4, #24]
 8005d6e:	e7d1      	b.n	8005d14 <__sinit+0xc>
 8005d70:	08006bb0 	.word	0x08006bb0
 8005d74:	08005ca1 	.word	0x08005ca1

08005d78 <__sfp>:
 8005d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7a:	4607      	mov	r7, r0
 8005d7c:	f7ff ffac 	bl	8005cd8 <__sfp_lock_acquire>
 8005d80:	4b1e      	ldr	r3, [pc, #120]	; (8005dfc <__sfp+0x84>)
 8005d82:	681e      	ldr	r6, [r3, #0]
 8005d84:	69b3      	ldr	r3, [r6, #24]
 8005d86:	b913      	cbnz	r3, 8005d8e <__sfp+0x16>
 8005d88:	4630      	mov	r0, r6
 8005d8a:	f7ff ffbd 	bl	8005d08 <__sinit>
 8005d8e:	3648      	adds	r6, #72	; 0x48
 8005d90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005d94:	3b01      	subs	r3, #1
 8005d96:	d503      	bpl.n	8005da0 <__sfp+0x28>
 8005d98:	6833      	ldr	r3, [r6, #0]
 8005d9a:	b30b      	cbz	r3, 8005de0 <__sfp+0x68>
 8005d9c:	6836      	ldr	r6, [r6, #0]
 8005d9e:	e7f7      	b.n	8005d90 <__sfp+0x18>
 8005da0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005da4:	b9d5      	cbnz	r5, 8005ddc <__sfp+0x64>
 8005da6:	4b16      	ldr	r3, [pc, #88]	; (8005e00 <__sfp+0x88>)
 8005da8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005dac:	60e3      	str	r3, [r4, #12]
 8005dae:	6665      	str	r5, [r4, #100]	; 0x64
 8005db0:	f000 f847 	bl	8005e42 <__retarget_lock_init_recursive>
 8005db4:	f7ff ff96 	bl	8005ce4 <__sfp_lock_release>
 8005db8:	2208      	movs	r2, #8
 8005dba:	4629      	mov	r1, r5
 8005dbc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005dc0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005dc4:	6025      	str	r5, [r4, #0]
 8005dc6:	61a5      	str	r5, [r4, #24]
 8005dc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005dcc:	f7ff ff24 	bl	8005c18 <memset>
 8005dd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005dd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005dd8:	4620      	mov	r0, r4
 8005dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ddc:	3468      	adds	r4, #104	; 0x68
 8005dde:	e7d9      	b.n	8005d94 <__sfp+0x1c>
 8005de0:	2104      	movs	r1, #4
 8005de2:	4638      	mov	r0, r7
 8005de4:	f7ff ff62 	bl	8005cac <__sfmoreglue>
 8005de8:	4604      	mov	r4, r0
 8005dea:	6030      	str	r0, [r6, #0]
 8005dec:	2800      	cmp	r0, #0
 8005dee:	d1d5      	bne.n	8005d9c <__sfp+0x24>
 8005df0:	f7ff ff78 	bl	8005ce4 <__sfp_lock_release>
 8005df4:	230c      	movs	r3, #12
 8005df6:	603b      	str	r3, [r7, #0]
 8005df8:	e7ee      	b.n	8005dd8 <__sfp+0x60>
 8005dfa:	bf00      	nop
 8005dfc:	08006bb0 	.word	0x08006bb0
 8005e00:	ffff0001 	.word	0xffff0001

08005e04 <_fwalk_reent>:
 8005e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e08:	4606      	mov	r6, r0
 8005e0a:	4688      	mov	r8, r1
 8005e0c:	2700      	movs	r7, #0
 8005e0e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e16:	f1b9 0901 	subs.w	r9, r9, #1
 8005e1a:	d505      	bpl.n	8005e28 <_fwalk_reent+0x24>
 8005e1c:	6824      	ldr	r4, [r4, #0]
 8005e1e:	2c00      	cmp	r4, #0
 8005e20:	d1f7      	bne.n	8005e12 <_fwalk_reent+0xe>
 8005e22:	4638      	mov	r0, r7
 8005e24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e28:	89ab      	ldrh	r3, [r5, #12]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d907      	bls.n	8005e3e <_fwalk_reent+0x3a>
 8005e2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e32:	3301      	adds	r3, #1
 8005e34:	d003      	beq.n	8005e3e <_fwalk_reent+0x3a>
 8005e36:	4629      	mov	r1, r5
 8005e38:	4630      	mov	r0, r6
 8005e3a:	47c0      	blx	r8
 8005e3c:	4307      	orrs	r7, r0
 8005e3e:	3568      	adds	r5, #104	; 0x68
 8005e40:	e7e9      	b.n	8005e16 <_fwalk_reent+0x12>

08005e42 <__retarget_lock_init_recursive>:
 8005e42:	4770      	bx	lr

08005e44 <__retarget_lock_acquire_recursive>:
 8005e44:	4770      	bx	lr

08005e46 <__retarget_lock_release_recursive>:
 8005e46:	4770      	bx	lr

08005e48 <sbrk_aligned>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	4e0e      	ldr	r6, [pc, #56]	; (8005e84 <sbrk_aligned+0x3c>)
 8005e4c:	460c      	mov	r4, r1
 8005e4e:	6831      	ldr	r1, [r6, #0]
 8005e50:	4605      	mov	r5, r0
 8005e52:	b911      	cbnz	r1, 8005e5a <sbrk_aligned+0x12>
 8005e54:	f000 fb7a 	bl	800654c <_sbrk_r>
 8005e58:	6030      	str	r0, [r6, #0]
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	f000 fb75 	bl	800654c <_sbrk_r>
 8005e62:	1c43      	adds	r3, r0, #1
 8005e64:	d00a      	beq.n	8005e7c <sbrk_aligned+0x34>
 8005e66:	1cc4      	adds	r4, r0, #3
 8005e68:	f024 0403 	bic.w	r4, r4, #3
 8005e6c:	42a0      	cmp	r0, r4
 8005e6e:	d007      	beq.n	8005e80 <sbrk_aligned+0x38>
 8005e70:	1a21      	subs	r1, r4, r0
 8005e72:	4628      	mov	r0, r5
 8005e74:	f000 fb6a 	bl	800654c <_sbrk_r>
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d101      	bne.n	8005e80 <sbrk_aligned+0x38>
 8005e7c:	f04f 34ff 	mov.w	r4, #4294967295
 8005e80:	4620      	mov	r0, r4
 8005e82:	bd70      	pop	{r4, r5, r6, pc}
 8005e84:	200000e4 	.word	0x200000e4

08005e88 <_malloc_r>:
 8005e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e8c:	1ccd      	adds	r5, r1, #3
 8005e8e:	f025 0503 	bic.w	r5, r5, #3
 8005e92:	3508      	adds	r5, #8
 8005e94:	2d0c      	cmp	r5, #12
 8005e96:	bf38      	it	cc
 8005e98:	250c      	movcc	r5, #12
 8005e9a:	2d00      	cmp	r5, #0
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	db01      	blt.n	8005ea4 <_malloc_r+0x1c>
 8005ea0:	42a9      	cmp	r1, r5
 8005ea2:	d905      	bls.n	8005eb0 <_malloc_r+0x28>
 8005ea4:	230c      	movs	r3, #12
 8005ea6:	2600      	movs	r6, #0
 8005ea8:	603b      	str	r3, [r7, #0]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eb0:	4e2e      	ldr	r6, [pc, #184]	; (8005f6c <_malloc_r+0xe4>)
 8005eb2:	f000 fdc5 	bl	8006a40 <__malloc_lock>
 8005eb6:	6833      	ldr	r3, [r6, #0]
 8005eb8:	461c      	mov	r4, r3
 8005eba:	bb34      	cbnz	r4, 8005f0a <_malloc_r+0x82>
 8005ebc:	4629      	mov	r1, r5
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	f7ff ffc2 	bl	8005e48 <sbrk_aligned>
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	d14d      	bne.n	8005f66 <_malloc_r+0xde>
 8005eca:	6834      	ldr	r4, [r6, #0]
 8005ecc:	4626      	mov	r6, r4
 8005ece:	2e00      	cmp	r6, #0
 8005ed0:	d140      	bne.n	8005f54 <_malloc_r+0xcc>
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	eb04 0803 	add.w	r8, r4, r3
 8005edc:	f000 fb36 	bl	800654c <_sbrk_r>
 8005ee0:	4580      	cmp	r8, r0
 8005ee2:	d13a      	bne.n	8005f5a <_malloc_r+0xd2>
 8005ee4:	6821      	ldr	r1, [r4, #0]
 8005ee6:	3503      	adds	r5, #3
 8005ee8:	1a6d      	subs	r5, r5, r1
 8005eea:	f025 0503 	bic.w	r5, r5, #3
 8005eee:	3508      	adds	r5, #8
 8005ef0:	2d0c      	cmp	r5, #12
 8005ef2:	bf38      	it	cc
 8005ef4:	250c      	movcc	r5, #12
 8005ef6:	4638      	mov	r0, r7
 8005ef8:	4629      	mov	r1, r5
 8005efa:	f7ff ffa5 	bl	8005e48 <sbrk_aligned>
 8005efe:	3001      	adds	r0, #1
 8005f00:	d02b      	beq.n	8005f5a <_malloc_r+0xd2>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	442b      	add	r3, r5
 8005f06:	6023      	str	r3, [r4, #0]
 8005f08:	e00e      	b.n	8005f28 <_malloc_r+0xa0>
 8005f0a:	6822      	ldr	r2, [r4, #0]
 8005f0c:	1b52      	subs	r2, r2, r5
 8005f0e:	d41e      	bmi.n	8005f4e <_malloc_r+0xc6>
 8005f10:	2a0b      	cmp	r2, #11
 8005f12:	d916      	bls.n	8005f42 <_malloc_r+0xba>
 8005f14:	1961      	adds	r1, r4, r5
 8005f16:	42a3      	cmp	r3, r4
 8005f18:	6025      	str	r5, [r4, #0]
 8005f1a:	bf18      	it	ne
 8005f1c:	6059      	strne	r1, [r3, #4]
 8005f1e:	6863      	ldr	r3, [r4, #4]
 8005f20:	bf08      	it	eq
 8005f22:	6031      	streq	r1, [r6, #0]
 8005f24:	5162      	str	r2, [r4, r5]
 8005f26:	604b      	str	r3, [r1, #4]
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f104 060b 	add.w	r6, r4, #11
 8005f2e:	f000 fd8d 	bl	8006a4c <__malloc_unlock>
 8005f32:	f026 0607 	bic.w	r6, r6, #7
 8005f36:	1d23      	adds	r3, r4, #4
 8005f38:	1af2      	subs	r2, r6, r3
 8005f3a:	d0b6      	beq.n	8005eaa <_malloc_r+0x22>
 8005f3c:	1b9b      	subs	r3, r3, r6
 8005f3e:	50a3      	str	r3, [r4, r2]
 8005f40:	e7b3      	b.n	8005eaa <_malloc_r+0x22>
 8005f42:	6862      	ldr	r2, [r4, #4]
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	bf0c      	ite	eq
 8005f48:	6032      	streq	r2, [r6, #0]
 8005f4a:	605a      	strne	r2, [r3, #4]
 8005f4c:	e7ec      	b.n	8005f28 <_malloc_r+0xa0>
 8005f4e:	4623      	mov	r3, r4
 8005f50:	6864      	ldr	r4, [r4, #4]
 8005f52:	e7b2      	b.n	8005eba <_malloc_r+0x32>
 8005f54:	4634      	mov	r4, r6
 8005f56:	6876      	ldr	r6, [r6, #4]
 8005f58:	e7b9      	b.n	8005ece <_malloc_r+0x46>
 8005f5a:	230c      	movs	r3, #12
 8005f5c:	4638      	mov	r0, r7
 8005f5e:	603b      	str	r3, [r7, #0]
 8005f60:	f000 fd74 	bl	8006a4c <__malloc_unlock>
 8005f64:	e7a1      	b.n	8005eaa <_malloc_r+0x22>
 8005f66:	6025      	str	r5, [r4, #0]
 8005f68:	e7de      	b.n	8005f28 <_malloc_r+0xa0>
 8005f6a:	bf00      	nop
 8005f6c:	200000e0 	.word	0x200000e0

08005f70 <__sfputc_r>:
 8005f70:	6893      	ldr	r3, [r2, #8]
 8005f72:	b410      	push	{r4}
 8005f74:	3b01      	subs	r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	6093      	str	r3, [r2, #8]
 8005f7a:	da07      	bge.n	8005f8c <__sfputc_r+0x1c>
 8005f7c:	6994      	ldr	r4, [r2, #24]
 8005f7e:	42a3      	cmp	r3, r4
 8005f80:	db01      	blt.n	8005f86 <__sfputc_r+0x16>
 8005f82:	290a      	cmp	r1, #10
 8005f84:	d102      	bne.n	8005f8c <__sfputc_r+0x1c>
 8005f86:	bc10      	pop	{r4}
 8005f88:	f000 bb34 	b.w	80065f4 <__swbuf_r>
 8005f8c:	6813      	ldr	r3, [r2, #0]
 8005f8e:	1c58      	adds	r0, r3, #1
 8005f90:	6010      	str	r0, [r2, #0]
 8005f92:	7019      	strb	r1, [r3, #0]
 8005f94:	4608      	mov	r0, r1
 8005f96:	bc10      	pop	{r4}
 8005f98:	4770      	bx	lr

08005f9a <__sfputs_r>:
 8005f9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f9c:	4606      	mov	r6, r0
 8005f9e:	460f      	mov	r7, r1
 8005fa0:	4614      	mov	r4, r2
 8005fa2:	18d5      	adds	r5, r2, r3
 8005fa4:	42ac      	cmp	r4, r5
 8005fa6:	d101      	bne.n	8005fac <__sfputs_r+0x12>
 8005fa8:	2000      	movs	r0, #0
 8005faa:	e007      	b.n	8005fbc <__sfputs_r+0x22>
 8005fac:	463a      	mov	r2, r7
 8005fae:	4630      	mov	r0, r6
 8005fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fb4:	f7ff ffdc 	bl	8005f70 <__sfputc_r>
 8005fb8:	1c43      	adds	r3, r0, #1
 8005fba:	d1f3      	bne.n	8005fa4 <__sfputs_r+0xa>
 8005fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fc0 <_vfiprintf_r>:
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	460d      	mov	r5, r1
 8005fc6:	4614      	mov	r4, r2
 8005fc8:	4698      	mov	r8, r3
 8005fca:	4606      	mov	r6, r0
 8005fcc:	b09d      	sub	sp, #116	; 0x74
 8005fce:	b118      	cbz	r0, 8005fd8 <_vfiprintf_r+0x18>
 8005fd0:	6983      	ldr	r3, [r0, #24]
 8005fd2:	b90b      	cbnz	r3, 8005fd8 <_vfiprintf_r+0x18>
 8005fd4:	f7ff fe98 	bl	8005d08 <__sinit>
 8005fd8:	4b89      	ldr	r3, [pc, #548]	; (8006200 <_vfiprintf_r+0x240>)
 8005fda:	429d      	cmp	r5, r3
 8005fdc:	d11b      	bne.n	8006016 <_vfiprintf_r+0x56>
 8005fde:	6875      	ldr	r5, [r6, #4]
 8005fe0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fe2:	07d9      	lsls	r1, r3, #31
 8005fe4:	d405      	bmi.n	8005ff2 <_vfiprintf_r+0x32>
 8005fe6:	89ab      	ldrh	r3, [r5, #12]
 8005fe8:	059a      	lsls	r2, r3, #22
 8005fea:	d402      	bmi.n	8005ff2 <_vfiprintf_r+0x32>
 8005fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fee:	f7ff ff29 	bl	8005e44 <__retarget_lock_acquire_recursive>
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	071b      	lsls	r3, r3, #28
 8005ff6:	d501      	bpl.n	8005ffc <_vfiprintf_r+0x3c>
 8005ff8:	692b      	ldr	r3, [r5, #16]
 8005ffa:	b9eb      	cbnz	r3, 8006038 <_vfiprintf_r+0x78>
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4630      	mov	r0, r6
 8006000:	f000 fb5c 	bl	80066bc <__swsetup_r>
 8006004:	b1c0      	cbz	r0, 8006038 <_vfiprintf_r+0x78>
 8006006:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006008:	07dc      	lsls	r4, r3, #31
 800600a:	d50e      	bpl.n	800602a <_vfiprintf_r+0x6a>
 800600c:	f04f 30ff 	mov.w	r0, #4294967295
 8006010:	b01d      	add	sp, #116	; 0x74
 8006012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006016:	4b7b      	ldr	r3, [pc, #492]	; (8006204 <_vfiprintf_r+0x244>)
 8006018:	429d      	cmp	r5, r3
 800601a:	d101      	bne.n	8006020 <_vfiprintf_r+0x60>
 800601c:	68b5      	ldr	r5, [r6, #8]
 800601e:	e7df      	b.n	8005fe0 <_vfiprintf_r+0x20>
 8006020:	4b79      	ldr	r3, [pc, #484]	; (8006208 <_vfiprintf_r+0x248>)
 8006022:	429d      	cmp	r5, r3
 8006024:	bf08      	it	eq
 8006026:	68f5      	ldreq	r5, [r6, #12]
 8006028:	e7da      	b.n	8005fe0 <_vfiprintf_r+0x20>
 800602a:	89ab      	ldrh	r3, [r5, #12]
 800602c:	0598      	lsls	r0, r3, #22
 800602e:	d4ed      	bmi.n	800600c <_vfiprintf_r+0x4c>
 8006030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006032:	f7ff ff08 	bl	8005e46 <__retarget_lock_release_recursive>
 8006036:	e7e9      	b.n	800600c <_vfiprintf_r+0x4c>
 8006038:	2300      	movs	r3, #0
 800603a:	9309      	str	r3, [sp, #36]	; 0x24
 800603c:	2320      	movs	r3, #32
 800603e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006042:	2330      	movs	r3, #48	; 0x30
 8006044:	f04f 0901 	mov.w	r9, #1
 8006048:	f8cd 800c 	str.w	r8, [sp, #12]
 800604c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800620c <_vfiprintf_r+0x24c>
 8006050:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006054:	4623      	mov	r3, r4
 8006056:	469a      	mov	sl, r3
 8006058:	f813 2b01 	ldrb.w	r2, [r3], #1
 800605c:	b10a      	cbz	r2, 8006062 <_vfiprintf_r+0xa2>
 800605e:	2a25      	cmp	r2, #37	; 0x25
 8006060:	d1f9      	bne.n	8006056 <_vfiprintf_r+0x96>
 8006062:	ebba 0b04 	subs.w	fp, sl, r4
 8006066:	d00b      	beq.n	8006080 <_vfiprintf_r+0xc0>
 8006068:	465b      	mov	r3, fp
 800606a:	4622      	mov	r2, r4
 800606c:	4629      	mov	r1, r5
 800606e:	4630      	mov	r0, r6
 8006070:	f7ff ff93 	bl	8005f9a <__sfputs_r>
 8006074:	3001      	adds	r0, #1
 8006076:	f000 80aa 	beq.w	80061ce <_vfiprintf_r+0x20e>
 800607a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800607c:	445a      	add	r2, fp
 800607e:	9209      	str	r2, [sp, #36]	; 0x24
 8006080:	f89a 3000 	ldrb.w	r3, [sl]
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 80a2 	beq.w	80061ce <_vfiprintf_r+0x20e>
 800608a:	2300      	movs	r3, #0
 800608c:	f04f 32ff 	mov.w	r2, #4294967295
 8006090:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006094:	f10a 0a01 	add.w	sl, sl, #1
 8006098:	9304      	str	r3, [sp, #16]
 800609a:	9307      	str	r3, [sp, #28]
 800609c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060a0:	931a      	str	r3, [sp, #104]	; 0x68
 80060a2:	4654      	mov	r4, sl
 80060a4:	2205      	movs	r2, #5
 80060a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060aa:	4858      	ldr	r0, [pc, #352]	; (800620c <_vfiprintf_r+0x24c>)
 80060ac:	f000 fcba 	bl	8006a24 <memchr>
 80060b0:	9a04      	ldr	r2, [sp, #16]
 80060b2:	b9d8      	cbnz	r0, 80060ec <_vfiprintf_r+0x12c>
 80060b4:	06d1      	lsls	r1, r2, #27
 80060b6:	bf44      	itt	mi
 80060b8:	2320      	movmi	r3, #32
 80060ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060be:	0713      	lsls	r3, r2, #28
 80060c0:	bf44      	itt	mi
 80060c2:	232b      	movmi	r3, #43	; 0x2b
 80060c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060c8:	f89a 3000 	ldrb.w	r3, [sl]
 80060cc:	2b2a      	cmp	r3, #42	; 0x2a
 80060ce:	d015      	beq.n	80060fc <_vfiprintf_r+0x13c>
 80060d0:	4654      	mov	r4, sl
 80060d2:	2000      	movs	r0, #0
 80060d4:	f04f 0c0a 	mov.w	ip, #10
 80060d8:	9a07      	ldr	r2, [sp, #28]
 80060da:	4621      	mov	r1, r4
 80060dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060e0:	3b30      	subs	r3, #48	; 0x30
 80060e2:	2b09      	cmp	r3, #9
 80060e4:	d94e      	bls.n	8006184 <_vfiprintf_r+0x1c4>
 80060e6:	b1b0      	cbz	r0, 8006116 <_vfiprintf_r+0x156>
 80060e8:	9207      	str	r2, [sp, #28]
 80060ea:	e014      	b.n	8006116 <_vfiprintf_r+0x156>
 80060ec:	eba0 0308 	sub.w	r3, r0, r8
 80060f0:	fa09 f303 	lsl.w	r3, r9, r3
 80060f4:	4313      	orrs	r3, r2
 80060f6:	46a2      	mov	sl, r4
 80060f8:	9304      	str	r3, [sp, #16]
 80060fa:	e7d2      	b.n	80060a2 <_vfiprintf_r+0xe2>
 80060fc:	9b03      	ldr	r3, [sp, #12]
 80060fe:	1d19      	adds	r1, r3, #4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	9103      	str	r1, [sp, #12]
 8006104:	2b00      	cmp	r3, #0
 8006106:	bfbb      	ittet	lt
 8006108:	425b      	neglt	r3, r3
 800610a:	f042 0202 	orrlt.w	r2, r2, #2
 800610e:	9307      	strge	r3, [sp, #28]
 8006110:	9307      	strlt	r3, [sp, #28]
 8006112:	bfb8      	it	lt
 8006114:	9204      	strlt	r2, [sp, #16]
 8006116:	7823      	ldrb	r3, [r4, #0]
 8006118:	2b2e      	cmp	r3, #46	; 0x2e
 800611a:	d10c      	bne.n	8006136 <_vfiprintf_r+0x176>
 800611c:	7863      	ldrb	r3, [r4, #1]
 800611e:	2b2a      	cmp	r3, #42	; 0x2a
 8006120:	d135      	bne.n	800618e <_vfiprintf_r+0x1ce>
 8006122:	9b03      	ldr	r3, [sp, #12]
 8006124:	3402      	adds	r4, #2
 8006126:	1d1a      	adds	r2, r3, #4
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	9203      	str	r2, [sp, #12]
 800612c:	2b00      	cmp	r3, #0
 800612e:	bfb8      	it	lt
 8006130:	f04f 33ff 	movlt.w	r3, #4294967295
 8006134:	9305      	str	r3, [sp, #20]
 8006136:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006210 <_vfiprintf_r+0x250>
 800613a:	2203      	movs	r2, #3
 800613c:	4650      	mov	r0, sl
 800613e:	7821      	ldrb	r1, [r4, #0]
 8006140:	f000 fc70 	bl	8006a24 <memchr>
 8006144:	b140      	cbz	r0, 8006158 <_vfiprintf_r+0x198>
 8006146:	2340      	movs	r3, #64	; 0x40
 8006148:	eba0 000a 	sub.w	r0, r0, sl
 800614c:	fa03 f000 	lsl.w	r0, r3, r0
 8006150:	9b04      	ldr	r3, [sp, #16]
 8006152:	3401      	adds	r4, #1
 8006154:	4303      	orrs	r3, r0
 8006156:	9304      	str	r3, [sp, #16]
 8006158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800615c:	2206      	movs	r2, #6
 800615e:	482d      	ldr	r0, [pc, #180]	; (8006214 <_vfiprintf_r+0x254>)
 8006160:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006164:	f000 fc5e 	bl	8006a24 <memchr>
 8006168:	2800      	cmp	r0, #0
 800616a:	d03f      	beq.n	80061ec <_vfiprintf_r+0x22c>
 800616c:	4b2a      	ldr	r3, [pc, #168]	; (8006218 <_vfiprintf_r+0x258>)
 800616e:	bb1b      	cbnz	r3, 80061b8 <_vfiprintf_r+0x1f8>
 8006170:	9b03      	ldr	r3, [sp, #12]
 8006172:	3307      	adds	r3, #7
 8006174:	f023 0307 	bic.w	r3, r3, #7
 8006178:	3308      	adds	r3, #8
 800617a:	9303      	str	r3, [sp, #12]
 800617c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800617e:	443b      	add	r3, r7
 8006180:	9309      	str	r3, [sp, #36]	; 0x24
 8006182:	e767      	b.n	8006054 <_vfiprintf_r+0x94>
 8006184:	460c      	mov	r4, r1
 8006186:	2001      	movs	r0, #1
 8006188:	fb0c 3202 	mla	r2, ip, r2, r3
 800618c:	e7a5      	b.n	80060da <_vfiprintf_r+0x11a>
 800618e:	2300      	movs	r3, #0
 8006190:	f04f 0c0a 	mov.w	ip, #10
 8006194:	4619      	mov	r1, r3
 8006196:	3401      	adds	r4, #1
 8006198:	9305      	str	r3, [sp, #20]
 800619a:	4620      	mov	r0, r4
 800619c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061a0:	3a30      	subs	r2, #48	; 0x30
 80061a2:	2a09      	cmp	r2, #9
 80061a4:	d903      	bls.n	80061ae <_vfiprintf_r+0x1ee>
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0c5      	beq.n	8006136 <_vfiprintf_r+0x176>
 80061aa:	9105      	str	r1, [sp, #20]
 80061ac:	e7c3      	b.n	8006136 <_vfiprintf_r+0x176>
 80061ae:	4604      	mov	r4, r0
 80061b0:	2301      	movs	r3, #1
 80061b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80061b6:	e7f0      	b.n	800619a <_vfiprintf_r+0x1da>
 80061b8:	ab03      	add	r3, sp, #12
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	462a      	mov	r2, r5
 80061be:	4630      	mov	r0, r6
 80061c0:	4b16      	ldr	r3, [pc, #88]	; (800621c <_vfiprintf_r+0x25c>)
 80061c2:	a904      	add	r1, sp, #16
 80061c4:	f3af 8000 	nop.w
 80061c8:	4607      	mov	r7, r0
 80061ca:	1c78      	adds	r0, r7, #1
 80061cc:	d1d6      	bne.n	800617c <_vfiprintf_r+0x1bc>
 80061ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061d0:	07d9      	lsls	r1, r3, #31
 80061d2:	d405      	bmi.n	80061e0 <_vfiprintf_r+0x220>
 80061d4:	89ab      	ldrh	r3, [r5, #12]
 80061d6:	059a      	lsls	r2, r3, #22
 80061d8:	d402      	bmi.n	80061e0 <_vfiprintf_r+0x220>
 80061da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061dc:	f7ff fe33 	bl	8005e46 <__retarget_lock_release_recursive>
 80061e0:	89ab      	ldrh	r3, [r5, #12]
 80061e2:	065b      	lsls	r3, r3, #25
 80061e4:	f53f af12 	bmi.w	800600c <_vfiprintf_r+0x4c>
 80061e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061ea:	e711      	b.n	8006010 <_vfiprintf_r+0x50>
 80061ec:	ab03      	add	r3, sp, #12
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	462a      	mov	r2, r5
 80061f2:	4630      	mov	r0, r6
 80061f4:	4b09      	ldr	r3, [pc, #36]	; (800621c <_vfiprintf_r+0x25c>)
 80061f6:	a904      	add	r1, sp, #16
 80061f8:	f000 f882 	bl	8006300 <_printf_i>
 80061fc:	e7e4      	b.n	80061c8 <_vfiprintf_r+0x208>
 80061fe:	bf00      	nop
 8006200:	08006bd4 	.word	0x08006bd4
 8006204:	08006bf4 	.word	0x08006bf4
 8006208:	08006bb4 	.word	0x08006bb4
 800620c:	08006c14 	.word	0x08006c14
 8006210:	08006c1a 	.word	0x08006c1a
 8006214:	08006c1e 	.word	0x08006c1e
 8006218:	00000000 	.word	0x00000000
 800621c:	08005f9b 	.word	0x08005f9b

08006220 <_printf_common>:
 8006220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006224:	4616      	mov	r6, r2
 8006226:	4699      	mov	r9, r3
 8006228:	688a      	ldr	r2, [r1, #8]
 800622a:	690b      	ldr	r3, [r1, #16]
 800622c:	4607      	mov	r7, r0
 800622e:	4293      	cmp	r3, r2
 8006230:	bfb8      	it	lt
 8006232:	4613      	movlt	r3, r2
 8006234:	6033      	str	r3, [r6, #0]
 8006236:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800623a:	460c      	mov	r4, r1
 800623c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006240:	b10a      	cbz	r2, 8006246 <_printf_common+0x26>
 8006242:	3301      	adds	r3, #1
 8006244:	6033      	str	r3, [r6, #0]
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	0699      	lsls	r1, r3, #26
 800624a:	bf42      	ittt	mi
 800624c:	6833      	ldrmi	r3, [r6, #0]
 800624e:	3302      	addmi	r3, #2
 8006250:	6033      	strmi	r3, [r6, #0]
 8006252:	6825      	ldr	r5, [r4, #0]
 8006254:	f015 0506 	ands.w	r5, r5, #6
 8006258:	d106      	bne.n	8006268 <_printf_common+0x48>
 800625a:	f104 0a19 	add.w	sl, r4, #25
 800625e:	68e3      	ldr	r3, [r4, #12]
 8006260:	6832      	ldr	r2, [r6, #0]
 8006262:	1a9b      	subs	r3, r3, r2
 8006264:	42ab      	cmp	r3, r5
 8006266:	dc28      	bgt.n	80062ba <_printf_common+0x9a>
 8006268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800626c:	1e13      	subs	r3, r2, #0
 800626e:	6822      	ldr	r2, [r4, #0]
 8006270:	bf18      	it	ne
 8006272:	2301      	movne	r3, #1
 8006274:	0692      	lsls	r2, r2, #26
 8006276:	d42d      	bmi.n	80062d4 <_printf_common+0xb4>
 8006278:	4649      	mov	r1, r9
 800627a:	4638      	mov	r0, r7
 800627c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006280:	47c0      	blx	r8
 8006282:	3001      	adds	r0, #1
 8006284:	d020      	beq.n	80062c8 <_printf_common+0xa8>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	68e5      	ldr	r5, [r4, #12]
 800628a:	f003 0306 	and.w	r3, r3, #6
 800628e:	2b04      	cmp	r3, #4
 8006290:	bf18      	it	ne
 8006292:	2500      	movne	r5, #0
 8006294:	6832      	ldr	r2, [r6, #0]
 8006296:	f04f 0600 	mov.w	r6, #0
 800629a:	68a3      	ldr	r3, [r4, #8]
 800629c:	bf08      	it	eq
 800629e:	1aad      	subeq	r5, r5, r2
 80062a0:	6922      	ldr	r2, [r4, #16]
 80062a2:	bf08      	it	eq
 80062a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a8:	4293      	cmp	r3, r2
 80062aa:	bfc4      	itt	gt
 80062ac:	1a9b      	subgt	r3, r3, r2
 80062ae:	18ed      	addgt	r5, r5, r3
 80062b0:	341a      	adds	r4, #26
 80062b2:	42b5      	cmp	r5, r6
 80062b4:	d11a      	bne.n	80062ec <_printf_common+0xcc>
 80062b6:	2000      	movs	r0, #0
 80062b8:	e008      	b.n	80062cc <_printf_common+0xac>
 80062ba:	2301      	movs	r3, #1
 80062bc:	4652      	mov	r2, sl
 80062be:	4649      	mov	r1, r9
 80062c0:	4638      	mov	r0, r7
 80062c2:	47c0      	blx	r8
 80062c4:	3001      	adds	r0, #1
 80062c6:	d103      	bne.n	80062d0 <_printf_common+0xb0>
 80062c8:	f04f 30ff 	mov.w	r0, #4294967295
 80062cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d0:	3501      	adds	r5, #1
 80062d2:	e7c4      	b.n	800625e <_printf_common+0x3e>
 80062d4:	2030      	movs	r0, #48	; 0x30
 80062d6:	18e1      	adds	r1, r4, r3
 80062d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062dc:	1c5a      	adds	r2, r3, #1
 80062de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062e2:	4422      	add	r2, r4
 80062e4:	3302      	adds	r3, #2
 80062e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062ea:	e7c5      	b.n	8006278 <_printf_common+0x58>
 80062ec:	2301      	movs	r3, #1
 80062ee:	4622      	mov	r2, r4
 80062f0:	4649      	mov	r1, r9
 80062f2:	4638      	mov	r0, r7
 80062f4:	47c0      	blx	r8
 80062f6:	3001      	adds	r0, #1
 80062f8:	d0e6      	beq.n	80062c8 <_printf_common+0xa8>
 80062fa:	3601      	adds	r6, #1
 80062fc:	e7d9      	b.n	80062b2 <_printf_common+0x92>
	...

08006300 <_printf_i>:
 8006300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006304:	7e0f      	ldrb	r7, [r1, #24]
 8006306:	4691      	mov	r9, r2
 8006308:	2f78      	cmp	r7, #120	; 0x78
 800630a:	4680      	mov	r8, r0
 800630c:	460c      	mov	r4, r1
 800630e:	469a      	mov	sl, r3
 8006310:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006312:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006316:	d807      	bhi.n	8006328 <_printf_i+0x28>
 8006318:	2f62      	cmp	r7, #98	; 0x62
 800631a:	d80a      	bhi.n	8006332 <_printf_i+0x32>
 800631c:	2f00      	cmp	r7, #0
 800631e:	f000 80d9 	beq.w	80064d4 <_printf_i+0x1d4>
 8006322:	2f58      	cmp	r7, #88	; 0x58
 8006324:	f000 80a4 	beq.w	8006470 <_printf_i+0x170>
 8006328:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800632c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006330:	e03a      	b.n	80063a8 <_printf_i+0xa8>
 8006332:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006336:	2b15      	cmp	r3, #21
 8006338:	d8f6      	bhi.n	8006328 <_printf_i+0x28>
 800633a:	a101      	add	r1, pc, #4	; (adr r1, 8006340 <_printf_i+0x40>)
 800633c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006340:	08006399 	.word	0x08006399
 8006344:	080063ad 	.word	0x080063ad
 8006348:	08006329 	.word	0x08006329
 800634c:	08006329 	.word	0x08006329
 8006350:	08006329 	.word	0x08006329
 8006354:	08006329 	.word	0x08006329
 8006358:	080063ad 	.word	0x080063ad
 800635c:	08006329 	.word	0x08006329
 8006360:	08006329 	.word	0x08006329
 8006364:	08006329 	.word	0x08006329
 8006368:	08006329 	.word	0x08006329
 800636c:	080064bb 	.word	0x080064bb
 8006370:	080063dd 	.word	0x080063dd
 8006374:	0800649d 	.word	0x0800649d
 8006378:	08006329 	.word	0x08006329
 800637c:	08006329 	.word	0x08006329
 8006380:	080064dd 	.word	0x080064dd
 8006384:	08006329 	.word	0x08006329
 8006388:	080063dd 	.word	0x080063dd
 800638c:	08006329 	.word	0x08006329
 8006390:	08006329 	.word	0x08006329
 8006394:	080064a5 	.word	0x080064a5
 8006398:	682b      	ldr	r3, [r5, #0]
 800639a:	1d1a      	adds	r2, r3, #4
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	602a      	str	r2, [r5, #0]
 80063a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0a4      	b.n	80064f6 <_printf_i+0x1f6>
 80063ac:	6820      	ldr	r0, [r4, #0]
 80063ae:	6829      	ldr	r1, [r5, #0]
 80063b0:	0606      	lsls	r6, r0, #24
 80063b2:	f101 0304 	add.w	r3, r1, #4
 80063b6:	d50a      	bpl.n	80063ce <_printf_i+0xce>
 80063b8:	680e      	ldr	r6, [r1, #0]
 80063ba:	602b      	str	r3, [r5, #0]
 80063bc:	2e00      	cmp	r6, #0
 80063be:	da03      	bge.n	80063c8 <_printf_i+0xc8>
 80063c0:	232d      	movs	r3, #45	; 0x2d
 80063c2:	4276      	negs	r6, r6
 80063c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063c8:	230a      	movs	r3, #10
 80063ca:	485e      	ldr	r0, [pc, #376]	; (8006544 <_printf_i+0x244>)
 80063cc:	e019      	b.n	8006402 <_printf_i+0x102>
 80063ce:	680e      	ldr	r6, [r1, #0]
 80063d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063d4:	602b      	str	r3, [r5, #0]
 80063d6:	bf18      	it	ne
 80063d8:	b236      	sxthne	r6, r6
 80063da:	e7ef      	b.n	80063bc <_printf_i+0xbc>
 80063dc:	682b      	ldr	r3, [r5, #0]
 80063de:	6820      	ldr	r0, [r4, #0]
 80063e0:	1d19      	adds	r1, r3, #4
 80063e2:	6029      	str	r1, [r5, #0]
 80063e4:	0601      	lsls	r1, r0, #24
 80063e6:	d501      	bpl.n	80063ec <_printf_i+0xec>
 80063e8:	681e      	ldr	r6, [r3, #0]
 80063ea:	e002      	b.n	80063f2 <_printf_i+0xf2>
 80063ec:	0646      	lsls	r6, r0, #25
 80063ee:	d5fb      	bpl.n	80063e8 <_printf_i+0xe8>
 80063f0:	881e      	ldrh	r6, [r3, #0]
 80063f2:	2f6f      	cmp	r7, #111	; 0x6f
 80063f4:	bf0c      	ite	eq
 80063f6:	2308      	moveq	r3, #8
 80063f8:	230a      	movne	r3, #10
 80063fa:	4852      	ldr	r0, [pc, #328]	; (8006544 <_printf_i+0x244>)
 80063fc:	2100      	movs	r1, #0
 80063fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006402:	6865      	ldr	r5, [r4, #4]
 8006404:	2d00      	cmp	r5, #0
 8006406:	bfa8      	it	ge
 8006408:	6821      	ldrge	r1, [r4, #0]
 800640a:	60a5      	str	r5, [r4, #8]
 800640c:	bfa4      	itt	ge
 800640e:	f021 0104 	bicge.w	r1, r1, #4
 8006412:	6021      	strge	r1, [r4, #0]
 8006414:	b90e      	cbnz	r6, 800641a <_printf_i+0x11a>
 8006416:	2d00      	cmp	r5, #0
 8006418:	d04d      	beq.n	80064b6 <_printf_i+0x1b6>
 800641a:	4615      	mov	r5, r2
 800641c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006420:	fb03 6711 	mls	r7, r3, r1, r6
 8006424:	5dc7      	ldrb	r7, [r0, r7]
 8006426:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800642a:	4637      	mov	r7, r6
 800642c:	42bb      	cmp	r3, r7
 800642e:	460e      	mov	r6, r1
 8006430:	d9f4      	bls.n	800641c <_printf_i+0x11c>
 8006432:	2b08      	cmp	r3, #8
 8006434:	d10b      	bne.n	800644e <_printf_i+0x14e>
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	07de      	lsls	r6, r3, #31
 800643a:	d508      	bpl.n	800644e <_printf_i+0x14e>
 800643c:	6923      	ldr	r3, [r4, #16]
 800643e:	6861      	ldr	r1, [r4, #4]
 8006440:	4299      	cmp	r1, r3
 8006442:	bfde      	ittt	le
 8006444:	2330      	movle	r3, #48	; 0x30
 8006446:	f805 3c01 	strble.w	r3, [r5, #-1]
 800644a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800644e:	1b52      	subs	r2, r2, r5
 8006450:	6122      	str	r2, [r4, #16]
 8006452:	464b      	mov	r3, r9
 8006454:	4621      	mov	r1, r4
 8006456:	4640      	mov	r0, r8
 8006458:	f8cd a000 	str.w	sl, [sp]
 800645c:	aa03      	add	r2, sp, #12
 800645e:	f7ff fedf 	bl	8006220 <_printf_common>
 8006462:	3001      	adds	r0, #1
 8006464:	d14c      	bne.n	8006500 <_printf_i+0x200>
 8006466:	f04f 30ff 	mov.w	r0, #4294967295
 800646a:	b004      	add	sp, #16
 800646c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006470:	4834      	ldr	r0, [pc, #208]	; (8006544 <_printf_i+0x244>)
 8006472:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006476:	6829      	ldr	r1, [r5, #0]
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	f851 6b04 	ldr.w	r6, [r1], #4
 800647e:	6029      	str	r1, [r5, #0]
 8006480:	061d      	lsls	r5, r3, #24
 8006482:	d514      	bpl.n	80064ae <_printf_i+0x1ae>
 8006484:	07df      	lsls	r7, r3, #31
 8006486:	bf44      	itt	mi
 8006488:	f043 0320 	orrmi.w	r3, r3, #32
 800648c:	6023      	strmi	r3, [r4, #0]
 800648e:	b91e      	cbnz	r6, 8006498 <_printf_i+0x198>
 8006490:	6823      	ldr	r3, [r4, #0]
 8006492:	f023 0320 	bic.w	r3, r3, #32
 8006496:	6023      	str	r3, [r4, #0]
 8006498:	2310      	movs	r3, #16
 800649a:	e7af      	b.n	80063fc <_printf_i+0xfc>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	f043 0320 	orr.w	r3, r3, #32
 80064a2:	6023      	str	r3, [r4, #0]
 80064a4:	2378      	movs	r3, #120	; 0x78
 80064a6:	4828      	ldr	r0, [pc, #160]	; (8006548 <_printf_i+0x248>)
 80064a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064ac:	e7e3      	b.n	8006476 <_printf_i+0x176>
 80064ae:	0659      	lsls	r1, r3, #25
 80064b0:	bf48      	it	mi
 80064b2:	b2b6      	uxthmi	r6, r6
 80064b4:	e7e6      	b.n	8006484 <_printf_i+0x184>
 80064b6:	4615      	mov	r5, r2
 80064b8:	e7bb      	b.n	8006432 <_printf_i+0x132>
 80064ba:	682b      	ldr	r3, [r5, #0]
 80064bc:	6826      	ldr	r6, [r4, #0]
 80064be:	1d18      	adds	r0, r3, #4
 80064c0:	6961      	ldr	r1, [r4, #20]
 80064c2:	6028      	str	r0, [r5, #0]
 80064c4:	0635      	lsls	r5, r6, #24
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	d501      	bpl.n	80064ce <_printf_i+0x1ce>
 80064ca:	6019      	str	r1, [r3, #0]
 80064cc:	e002      	b.n	80064d4 <_printf_i+0x1d4>
 80064ce:	0670      	lsls	r0, r6, #25
 80064d0:	d5fb      	bpl.n	80064ca <_printf_i+0x1ca>
 80064d2:	8019      	strh	r1, [r3, #0]
 80064d4:	2300      	movs	r3, #0
 80064d6:	4615      	mov	r5, r2
 80064d8:	6123      	str	r3, [r4, #16]
 80064da:	e7ba      	b.n	8006452 <_printf_i+0x152>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	2100      	movs	r1, #0
 80064e0:	1d1a      	adds	r2, r3, #4
 80064e2:	602a      	str	r2, [r5, #0]
 80064e4:	681d      	ldr	r5, [r3, #0]
 80064e6:	6862      	ldr	r2, [r4, #4]
 80064e8:	4628      	mov	r0, r5
 80064ea:	f000 fa9b 	bl	8006a24 <memchr>
 80064ee:	b108      	cbz	r0, 80064f4 <_printf_i+0x1f4>
 80064f0:	1b40      	subs	r0, r0, r5
 80064f2:	6060      	str	r0, [r4, #4]
 80064f4:	6863      	ldr	r3, [r4, #4]
 80064f6:	6123      	str	r3, [r4, #16]
 80064f8:	2300      	movs	r3, #0
 80064fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064fe:	e7a8      	b.n	8006452 <_printf_i+0x152>
 8006500:	462a      	mov	r2, r5
 8006502:	4649      	mov	r1, r9
 8006504:	4640      	mov	r0, r8
 8006506:	6923      	ldr	r3, [r4, #16]
 8006508:	47d0      	blx	sl
 800650a:	3001      	adds	r0, #1
 800650c:	d0ab      	beq.n	8006466 <_printf_i+0x166>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	079b      	lsls	r3, r3, #30
 8006512:	d413      	bmi.n	800653c <_printf_i+0x23c>
 8006514:	68e0      	ldr	r0, [r4, #12]
 8006516:	9b03      	ldr	r3, [sp, #12]
 8006518:	4298      	cmp	r0, r3
 800651a:	bfb8      	it	lt
 800651c:	4618      	movlt	r0, r3
 800651e:	e7a4      	b.n	800646a <_printf_i+0x16a>
 8006520:	2301      	movs	r3, #1
 8006522:	4632      	mov	r2, r6
 8006524:	4649      	mov	r1, r9
 8006526:	4640      	mov	r0, r8
 8006528:	47d0      	blx	sl
 800652a:	3001      	adds	r0, #1
 800652c:	d09b      	beq.n	8006466 <_printf_i+0x166>
 800652e:	3501      	adds	r5, #1
 8006530:	68e3      	ldr	r3, [r4, #12]
 8006532:	9903      	ldr	r1, [sp, #12]
 8006534:	1a5b      	subs	r3, r3, r1
 8006536:	42ab      	cmp	r3, r5
 8006538:	dcf2      	bgt.n	8006520 <_printf_i+0x220>
 800653a:	e7eb      	b.n	8006514 <_printf_i+0x214>
 800653c:	2500      	movs	r5, #0
 800653e:	f104 0619 	add.w	r6, r4, #25
 8006542:	e7f5      	b.n	8006530 <_printf_i+0x230>
 8006544:	08006c25 	.word	0x08006c25
 8006548:	08006c36 	.word	0x08006c36

0800654c <_sbrk_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	2300      	movs	r3, #0
 8006550:	4d05      	ldr	r5, [pc, #20]	; (8006568 <_sbrk_r+0x1c>)
 8006552:	4604      	mov	r4, r0
 8006554:	4608      	mov	r0, r1
 8006556:	602b      	str	r3, [r5, #0]
 8006558:	f7fe f9d8 	bl	800490c <_sbrk>
 800655c:	1c43      	adds	r3, r0, #1
 800655e:	d102      	bne.n	8006566 <_sbrk_r+0x1a>
 8006560:	682b      	ldr	r3, [r5, #0]
 8006562:	b103      	cbz	r3, 8006566 <_sbrk_r+0x1a>
 8006564:	6023      	str	r3, [r4, #0]
 8006566:	bd38      	pop	{r3, r4, r5, pc}
 8006568:	200000e8 	.word	0x200000e8

0800656c <__sread>:
 800656c:	b510      	push	{r4, lr}
 800656e:	460c      	mov	r4, r1
 8006570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006574:	f000 fab8 	bl	8006ae8 <_read_r>
 8006578:	2800      	cmp	r0, #0
 800657a:	bfab      	itete	ge
 800657c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800657e:	89a3      	ldrhlt	r3, [r4, #12]
 8006580:	181b      	addge	r3, r3, r0
 8006582:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006586:	bfac      	ite	ge
 8006588:	6563      	strge	r3, [r4, #84]	; 0x54
 800658a:	81a3      	strhlt	r3, [r4, #12]
 800658c:	bd10      	pop	{r4, pc}

0800658e <__swrite>:
 800658e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006592:	461f      	mov	r7, r3
 8006594:	898b      	ldrh	r3, [r1, #12]
 8006596:	4605      	mov	r5, r0
 8006598:	05db      	lsls	r3, r3, #23
 800659a:	460c      	mov	r4, r1
 800659c:	4616      	mov	r6, r2
 800659e:	d505      	bpl.n	80065ac <__swrite+0x1e>
 80065a0:	2302      	movs	r3, #2
 80065a2:	2200      	movs	r2, #0
 80065a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065a8:	f000 f9c4 	bl	8006934 <_lseek_r>
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	4632      	mov	r2, r6
 80065b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065b4:	81a3      	strh	r3, [r4, #12]
 80065b6:	4628      	mov	r0, r5
 80065b8:	463b      	mov	r3, r7
 80065ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065c2:	f000 b869 	b.w	8006698 <_write_r>

080065c6 <__sseek>:
 80065c6:	b510      	push	{r4, lr}
 80065c8:	460c      	mov	r4, r1
 80065ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ce:	f000 f9b1 	bl	8006934 <_lseek_r>
 80065d2:	1c43      	adds	r3, r0, #1
 80065d4:	89a3      	ldrh	r3, [r4, #12]
 80065d6:	bf15      	itete	ne
 80065d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80065da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065e2:	81a3      	strheq	r3, [r4, #12]
 80065e4:	bf18      	it	ne
 80065e6:	81a3      	strhne	r3, [r4, #12]
 80065e8:	bd10      	pop	{r4, pc}

080065ea <__sclose>:
 80065ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ee:	f000 b8d3 	b.w	8006798 <_close_r>
	...

080065f4 <__swbuf_r>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	460e      	mov	r6, r1
 80065f8:	4614      	mov	r4, r2
 80065fa:	4605      	mov	r5, r0
 80065fc:	b118      	cbz	r0, 8006606 <__swbuf_r+0x12>
 80065fe:	6983      	ldr	r3, [r0, #24]
 8006600:	b90b      	cbnz	r3, 8006606 <__swbuf_r+0x12>
 8006602:	f7ff fb81 	bl	8005d08 <__sinit>
 8006606:	4b21      	ldr	r3, [pc, #132]	; (800668c <__swbuf_r+0x98>)
 8006608:	429c      	cmp	r4, r3
 800660a:	d12b      	bne.n	8006664 <__swbuf_r+0x70>
 800660c:	686c      	ldr	r4, [r5, #4]
 800660e:	69a3      	ldr	r3, [r4, #24]
 8006610:	60a3      	str	r3, [r4, #8]
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	071a      	lsls	r2, r3, #28
 8006616:	d52f      	bpl.n	8006678 <__swbuf_r+0x84>
 8006618:	6923      	ldr	r3, [r4, #16]
 800661a:	b36b      	cbz	r3, 8006678 <__swbuf_r+0x84>
 800661c:	6923      	ldr	r3, [r4, #16]
 800661e:	6820      	ldr	r0, [r4, #0]
 8006620:	b2f6      	uxtb	r6, r6
 8006622:	1ac0      	subs	r0, r0, r3
 8006624:	6963      	ldr	r3, [r4, #20]
 8006626:	4637      	mov	r7, r6
 8006628:	4283      	cmp	r3, r0
 800662a:	dc04      	bgt.n	8006636 <__swbuf_r+0x42>
 800662c:	4621      	mov	r1, r4
 800662e:	4628      	mov	r0, r5
 8006630:	f000 f944 	bl	80068bc <_fflush_r>
 8006634:	bb30      	cbnz	r0, 8006684 <__swbuf_r+0x90>
 8006636:	68a3      	ldr	r3, [r4, #8]
 8006638:	3001      	adds	r0, #1
 800663a:	3b01      	subs	r3, #1
 800663c:	60a3      	str	r3, [r4, #8]
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	6022      	str	r2, [r4, #0]
 8006644:	701e      	strb	r6, [r3, #0]
 8006646:	6963      	ldr	r3, [r4, #20]
 8006648:	4283      	cmp	r3, r0
 800664a:	d004      	beq.n	8006656 <__swbuf_r+0x62>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	07db      	lsls	r3, r3, #31
 8006650:	d506      	bpl.n	8006660 <__swbuf_r+0x6c>
 8006652:	2e0a      	cmp	r6, #10
 8006654:	d104      	bne.n	8006660 <__swbuf_r+0x6c>
 8006656:	4621      	mov	r1, r4
 8006658:	4628      	mov	r0, r5
 800665a:	f000 f92f 	bl	80068bc <_fflush_r>
 800665e:	b988      	cbnz	r0, 8006684 <__swbuf_r+0x90>
 8006660:	4638      	mov	r0, r7
 8006662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006664:	4b0a      	ldr	r3, [pc, #40]	; (8006690 <__swbuf_r+0x9c>)
 8006666:	429c      	cmp	r4, r3
 8006668:	d101      	bne.n	800666e <__swbuf_r+0x7a>
 800666a:	68ac      	ldr	r4, [r5, #8]
 800666c:	e7cf      	b.n	800660e <__swbuf_r+0x1a>
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <__swbuf_r+0xa0>)
 8006670:	429c      	cmp	r4, r3
 8006672:	bf08      	it	eq
 8006674:	68ec      	ldreq	r4, [r5, #12]
 8006676:	e7ca      	b.n	800660e <__swbuf_r+0x1a>
 8006678:	4621      	mov	r1, r4
 800667a:	4628      	mov	r0, r5
 800667c:	f000 f81e 	bl	80066bc <__swsetup_r>
 8006680:	2800      	cmp	r0, #0
 8006682:	d0cb      	beq.n	800661c <__swbuf_r+0x28>
 8006684:	f04f 37ff 	mov.w	r7, #4294967295
 8006688:	e7ea      	b.n	8006660 <__swbuf_r+0x6c>
 800668a:	bf00      	nop
 800668c:	08006bd4 	.word	0x08006bd4
 8006690:	08006bf4 	.word	0x08006bf4
 8006694:	08006bb4 	.word	0x08006bb4

08006698 <_write_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	4611      	mov	r1, r2
 80066a0:	2200      	movs	r2, #0
 80066a2:	4d05      	ldr	r5, [pc, #20]	; (80066b8 <_write_r+0x20>)
 80066a4:	602a      	str	r2, [r5, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	f7fe f8e4 	bl	8004874 <_write>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	d102      	bne.n	80066b6 <_write_r+0x1e>
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	b103      	cbz	r3, 80066b6 <_write_r+0x1e>
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	bd38      	pop	{r3, r4, r5, pc}
 80066b8:	200000e8 	.word	0x200000e8

080066bc <__swsetup_r>:
 80066bc:	4b32      	ldr	r3, [pc, #200]	; (8006788 <__swsetup_r+0xcc>)
 80066be:	b570      	push	{r4, r5, r6, lr}
 80066c0:	681d      	ldr	r5, [r3, #0]
 80066c2:	4606      	mov	r6, r0
 80066c4:	460c      	mov	r4, r1
 80066c6:	b125      	cbz	r5, 80066d2 <__swsetup_r+0x16>
 80066c8:	69ab      	ldr	r3, [r5, #24]
 80066ca:	b913      	cbnz	r3, 80066d2 <__swsetup_r+0x16>
 80066cc:	4628      	mov	r0, r5
 80066ce:	f7ff fb1b 	bl	8005d08 <__sinit>
 80066d2:	4b2e      	ldr	r3, [pc, #184]	; (800678c <__swsetup_r+0xd0>)
 80066d4:	429c      	cmp	r4, r3
 80066d6:	d10f      	bne.n	80066f8 <__swsetup_r+0x3c>
 80066d8:	686c      	ldr	r4, [r5, #4]
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066e0:	0719      	lsls	r1, r3, #28
 80066e2:	d42c      	bmi.n	800673e <__swsetup_r+0x82>
 80066e4:	06dd      	lsls	r5, r3, #27
 80066e6:	d411      	bmi.n	800670c <__swsetup_r+0x50>
 80066e8:	2309      	movs	r3, #9
 80066ea:	6033      	str	r3, [r6, #0]
 80066ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066f0:	f04f 30ff 	mov.w	r0, #4294967295
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	e03e      	b.n	8006776 <__swsetup_r+0xba>
 80066f8:	4b25      	ldr	r3, [pc, #148]	; (8006790 <__swsetup_r+0xd4>)
 80066fa:	429c      	cmp	r4, r3
 80066fc:	d101      	bne.n	8006702 <__swsetup_r+0x46>
 80066fe:	68ac      	ldr	r4, [r5, #8]
 8006700:	e7eb      	b.n	80066da <__swsetup_r+0x1e>
 8006702:	4b24      	ldr	r3, [pc, #144]	; (8006794 <__swsetup_r+0xd8>)
 8006704:	429c      	cmp	r4, r3
 8006706:	bf08      	it	eq
 8006708:	68ec      	ldreq	r4, [r5, #12]
 800670a:	e7e6      	b.n	80066da <__swsetup_r+0x1e>
 800670c:	0758      	lsls	r0, r3, #29
 800670e:	d512      	bpl.n	8006736 <__swsetup_r+0x7a>
 8006710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006712:	b141      	cbz	r1, 8006726 <__swsetup_r+0x6a>
 8006714:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006718:	4299      	cmp	r1, r3
 800671a:	d002      	beq.n	8006722 <__swsetup_r+0x66>
 800671c:	4630      	mov	r0, r6
 800671e:	f000 f99b 	bl	8006a58 <_free_r>
 8006722:	2300      	movs	r3, #0
 8006724:	6363      	str	r3, [r4, #52]	; 0x34
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800672c:	81a3      	strh	r3, [r4, #12]
 800672e:	2300      	movs	r3, #0
 8006730:	6063      	str	r3, [r4, #4]
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	6023      	str	r3, [r4, #0]
 8006736:	89a3      	ldrh	r3, [r4, #12]
 8006738:	f043 0308 	orr.w	r3, r3, #8
 800673c:	81a3      	strh	r3, [r4, #12]
 800673e:	6923      	ldr	r3, [r4, #16]
 8006740:	b94b      	cbnz	r3, 8006756 <__swsetup_r+0x9a>
 8006742:	89a3      	ldrh	r3, [r4, #12]
 8006744:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800674c:	d003      	beq.n	8006756 <__swsetup_r+0x9a>
 800674e:	4621      	mov	r1, r4
 8006750:	4630      	mov	r0, r6
 8006752:	f000 f927 	bl	80069a4 <__smakebuf_r>
 8006756:	89a0      	ldrh	r0, [r4, #12]
 8006758:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800675c:	f010 0301 	ands.w	r3, r0, #1
 8006760:	d00a      	beq.n	8006778 <__swsetup_r+0xbc>
 8006762:	2300      	movs	r3, #0
 8006764:	60a3      	str	r3, [r4, #8]
 8006766:	6963      	ldr	r3, [r4, #20]
 8006768:	425b      	negs	r3, r3
 800676a:	61a3      	str	r3, [r4, #24]
 800676c:	6923      	ldr	r3, [r4, #16]
 800676e:	b943      	cbnz	r3, 8006782 <__swsetup_r+0xc6>
 8006770:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006774:	d1ba      	bne.n	80066ec <__swsetup_r+0x30>
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	0781      	lsls	r1, r0, #30
 800677a:	bf58      	it	pl
 800677c:	6963      	ldrpl	r3, [r4, #20]
 800677e:	60a3      	str	r3, [r4, #8]
 8006780:	e7f4      	b.n	800676c <__swsetup_r+0xb0>
 8006782:	2000      	movs	r0, #0
 8006784:	e7f7      	b.n	8006776 <__swsetup_r+0xba>
 8006786:	bf00      	nop
 8006788:	20000010 	.word	0x20000010
 800678c:	08006bd4 	.word	0x08006bd4
 8006790:	08006bf4 	.word	0x08006bf4
 8006794:	08006bb4 	.word	0x08006bb4

08006798 <_close_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	2300      	movs	r3, #0
 800679c:	4d05      	ldr	r5, [pc, #20]	; (80067b4 <_close_r+0x1c>)
 800679e:	4604      	mov	r4, r0
 80067a0:	4608      	mov	r0, r1
 80067a2:	602b      	str	r3, [r5, #0]
 80067a4:	f7fe f882 	bl	80048ac <_close>
 80067a8:	1c43      	adds	r3, r0, #1
 80067aa:	d102      	bne.n	80067b2 <_close_r+0x1a>
 80067ac:	682b      	ldr	r3, [r5, #0]
 80067ae:	b103      	cbz	r3, 80067b2 <_close_r+0x1a>
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	bd38      	pop	{r3, r4, r5, pc}
 80067b4:	200000e8 	.word	0x200000e8

080067b8 <__sflush_r>:
 80067b8:	898a      	ldrh	r2, [r1, #12]
 80067ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067bc:	4605      	mov	r5, r0
 80067be:	0710      	lsls	r0, r2, #28
 80067c0:	460c      	mov	r4, r1
 80067c2:	d457      	bmi.n	8006874 <__sflush_r+0xbc>
 80067c4:	684b      	ldr	r3, [r1, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	dc04      	bgt.n	80067d4 <__sflush_r+0x1c>
 80067ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	dc01      	bgt.n	80067d4 <__sflush_r+0x1c>
 80067d0:	2000      	movs	r0, #0
 80067d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067d6:	2e00      	cmp	r6, #0
 80067d8:	d0fa      	beq.n	80067d0 <__sflush_r+0x18>
 80067da:	2300      	movs	r3, #0
 80067dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067e0:	682f      	ldr	r7, [r5, #0]
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	d032      	beq.n	800684c <__sflush_r+0x94>
 80067e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067e8:	89a3      	ldrh	r3, [r4, #12]
 80067ea:	075a      	lsls	r2, r3, #29
 80067ec:	d505      	bpl.n	80067fa <__sflush_r+0x42>
 80067ee:	6863      	ldr	r3, [r4, #4]
 80067f0:	1ac0      	subs	r0, r0, r3
 80067f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067f4:	b10b      	cbz	r3, 80067fa <__sflush_r+0x42>
 80067f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067f8:	1ac0      	subs	r0, r0, r3
 80067fa:	2300      	movs	r3, #0
 80067fc:	4602      	mov	r2, r0
 80067fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006800:	4628      	mov	r0, r5
 8006802:	6a21      	ldr	r1, [r4, #32]
 8006804:	47b0      	blx	r6
 8006806:	1c43      	adds	r3, r0, #1
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	d106      	bne.n	800681a <__sflush_r+0x62>
 800680c:	6829      	ldr	r1, [r5, #0]
 800680e:	291d      	cmp	r1, #29
 8006810:	d82c      	bhi.n	800686c <__sflush_r+0xb4>
 8006812:	4a29      	ldr	r2, [pc, #164]	; (80068b8 <__sflush_r+0x100>)
 8006814:	40ca      	lsrs	r2, r1
 8006816:	07d6      	lsls	r6, r2, #31
 8006818:	d528      	bpl.n	800686c <__sflush_r+0xb4>
 800681a:	2200      	movs	r2, #0
 800681c:	6062      	str	r2, [r4, #4]
 800681e:	6922      	ldr	r2, [r4, #16]
 8006820:	04d9      	lsls	r1, r3, #19
 8006822:	6022      	str	r2, [r4, #0]
 8006824:	d504      	bpl.n	8006830 <__sflush_r+0x78>
 8006826:	1c42      	adds	r2, r0, #1
 8006828:	d101      	bne.n	800682e <__sflush_r+0x76>
 800682a:	682b      	ldr	r3, [r5, #0]
 800682c:	b903      	cbnz	r3, 8006830 <__sflush_r+0x78>
 800682e:	6560      	str	r0, [r4, #84]	; 0x54
 8006830:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006832:	602f      	str	r7, [r5, #0]
 8006834:	2900      	cmp	r1, #0
 8006836:	d0cb      	beq.n	80067d0 <__sflush_r+0x18>
 8006838:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800683c:	4299      	cmp	r1, r3
 800683e:	d002      	beq.n	8006846 <__sflush_r+0x8e>
 8006840:	4628      	mov	r0, r5
 8006842:	f000 f909 	bl	8006a58 <_free_r>
 8006846:	2000      	movs	r0, #0
 8006848:	6360      	str	r0, [r4, #52]	; 0x34
 800684a:	e7c2      	b.n	80067d2 <__sflush_r+0x1a>
 800684c:	6a21      	ldr	r1, [r4, #32]
 800684e:	2301      	movs	r3, #1
 8006850:	4628      	mov	r0, r5
 8006852:	47b0      	blx	r6
 8006854:	1c41      	adds	r1, r0, #1
 8006856:	d1c7      	bne.n	80067e8 <__sflush_r+0x30>
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d0c4      	beq.n	80067e8 <__sflush_r+0x30>
 800685e:	2b1d      	cmp	r3, #29
 8006860:	d001      	beq.n	8006866 <__sflush_r+0xae>
 8006862:	2b16      	cmp	r3, #22
 8006864:	d101      	bne.n	800686a <__sflush_r+0xb2>
 8006866:	602f      	str	r7, [r5, #0]
 8006868:	e7b2      	b.n	80067d0 <__sflush_r+0x18>
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	e7ae      	b.n	80067d2 <__sflush_r+0x1a>
 8006874:	690f      	ldr	r7, [r1, #16]
 8006876:	2f00      	cmp	r7, #0
 8006878:	d0aa      	beq.n	80067d0 <__sflush_r+0x18>
 800687a:	0793      	lsls	r3, r2, #30
 800687c:	bf18      	it	ne
 800687e:	2300      	movne	r3, #0
 8006880:	680e      	ldr	r6, [r1, #0]
 8006882:	bf08      	it	eq
 8006884:	694b      	ldreq	r3, [r1, #20]
 8006886:	1bf6      	subs	r6, r6, r7
 8006888:	600f      	str	r7, [r1, #0]
 800688a:	608b      	str	r3, [r1, #8]
 800688c:	2e00      	cmp	r6, #0
 800688e:	dd9f      	ble.n	80067d0 <__sflush_r+0x18>
 8006890:	4633      	mov	r3, r6
 8006892:	463a      	mov	r2, r7
 8006894:	4628      	mov	r0, r5
 8006896:	6a21      	ldr	r1, [r4, #32]
 8006898:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800689c:	47e0      	blx	ip
 800689e:	2800      	cmp	r0, #0
 80068a0:	dc06      	bgt.n	80068b0 <__sflush_r+0xf8>
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	f04f 30ff 	mov.w	r0, #4294967295
 80068a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ac:	81a3      	strh	r3, [r4, #12]
 80068ae:	e790      	b.n	80067d2 <__sflush_r+0x1a>
 80068b0:	4407      	add	r7, r0
 80068b2:	1a36      	subs	r6, r6, r0
 80068b4:	e7ea      	b.n	800688c <__sflush_r+0xd4>
 80068b6:	bf00      	nop
 80068b8:	20400001 	.word	0x20400001

080068bc <_fflush_r>:
 80068bc:	b538      	push	{r3, r4, r5, lr}
 80068be:	690b      	ldr	r3, [r1, #16]
 80068c0:	4605      	mov	r5, r0
 80068c2:	460c      	mov	r4, r1
 80068c4:	b913      	cbnz	r3, 80068cc <_fflush_r+0x10>
 80068c6:	2500      	movs	r5, #0
 80068c8:	4628      	mov	r0, r5
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	b118      	cbz	r0, 80068d6 <_fflush_r+0x1a>
 80068ce:	6983      	ldr	r3, [r0, #24]
 80068d0:	b90b      	cbnz	r3, 80068d6 <_fflush_r+0x1a>
 80068d2:	f7ff fa19 	bl	8005d08 <__sinit>
 80068d6:	4b14      	ldr	r3, [pc, #80]	; (8006928 <_fflush_r+0x6c>)
 80068d8:	429c      	cmp	r4, r3
 80068da:	d11b      	bne.n	8006914 <_fflush_r+0x58>
 80068dc:	686c      	ldr	r4, [r5, #4]
 80068de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d0ef      	beq.n	80068c6 <_fflush_r+0xa>
 80068e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80068e8:	07d0      	lsls	r0, r2, #31
 80068ea:	d404      	bmi.n	80068f6 <_fflush_r+0x3a>
 80068ec:	0599      	lsls	r1, r3, #22
 80068ee:	d402      	bmi.n	80068f6 <_fflush_r+0x3a>
 80068f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068f2:	f7ff faa7 	bl	8005e44 <__retarget_lock_acquire_recursive>
 80068f6:	4628      	mov	r0, r5
 80068f8:	4621      	mov	r1, r4
 80068fa:	f7ff ff5d 	bl	80067b8 <__sflush_r>
 80068fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006900:	4605      	mov	r5, r0
 8006902:	07da      	lsls	r2, r3, #31
 8006904:	d4e0      	bmi.n	80068c8 <_fflush_r+0xc>
 8006906:	89a3      	ldrh	r3, [r4, #12]
 8006908:	059b      	lsls	r3, r3, #22
 800690a:	d4dd      	bmi.n	80068c8 <_fflush_r+0xc>
 800690c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800690e:	f7ff fa9a 	bl	8005e46 <__retarget_lock_release_recursive>
 8006912:	e7d9      	b.n	80068c8 <_fflush_r+0xc>
 8006914:	4b05      	ldr	r3, [pc, #20]	; (800692c <_fflush_r+0x70>)
 8006916:	429c      	cmp	r4, r3
 8006918:	d101      	bne.n	800691e <_fflush_r+0x62>
 800691a:	68ac      	ldr	r4, [r5, #8]
 800691c:	e7df      	b.n	80068de <_fflush_r+0x22>
 800691e:	4b04      	ldr	r3, [pc, #16]	; (8006930 <_fflush_r+0x74>)
 8006920:	429c      	cmp	r4, r3
 8006922:	bf08      	it	eq
 8006924:	68ec      	ldreq	r4, [r5, #12]
 8006926:	e7da      	b.n	80068de <_fflush_r+0x22>
 8006928:	08006bd4 	.word	0x08006bd4
 800692c:	08006bf4 	.word	0x08006bf4
 8006930:	08006bb4 	.word	0x08006bb4

08006934 <_lseek_r>:
 8006934:	b538      	push	{r3, r4, r5, lr}
 8006936:	4604      	mov	r4, r0
 8006938:	4608      	mov	r0, r1
 800693a:	4611      	mov	r1, r2
 800693c:	2200      	movs	r2, #0
 800693e:	4d05      	ldr	r5, [pc, #20]	; (8006954 <_lseek_r+0x20>)
 8006940:	602a      	str	r2, [r5, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	f7fd ffd6 	bl	80048f4 <_lseek>
 8006948:	1c43      	adds	r3, r0, #1
 800694a:	d102      	bne.n	8006952 <_lseek_r+0x1e>
 800694c:	682b      	ldr	r3, [r5, #0]
 800694e:	b103      	cbz	r3, 8006952 <_lseek_r+0x1e>
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	bd38      	pop	{r3, r4, r5, pc}
 8006954:	200000e8 	.word	0x200000e8

08006958 <__swhatbuf_r>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	460e      	mov	r6, r1
 800695c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006960:	4614      	mov	r4, r2
 8006962:	2900      	cmp	r1, #0
 8006964:	461d      	mov	r5, r3
 8006966:	b096      	sub	sp, #88	; 0x58
 8006968:	da08      	bge.n	800697c <__swhatbuf_r+0x24>
 800696a:	2200      	movs	r2, #0
 800696c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006970:	602a      	str	r2, [r5, #0]
 8006972:	061a      	lsls	r2, r3, #24
 8006974:	d410      	bmi.n	8006998 <__swhatbuf_r+0x40>
 8006976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800697a:	e00e      	b.n	800699a <__swhatbuf_r+0x42>
 800697c:	466a      	mov	r2, sp
 800697e:	f000 f8c5 	bl	8006b0c <_fstat_r>
 8006982:	2800      	cmp	r0, #0
 8006984:	dbf1      	blt.n	800696a <__swhatbuf_r+0x12>
 8006986:	9a01      	ldr	r2, [sp, #4]
 8006988:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800698c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006990:	425a      	negs	r2, r3
 8006992:	415a      	adcs	r2, r3
 8006994:	602a      	str	r2, [r5, #0]
 8006996:	e7ee      	b.n	8006976 <__swhatbuf_r+0x1e>
 8006998:	2340      	movs	r3, #64	; 0x40
 800699a:	2000      	movs	r0, #0
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	b016      	add	sp, #88	; 0x58
 80069a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080069a4 <__smakebuf_r>:
 80069a4:	898b      	ldrh	r3, [r1, #12]
 80069a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069a8:	079d      	lsls	r5, r3, #30
 80069aa:	4606      	mov	r6, r0
 80069ac:	460c      	mov	r4, r1
 80069ae:	d507      	bpl.n	80069c0 <__smakebuf_r+0x1c>
 80069b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	6123      	str	r3, [r4, #16]
 80069b8:	2301      	movs	r3, #1
 80069ba:	6163      	str	r3, [r4, #20]
 80069bc:	b002      	add	sp, #8
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	466a      	mov	r2, sp
 80069c2:	ab01      	add	r3, sp, #4
 80069c4:	f7ff ffc8 	bl	8006958 <__swhatbuf_r>
 80069c8:	9900      	ldr	r1, [sp, #0]
 80069ca:	4605      	mov	r5, r0
 80069cc:	4630      	mov	r0, r6
 80069ce:	f7ff fa5b 	bl	8005e88 <_malloc_r>
 80069d2:	b948      	cbnz	r0, 80069e8 <__smakebuf_r+0x44>
 80069d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069d8:	059a      	lsls	r2, r3, #22
 80069da:	d4ef      	bmi.n	80069bc <__smakebuf_r+0x18>
 80069dc:	f023 0303 	bic.w	r3, r3, #3
 80069e0:	f043 0302 	orr.w	r3, r3, #2
 80069e4:	81a3      	strh	r3, [r4, #12]
 80069e6:	e7e3      	b.n	80069b0 <__smakebuf_r+0xc>
 80069e8:	4b0d      	ldr	r3, [pc, #52]	; (8006a20 <__smakebuf_r+0x7c>)
 80069ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80069ec:	89a3      	ldrh	r3, [r4, #12]
 80069ee:	6020      	str	r0, [r4, #0]
 80069f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f4:	81a3      	strh	r3, [r4, #12]
 80069f6:	9b00      	ldr	r3, [sp, #0]
 80069f8:	6120      	str	r0, [r4, #16]
 80069fa:	6163      	str	r3, [r4, #20]
 80069fc:	9b01      	ldr	r3, [sp, #4]
 80069fe:	b15b      	cbz	r3, 8006a18 <__smakebuf_r+0x74>
 8006a00:	4630      	mov	r0, r6
 8006a02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a06:	f000 f893 	bl	8006b30 <_isatty_r>
 8006a0a:	b128      	cbz	r0, 8006a18 <__smakebuf_r+0x74>
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f023 0303 	bic.w	r3, r3, #3
 8006a12:	f043 0301 	orr.w	r3, r3, #1
 8006a16:	81a3      	strh	r3, [r4, #12]
 8006a18:	89a0      	ldrh	r0, [r4, #12]
 8006a1a:	4305      	orrs	r5, r0
 8006a1c:	81a5      	strh	r5, [r4, #12]
 8006a1e:	e7cd      	b.n	80069bc <__smakebuf_r+0x18>
 8006a20:	08005ca1 	.word	0x08005ca1

08006a24 <memchr>:
 8006a24:	4603      	mov	r3, r0
 8006a26:	b510      	push	{r4, lr}
 8006a28:	b2c9      	uxtb	r1, r1
 8006a2a:	4402      	add	r2, r0
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	4618      	mov	r0, r3
 8006a30:	d101      	bne.n	8006a36 <memchr+0x12>
 8006a32:	2000      	movs	r0, #0
 8006a34:	e003      	b.n	8006a3e <memchr+0x1a>
 8006a36:	7804      	ldrb	r4, [r0, #0]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	428c      	cmp	r4, r1
 8006a3c:	d1f6      	bne.n	8006a2c <memchr+0x8>
 8006a3e:	bd10      	pop	{r4, pc}

08006a40 <__malloc_lock>:
 8006a40:	4801      	ldr	r0, [pc, #4]	; (8006a48 <__malloc_lock+0x8>)
 8006a42:	f7ff b9ff 	b.w	8005e44 <__retarget_lock_acquire_recursive>
 8006a46:	bf00      	nop
 8006a48:	200000dc 	.word	0x200000dc

08006a4c <__malloc_unlock>:
 8006a4c:	4801      	ldr	r0, [pc, #4]	; (8006a54 <__malloc_unlock+0x8>)
 8006a4e:	f7ff b9fa 	b.w	8005e46 <__retarget_lock_release_recursive>
 8006a52:	bf00      	nop
 8006a54:	200000dc 	.word	0x200000dc

08006a58 <_free_r>:
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	d040      	beq.n	8006ae2 <_free_r+0x8a>
 8006a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a64:	1f0c      	subs	r4, r1, #4
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	bfb8      	it	lt
 8006a6a:	18e4      	addlt	r4, r4, r3
 8006a6c:	f7ff ffe8 	bl	8006a40 <__malloc_lock>
 8006a70:	4a1c      	ldr	r2, [pc, #112]	; (8006ae4 <_free_r+0x8c>)
 8006a72:	6813      	ldr	r3, [r2, #0]
 8006a74:	b933      	cbnz	r3, 8006a84 <_free_r+0x2c>
 8006a76:	6063      	str	r3, [r4, #4]
 8006a78:	6014      	str	r4, [r2, #0]
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a80:	f7ff bfe4 	b.w	8006a4c <__malloc_unlock>
 8006a84:	42a3      	cmp	r3, r4
 8006a86:	d908      	bls.n	8006a9a <_free_r+0x42>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	1821      	adds	r1, r4, r0
 8006a8c:	428b      	cmp	r3, r1
 8006a8e:	bf01      	itttt	eq
 8006a90:	6819      	ldreq	r1, [r3, #0]
 8006a92:	685b      	ldreq	r3, [r3, #4]
 8006a94:	1809      	addeq	r1, r1, r0
 8006a96:	6021      	streq	r1, [r4, #0]
 8006a98:	e7ed      	b.n	8006a76 <_free_r+0x1e>
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b10b      	cbz	r3, 8006aa4 <_free_r+0x4c>
 8006aa0:	42a3      	cmp	r3, r4
 8006aa2:	d9fa      	bls.n	8006a9a <_free_r+0x42>
 8006aa4:	6811      	ldr	r1, [r2, #0]
 8006aa6:	1850      	adds	r0, r2, r1
 8006aa8:	42a0      	cmp	r0, r4
 8006aaa:	d10b      	bne.n	8006ac4 <_free_r+0x6c>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	4401      	add	r1, r0
 8006ab0:	1850      	adds	r0, r2, r1
 8006ab2:	4283      	cmp	r3, r0
 8006ab4:	6011      	str	r1, [r2, #0]
 8006ab6:	d1e0      	bne.n	8006a7a <_free_r+0x22>
 8006ab8:	6818      	ldr	r0, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	4401      	add	r1, r0
 8006abe:	6011      	str	r1, [r2, #0]
 8006ac0:	6053      	str	r3, [r2, #4]
 8006ac2:	e7da      	b.n	8006a7a <_free_r+0x22>
 8006ac4:	d902      	bls.n	8006acc <_free_r+0x74>
 8006ac6:	230c      	movs	r3, #12
 8006ac8:	602b      	str	r3, [r5, #0]
 8006aca:	e7d6      	b.n	8006a7a <_free_r+0x22>
 8006acc:	6820      	ldr	r0, [r4, #0]
 8006ace:	1821      	adds	r1, r4, r0
 8006ad0:	428b      	cmp	r3, r1
 8006ad2:	bf01      	itttt	eq
 8006ad4:	6819      	ldreq	r1, [r3, #0]
 8006ad6:	685b      	ldreq	r3, [r3, #4]
 8006ad8:	1809      	addeq	r1, r1, r0
 8006ada:	6021      	streq	r1, [r4, #0]
 8006adc:	6063      	str	r3, [r4, #4]
 8006ade:	6054      	str	r4, [r2, #4]
 8006ae0:	e7cb      	b.n	8006a7a <_free_r+0x22>
 8006ae2:	bd38      	pop	{r3, r4, r5, pc}
 8006ae4:	200000e0 	.word	0x200000e0

08006ae8 <_read_r>:
 8006ae8:	b538      	push	{r3, r4, r5, lr}
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	4611      	mov	r1, r2
 8006af0:	2200      	movs	r2, #0
 8006af2:	4d05      	ldr	r5, [pc, #20]	; (8006b08 <_read_r+0x20>)
 8006af4:	602a      	str	r2, [r5, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	f7fd fe9f 	bl	800483a <_read>
 8006afc:	1c43      	adds	r3, r0, #1
 8006afe:	d102      	bne.n	8006b06 <_read_r+0x1e>
 8006b00:	682b      	ldr	r3, [r5, #0]
 8006b02:	b103      	cbz	r3, 8006b06 <_read_r+0x1e>
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	bd38      	pop	{r3, r4, r5, pc}
 8006b08:	200000e8 	.word	0x200000e8

08006b0c <_fstat_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	2300      	movs	r3, #0
 8006b10:	4d06      	ldr	r5, [pc, #24]	; (8006b2c <_fstat_r+0x20>)
 8006b12:	4604      	mov	r4, r0
 8006b14:	4608      	mov	r0, r1
 8006b16:	4611      	mov	r1, r2
 8006b18:	602b      	str	r3, [r5, #0]
 8006b1a:	f7fd fed2 	bl	80048c2 <_fstat>
 8006b1e:	1c43      	adds	r3, r0, #1
 8006b20:	d102      	bne.n	8006b28 <_fstat_r+0x1c>
 8006b22:	682b      	ldr	r3, [r5, #0]
 8006b24:	b103      	cbz	r3, 8006b28 <_fstat_r+0x1c>
 8006b26:	6023      	str	r3, [r4, #0]
 8006b28:	bd38      	pop	{r3, r4, r5, pc}
 8006b2a:	bf00      	nop
 8006b2c:	200000e8 	.word	0x200000e8

08006b30 <_isatty_r>:
 8006b30:	b538      	push	{r3, r4, r5, lr}
 8006b32:	2300      	movs	r3, #0
 8006b34:	4d05      	ldr	r5, [pc, #20]	; (8006b4c <_isatty_r+0x1c>)
 8006b36:	4604      	mov	r4, r0
 8006b38:	4608      	mov	r0, r1
 8006b3a:	602b      	str	r3, [r5, #0]
 8006b3c:	f7fd fed0 	bl	80048e0 <_isatty>
 8006b40:	1c43      	adds	r3, r0, #1
 8006b42:	d102      	bne.n	8006b4a <_isatty_r+0x1a>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b103      	cbz	r3, 8006b4a <_isatty_r+0x1a>
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	200000e8 	.word	0x200000e8

08006b50 <_init>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr

08006b5c <_fini>:
 8006b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5e:	bf00      	nop
 8006b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b62:	bc08      	pop	{r3}
 8006b64:	469e      	mov	lr, r3
 8006b66:	4770      	bx	lr
