Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2018.2_0614_1954/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto af2a0ec749d945bbaf0e8861bbfeba30 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port data [/nfs/nfs7/home/ejapundz/project_6/project_6.srcs/sim_1/new/uart_tx_tb.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
