/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [31:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 19'h00000;
    else _00_ <= { in_data[54:50], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[70:65] === in_data[48:43];
  assign celloutsig_1_0z = in_data[170:160] === in_data[124:114];
  assign celloutsig_0_3z = in_data[15:11] === in_data[56:52];
  assign celloutsig_0_5z = in_data[35:21] === in_data[70:56];
  assign celloutsig_0_8z = { celloutsig_0_4z[5:1], celloutsig_0_5z } === _00_[8:3];
  assign celloutsig_0_9z = _00_[6:0] === _00_[7:1];
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_12z } === in_data[91:66];
  assign celloutsig_1_6z = { in_data[102], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } | celloutsig_1_3z[4:0];
  assign celloutsig_1_14z = celloutsig_1_11z[4:0] | { in_data[102:99], celloutsig_1_5z };
  assign celloutsig_0_4z = { in_data[76:70], celloutsig_0_3z } | { celloutsig_0_1z[2:0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_3z[2:0] | celloutsig_1_14z[4:2];
  assign celloutsig_0_1z = { in_data[83:82], celloutsig_0_0z, celloutsig_0_0z } | { in_data[6:4], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_1z[2:0] | { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_12z[10:7] | { celloutsig_0_15z[0], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_12z[7:3], celloutsig_0_17z, celloutsig_0_20z } | { celloutsig_0_12z[8:3], celloutsig_0_17z };
  assign celloutsig_1_2z = ~^ { in_data[125:120], celloutsig_1_1z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_7z = ~^ { in_data[140:132], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_11z[1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_9z[8:3] - in_data[141:136];
  assign celloutsig_0_11z = { _00_[14:3], celloutsig_0_9z } - { celloutsig_0_4z[5:1], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_11z[12:4], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z } - { celloutsig_0_11z[7:0], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_4z[7:2] - { celloutsig_0_4z[4:0], celloutsig_0_14z };
  assign celloutsig_0_28z = { in_data[84:82], celloutsig_0_16z } - celloutsig_0_23z[5:2];
  assign celloutsig_0_29z = celloutsig_0_23z - { celloutsig_0_4z[7:5], celloutsig_0_1z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[119]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] & celloutsig_1_3z[1]) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z[3] & celloutsig_1_2z) | (in_data[124] & in_data[114]));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[1] & _00_[5]) | (_00_[6] & celloutsig_0_4z[6]));
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_5z) | (celloutsig_0_6z & celloutsig_0_4z[5]));
  assign celloutsig_0_13z = ~((celloutsig_0_1z[3] & celloutsig_0_12z[8]) | (celloutsig_0_6z & _00_[5]));
  assign celloutsig_0_14z = ~((celloutsig_0_1z[2] & celloutsig_0_6z) | (celloutsig_0_11z[9] & celloutsig_0_11z[2]));
  assign celloutsig_0_16z = ~((celloutsig_0_12z[2] & celloutsig_0_7z) | (celloutsig_0_1z[1] & celloutsig_0_6z));
  assign { celloutsig_1_9z[6], celloutsig_1_9z[18], celloutsig_1_9z[4], celloutsig_1_9z[24], celloutsig_1_9z[17], celloutsig_1_9z[3], celloutsig_1_9z[23], celloutsig_1_9z[2], celloutsig_1_9z[10], celloutsig_1_9z[16], celloutsig_1_9z[22:21], celloutsig_1_9z[9], celloutsig_1_9z[1], celloutsig_1_9z[20], celloutsig_1_9z[0], celloutsig_1_9z[8:7], celloutsig_1_9z[13], celloutsig_1_9z[5], celloutsig_1_9z[19], celloutsig_1_9z[31:25] } = { celloutsig_1_8z, celloutsig_1_6z[4], celloutsig_1_6z[4], celloutsig_1_6z[4:3], celloutsig_1_6z[3], celloutsig_1_6z[3:2], celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[2:1], celloutsig_1_6z[1], celloutsig_1_6z[1:0], celloutsig_1_6z[0], celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[168:162] } | { celloutsig_1_3z[3], celloutsig_1_6z[1], celloutsig_1_3z[1], in_data[163], celloutsig_1_6z[0], celloutsig_1_3z[0], in_data[162], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z[3], celloutsig_1_5z, celloutsig_1_3z[5:4], celloutsig_1_6z[2], celloutsig_1_3z[2], celloutsig_1_6z[2], in_data[170:164] };
  assign { celloutsig_1_9z[15:14], celloutsig_1_9z[12:11] } = { celloutsig_1_9z[21:20], celloutsig_1_9z[18:17] };
  assign { out_data[128], out_data[98:96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
