Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Nov 13 09:37:14 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.424        0.000                      0                 6194        0.015        0.000                      0                 6163        1.833        0.000                       0                  2668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         
clk_pl_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.424        0.000                      0                 5901        0.015        0.000                      0                 5901        1.833        0.000                       0                  2510  
clk_pl_1            5.917        0.000                      0                  241        0.032        0.000                      0                  241        3.427        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            7.583        0.000                      0                   10                                                                        
clk_pl_0      clk_pl_1            6.129        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.403        0.000                      0                    9        0.640        0.000                      0                    9  
**async_default**  clk_pl_1           clk_pl_1                 6.726        0.000                      0                   12        0.197        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 1.136ns (39.159%)  route 1.765ns (60.841%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 8.365 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.576ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.439     4.263    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.379 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.470     4.849    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X2Y118         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.532     8.365    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y118         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.102     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X2Y118         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     8.273    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.136ns (39.227%)  route 1.760ns (60.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 8.365 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.576ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.439     4.263    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.379 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.465     4.844    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X2Y115         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.532     8.365    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y115         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.102     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X2Y115         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     8.272    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.155ns (39.924%)  route 1.738ns (60.076%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 8.365 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.576ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.435     4.259    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.394 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.447     4.841    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.532     8.365    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                         clock pessimism              0.102     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X2Y116         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     8.273    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.104ns (38.307%)  route 1.778ns (61.693%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.373 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.576ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.327     4.151    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X4Y123         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     4.235 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.595     4.830    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.540     8.373    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.102     8.475    
                         clock uncertainty           -0.152     8.323    
    SLICE_X5Y117         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     8.279    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.104ns (38.307%)  route 1.778ns (61.693%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.373 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.576ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.327     4.151    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X4Y123         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     4.235 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.595     4.830    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.540     8.373    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.102     8.475    
                         clock uncertainty           -0.152     8.323    
    SLICE_X5Y117         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     8.279    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.104ns (38.307%)  route 1.778ns (61.693%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.373 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.576ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.327     4.151    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X4Y123         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     4.235 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.595     4.830    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.540     8.373    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.102     8.475    
                         clock uncertainty           -0.152     8.323    
    SLICE_X5Y117         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     8.279    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.138ns (39.846%)  route 1.718ns (60.154%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.324     4.148    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X4Y123         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     4.266 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.538     4.804    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.102     8.466    
                         clock uncertainty           -0.152     8.314    
    SLICE_X4Y116         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     8.271    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 1.133ns (39.699%)  route 1.721ns (60.301%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 8.361 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.576ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.435     4.259    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.372 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.430     4.802    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X2Y118         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.528     8.361    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y118         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.102     8.463    
                         clock uncertainty           -0.152     8.311    
    SLICE_X2Y118         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     8.269    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.155ns (40.583%)  route 1.691ns (59.417%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.435     4.259    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.394 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.400     4.794    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y115         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.102     8.466    
                         clock uncertainty           -0.152     8.314    
    SLICE_X3Y115         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     8.272    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.136ns (40.028%)  route 1.702ns (59.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 8.361 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.576ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=6, routed)           0.682     3.352    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y131         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     3.473 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.174     3.647    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X6Y129         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     3.824 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.439     4.263    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y117         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.379 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.407     4.786    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X2Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.528     8.361    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y116         FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.102     8.463    
                         clock uncertainty           -0.152     8.311    
    SLICE_X2Y116         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     8.269    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  3.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.069ns (33.824%)  route 0.135ns (66.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.575ns (routing 0.576ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.638ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.575     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.811 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=3, routed)           0.135     1.946    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[22]
    SLICE_X5Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.829     2.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                         clock pessimism             -0.160     1.876    
    SLICE_X5Y133         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     1.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.069ns (41.317%)  route 0.098ns (58.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.576ns (routing 0.576ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.638ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.576     1.743    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y141         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.812 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.098     1.910    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[17]
    SLICE_X1Y140         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.842     2.049    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X1Y140         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.220     1.829    
    SLICE_X1Y140         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.054     1.883    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUFF_ADDR_EQL64.buffer_address_i_64_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.052ns (53.608%)  route 0.045ns (46.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.908ns (routing 0.324ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.365ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.908     1.019    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y120         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUFF_ADDR_EQL64.buffer_address_i_64_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.057 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUFF_ADDR_EQL64.buffer_address_i_64_reg[23]/Q
                         net (fo=1, routed)           0.027     1.084    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_sa[52]
    SLICE_X4Y121         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.098 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1/O
                         net (fo=1, routed)           0.018     1.116    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[23]
    SLICE_X4Y121         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.033     1.171    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X4Y121         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[23]/C
                         clock pessimism             -0.131     1.040    
    SLICE_X4Y121         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.086    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.365ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.894     1.005    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X4Y46          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.043 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg[0]/Q
                         net (fo=2, routed)           0.060     1.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_reg_n_0_[0]
    SLICE_X5Y46          LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.125 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3[2]_i_1/O
                         net (fo=1, routed)           0.008     1.133    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_im2[2]
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.022     1.160    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X5Y46          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/C
                         clock pessimism             -0.104     1.056    
    SLICE_X5Y46          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.905     1.016    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.055 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.043     1.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X0Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.027     1.165    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.143     1.022    
    SLICE_X0Y134         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.905     1.016    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.055 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.043     1.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X3Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.027     1.165    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.143     1.022    
    SLICE_X3Y130         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.904ns (routing 0.324ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.365ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.904     1.015    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.054 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/Q
                         net (fo=1, routed)           0.043     1.097    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[15]
    SLICE_X3Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.026     1.164    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
                         clock pessimism             -0.143     1.021    
    SLICE_X3Y134         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.069ns (24.468%)  route 0.213ns (75.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.528ns (routing 0.576ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.638ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.528     1.695    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X2Y71          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.764 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/Q
                         net (fo=2, routed)           0.213     1.977    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[62]
    SLICE_X2Y55          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.791     1.998    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X2Y55          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[46]/C
                         clock pessimism             -0.107     1.891    
    SLICE_X2Y55          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.946    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.911ns (routing 0.324ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.365ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.911     1.022    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y128         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.061 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_reg/Q
                         net (fo=2, routed)           0.044     1.105    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_arready
    SLICE_X6Y128         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.036     1.174    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y128         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.rvalid_reg/C
                         clock pessimism             -0.146     1.028    
    SLICE_X6Y128         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.074    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.884ns (routing 0.324ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.365ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.884     0.995    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=13, routed)          0.113     1.147    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[0]
    RAMB18_X0Y12         RAMB18E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.077     1.215    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y12         RAMB18E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.106     1.109    
    RAMB18_X0Y12         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                      0.006     1.115    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X0Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X0Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.666       5.520      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.666       5.520      SLICE_X1Y140  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.333       2.760      SLICE_X4Y124  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         3.333       2.760      SLICE_X1Y122  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.333       2.760      SLICE_X4Y124  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y140  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y140  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y140  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.601ns (40.996%)  route 0.865ns (59.004%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 9.921 - 8.000 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.812ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.737ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.984     2.191    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y39          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.287 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/Q
                         net (fo=10, routed)          0.194     2.481    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg_n_0
    SLICE_X6Y36          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.658 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst_i_2/O
                         net (fo=4, routed)           0.059     2.717    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y36          LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     2.859 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          0.260     3.119    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X3Y37          LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.267 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.045     3.312    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0
    SLICE_X3Y37          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     3.350 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.307     3.657    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.754     9.921    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.176    10.097    
                         clock uncertainty           -0.162     9.935    
    RAMB18_X0Y14         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.361     9.574    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -3.657    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.987ns (61.881%)  route 0.608ns (38.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.987     3.254 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, routed)           0.608     3.862    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[1]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 1.046ns (68.456%)  route 0.482ns (31.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.313 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.482     3.795    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[0]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.948ns (63.242%)  route 0.551ns (36.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.948     3.215 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[7]
                         net (fo=1, routed)           0.551     3.766    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[7]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.954ns (64.113%)  route 0.534ns (35.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.954     3.221 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[6]
                         net (fo=1, routed)           0.534     3.755    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[6]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.955ns (64.440%)  route 0.527ns (35.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.955     3.222 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[4]
                         net (fo=1, routed)           0.527     3.749    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[4]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.970ns (66.850%)  route 0.481ns (33.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.970     3.237 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=1, routed)           0.481     3.718    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[2]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.979ns (68.033%)  route 0.460ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.979     3.246 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=1, routed)           0.460     3.706    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[3]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.737ns (46.883%)  route 0.835ns (53.117%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 9.906 - 8.000 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.812ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.984     2.191    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y39          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.287 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/Q
                         net (fo=10, routed)          0.194     2.481    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg_n_0
    SLICE_X6Y36          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.658 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst_i_2/O
                         net (fo=4, routed)           0.059     2.717    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y36          LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     2.859 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          0.266     3.125    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X5Y38          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     3.273 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__4/O
                         net (fo=1, routed)           0.234     3.507    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__4_n_0
    SLICE_X5Y38          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.681 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1__4/O
                         net (fo=1, routed)           0.082     3.763    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1__4_n_0
    SLICE_X5Y38          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.739     9.906    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X5Y38          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.236    10.142    
                         clock uncertainty           -0.162     9.980    
    SLICE_X5Y38          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.007    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.954ns (67.852%)  route 0.452ns (32.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.812ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         2.060     2.267    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y14         RAMB18E2                                     r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.954     3.221 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, routed)           0.452     3.673    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_buf_data[5]
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/C
                         clock pessimism              0.177    10.075    
                         clock uncertainty           -0.162     9.912    
    SLICE_X6Y41          FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     9.939    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  6.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dac_125M_reset/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.053ns (39.850%)  route 0.080ns (60.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.982ns (routing 0.410ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.459ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.982     1.093    design_1_i/dac_125M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.054     1.186    design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X4Y76          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.200 r  design_1_i/dac_125M_reset/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.026     1.226    design_1_i/dac_125M_reset/U0/SEQ/p_3_out[2]
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.117     1.255    design_1_i/dac_125M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.107     1.148    
    SLICE_X4Y76          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.194    design_1_i/dac_125M_reset/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dac_125M_reset/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.984ns (routing 0.410ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.984     1.095    design_1_i/dac_125M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y77          FDSE                                         r  design_1_i/dac_125M_reset/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.134 r  design_1_i/dac_125M_reset/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     1.157    design_1_i/dac_125M_reset/U0/SEQ/MB_out
    SLICE_X3Y77          LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.177 r  design_1_i/dac_125M_reset/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     1.183    design_1_i/dac_125M_reset/U0/SEQ/from_sys_i_1_n_0
    SLICE_X3Y77          FDSE                                         r  design_1_i/dac_125M_reset/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.113     1.251    design_1_i/dac_125M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y77          FDSE                                         r  design_1_i/dac_125M_reset/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.150     1.101    
    SLICE_X3Y77          FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.148    design_1_i/dac_125M_reset/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.985ns (routing 0.410ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.985     1.096    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.029     1.164    design_1_i/dac_125M_reset/U0/SEQ/seq_cnt[3]
    SLICE_X3Y76          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.184 r  design_1_i/dac_125M_reset/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     1.190    design_1_i/dac_125M_reset/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.109     1.247    design_1_i/dac_125M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.143     1.104    
    SLICE_X3Y76          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.151    design_1_i/dac_125M_reset/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.994ns (routing 0.410ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.459ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.994     1.105    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.144 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/Q
                         net (fo=1, routed)           0.054     1.198    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.126     1.264    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/C
                         clock pessimism             -0.153     1.111    
    SLICE_X6Y41          FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.158    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      0.994ns (routing 0.410ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.994     1.105    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.144 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.029     1.173    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X7Y37          LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     1.193 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.006     1.199    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X7Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.127     1.265    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.154     1.111    
    SLICE_X7Y37          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.158    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.000ns (routing 0.410ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.459ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.000     1.111    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.150 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.029     1.179    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[1]
    SLICE_X7Y36          LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.199 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__3/O
                         net (fo=1, routed)           0.006     1.205    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__3_n_0
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.135     1.273    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.156     1.117    
    SLICE_X7Y36          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.164    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.985ns (routing 0.410ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.985     1.096    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.029     1.164    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X3Y76          LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.184 r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     1.190    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.113     1.251    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.149     1.102    
    SLICE_X3Y76          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.149    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.985ns (routing 0.410ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.985     1.096    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.029     1.164    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X3Y76          LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     1.184 r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     1.190    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.113     1.251    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.149     1.102    
    SLICE_X3Y76          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.149    design_1_i/dac_125M_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.000ns (routing 0.410ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.459ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.000     1.111    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.150 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.068     1.218    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[1]
    SLICE_X6Y36          LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.238 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__3/O
                         net (fo=1, routed)           0.006     1.244    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__3_n_0
    SLICE_X6Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.127     1.265    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.112     1.153    
    SLICE_X6Y36          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.200    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.994ns (routing 0.410ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.459ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.994     1.105    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.144 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.052     1.196    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X7Y36          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.210 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.016     1.226    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.135     1.273    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.142     1.131    
    SLICE_X7Y36          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.177    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         8.000       6.450      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         8.000       6.854      SLICE_X1Y77   design_1_i/dac_125M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y39   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X1Y77   design_1_i/dac_125M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X1Y77   design_1_i/dac_125M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         4.000       3.457      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         4.000       3.457      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X3Y36   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X3Y36   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X5Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X5Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X5Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X5Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X1Y77   design_1_i/dac_125M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.000       3.427      SLICE_X1Y77   design_1_i/dac_125M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         4.000       3.457      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         4.000       3.457      RAMB18_X0Y14  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y39   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X6Y38   design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.444ns  (logic 0.096ns (21.622%)  route 0.348ns (78.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y37          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.348     0.444    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X8Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y37          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y38          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X9Y38          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y38          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.378ns  (logic 0.098ns (25.926%)  route 0.280ns (74.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y37          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.280     0.378    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y34          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y34          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.378ns  (logic 0.096ns (25.397%)  route 0.282ns (74.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y37          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.282     0.378    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X8Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y37          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.330ns  (logic 0.097ns (29.394%)  route 0.233ns (70.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y37          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     0.330    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X8Y34          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y34          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y36          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.231     0.327    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y35          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y35          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.325ns  (logic 0.098ns (30.154%)  route 0.227ns (69.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y38          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.227     0.325    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X9Y38          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y38          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.322ns  (logic 0.096ns (29.814%)  route 0.226ns (70.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y37          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226     0.322    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y37          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.321ns  (logic 0.097ns (30.218%)  route 0.224ns (69.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y37          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.224     0.321    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y37          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.321ns  (logic 0.098ns (30.530%)  route 0.223ns (69.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y36          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.223     0.321    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X8Y35          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y35          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     8.027    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  7.706    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.564ns  (logic 0.098ns (17.376%)  route 0.466ns (82.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.466     0.564    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y34          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X3Y34          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.488ns  (logic 0.097ns (19.877%)  route 0.391ns (80.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y37          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.391     0.488    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y37          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y37          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.487ns  (logic 0.096ns (19.713%)  route 0.391ns (80.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X7Y40          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.391     0.487    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X7Y40          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X7Y40          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.438ns  (logic 0.096ns (21.918%)  route 0.342ns (78.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y39          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.342     0.438    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y39          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X8Y39          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.404ns  (logic 0.097ns (24.010%)  route 0.307ns (75.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y39          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.307     0.404    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X8Y39          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X8Y39          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y35          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X4Y35          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X4Y35          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.394ns  (logic 0.097ns (24.619%)  route 0.297ns (75.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y39          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.297     0.394    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X7Y40          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X7Y40          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.098ns (25.789%)  route 0.282ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y35          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.282     0.380    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X4Y35          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X4Y35          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.096ns (25.263%)  route 0.284ns (74.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y38          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.284     0.380    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X7Y38          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X7Y38          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.096ns (25.263%)  route 0.284ns (74.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39                                       0.000     0.000 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y39          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.284     0.380    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X7Y39          FDRE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X7Y39          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.096ns (5.005%)  route 1.822ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.373 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.576ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.822     3.853    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X5Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.540     8.373    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X5Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/C
                         clock pessimism              0.107     8.480    
                         clock uncertainty           -0.152     8.328    
    SLICE_X5Y33          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.256    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.096ns (5.617%)  route 1.613ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.613     3.644    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/C
                         clock pessimism              0.107     8.471    
                         clock uncertainty           -0.152     8.319    
    SLICE_X4Y33          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     8.247    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.096ns (5.617%)  route 1.613ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.613     3.644    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/C
                         clock pessimism              0.107     8.471    
                         clock uncertainty           -0.152     8.319    
    SLICE_X4Y33          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     8.247    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.096ns (5.617%)  route 1.613ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.613     3.644    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/C
                         clock pessimism              0.107     8.471    
                         clock uncertainty           -0.152     8.319    
    SLICE_X4Y33          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.247    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.096ns (5.617%)  route 1.613ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.364 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.613     3.644    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.531     8.364    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/C
                         clock pessimism              0.107     8.471    
                         clock uncertainty           -0.152     8.319    
    SLICE_X4Y33          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     8.247    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.096ns (6.119%)  route 1.473ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.473     3.504    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.527     8.360    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/C
                         clock pessimism              0.107     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X3Y30          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     8.243    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.096ns (6.119%)  route 1.473ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.473     3.504    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.527     8.360    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/C
                         clock pessimism              0.107     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X3Y30          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     8.243    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.096ns (6.119%)  route 1.473ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.473     3.504    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.527     8.360    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/C
                         clock pessimism              0.107     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X3Y30          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     8.243    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.096ns (6.119%)  route 1.473ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.638ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.728     1.935    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.031 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         1.473     3.504    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.527     8.360    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/C
                         clock pessimism              0.107     8.467    
                         clock uncertainty           -0.152     8.315    
    SLICE_X3Y30          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     8.243    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.039ns (5.478%)  route 0.673ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.673     1.694    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.007     1.145    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]/C
                         clock pessimism             -0.071     1.074    
    SLICE_X3Y30          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.054    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.039ns (5.478%)  route 0.673ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.673     1.694    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.007     1.145    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]/C
                         clock pessimism             -0.071     1.074    
    SLICE_X3Y30          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.054    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.039ns (5.478%)  route 0.673ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.673     1.694    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.007     1.145    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]/C
                         clock pessimism             -0.071     1.074    
    SLICE_X3Y30          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.054    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.039ns (5.478%)  route 0.673ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.673     1.694    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X3Y30          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.007     1.145    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X3Y30          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]/C
                         clock pessimism             -0.071     1.074    
    SLICE_X3Y30          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.054    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.039ns (5.039%)  route 0.735ns (94.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.735     1.756    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.009     1.147    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]/C
                         clock pessimism             -0.071     1.076    
    SLICE_X4Y33          FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.056    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.039ns (5.039%)  route 0.735ns (94.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.735     1.756    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.009     1.147    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]/C
                         clock pessimism             -0.071     1.076    
    SLICE_X4Y33          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.056    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.039ns (5.039%)  route 0.735ns (94.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.735     1.756    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.009     1.147    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]/C
                         clock pessimism             -0.071     1.076    
    SLICE_X4Y33          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.056    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.039ns (5.039%)  route 0.735ns (94.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.735     1.756    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X4Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.009     1.147    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X4Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg/C
                         clock pessimism             -0.071     1.076    
    SLICE_X4Y33          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.056    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.039ns (4.509%)  route 0.826ns (95.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.871ns (routing 0.324ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.365ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        0.871     0.982    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X3Y88          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.021 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=257, routed)         0.826     1.847    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aresetn
    SLICE_X5Y33          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2510, routed)        1.017     1.155    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/s00_axis_aclk
    SLICE_X5Y33          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]/C
                         clock pessimism             -0.071     1.084    
    SLICE_X5Y33          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.064    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/fifo_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.783    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.096ns (10.655%)  route 0.805ns (89.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 9.906 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.805     3.066    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y39          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.739     9.906    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y39          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg/C
                         clock pessimism              0.120    10.026    
                         clock uncertainty           -0.162     9.864    
    SLICE_X6Y39          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     9.792    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 9.894 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.737ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.727     9.894    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/C
                         clock pessimism              0.120    10.014    
                         clock uncertainty           -0.162     9.852    
    SLICE_X6Y41          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     9.780    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 9.894 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.737ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.727     9.894    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg/C
                         clock pessimism              0.120    10.014    
                         clock uncertainty           -0.162     9.852    
    SLICE_X6Y41          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     9.780    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d2_reg
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pl_1 rise@8.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.096ns (11.098%)  route 0.769ns (88.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 9.898 - 8.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.958ns (routing 0.812ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.737ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.958     2.165    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.261 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.769     3.030    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     8.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     8.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.731     9.898    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/C
                         clock pessimism              0.120    10.018    
                         clock uncertainty           -0.162     9.856    
    SLICE_X6Y41          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     9.784    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d0_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.459ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.183     1.320    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y61          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.112     1.250    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y61          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d0_reg/C
                         clock pessimism             -0.107     1.143    
    SLICE_X6Y61          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.123    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.130     1.268    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]/C
                         clock pessimism             -0.079     1.189    
    SLICE_X6Y41          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.169    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.459ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         0.987     1.098    design_1_i/dac_125M_reset/U0/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.137 r  design_1_i/dac_125M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.319     1.456    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_rst_n
    SLICE_X6Y41          FDCE                                         f  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=159, routed)         1.126     1.264    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_clk
    SLICE_X6Y41          FDCE                                         r  design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg/C
                         clock pessimism             -0.079     1.185    
    SLICE_X6Y41          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.165    design_1_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/send_start_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.291    





