#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 29 13:38:00 2022
# Process ID: 16792
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/Lab 5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20776 C:\Users\jones\Desktop\EE316-Lab5\Lab 5\Lab 5.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/Lab 5/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/Lab 5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  C:/Users/jones/Desktop/EE316-Lab5/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PWM_0/PWM_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PWM_0/PWM_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "btns_2bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property location {1 126 326} [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.CHANNEL_ENABLE_VAUXP5_VAUXN5 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} CONFIG.CHANNEL_ENABLE_VAUXP12_VAUXN12 {true} CONFIG.CHANNEL_ENABLE_VAUXP13_VAUXN13 {true} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux5]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux12]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux13]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc}}
file delete -force {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc
import_files -fileset constrs_1 C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
generate_target all [get_files  {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs -jobs 14 {design_1_processing_system7_0_0_synth_1 design_1_PWM_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_xadc_wiz_0_0_synth_1}
export_simulation -of_objects [get_files {{C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.ip_user_files} -ipstatic_source_dir {C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab5/Lab 5/Lab 5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
cd "C:/Users/jones/Desktop/EE316-Lab5/Lab 5"
write_bd_tcl p5_v1.tcl
close_project
cd "C:/Users/jones/Desktop/EE316-Lab5/Lab 5"
pwd
dir
cd ..
dir
cls
clear
source p5_v1.tcl
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/jones/Desktop/EE316-Lab5/ip [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
source p5_v1.tcl
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {1 36 89} [get_bd_cells axi_timer_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/pwm0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_PWM_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_xbar_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_xadc_wiz_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_axi_timer_0_0_synth_1}
startgroup
set_property -dict [list CONFIG.NUM_PWM {3}] [get_bd_cells PWM_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_0/pwm]
endgroup
reset_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_PWM_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Project5v2/project_1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
