$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Wed Jul 03 15:29:36 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab3_vlg_vec_tst $end
$var reg 4 ! SW [3:0] $end
$var wire 1 " LEDR [2] $end
$var wire 1 # LEDR [1] $end
$var wire 1 $ LEDR [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + LEDR[2]~output_o $end
$var wire 1 , LEDR[1]~output_o $end
$var wire 1 - LEDR[0]~output_o $end
$var wire 1 . SW[3]~input_o $end
$var wire 1 / SW[0]~input_o $end
$var wire 1 0 SW[1]~input_o $end
$var wire 1 1 SW[2]~input_o $end
$var wire 1 2 inst4~0_combout $end
$var wire 1 3 inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0$
1#
0"
0%
1&
x'
1(
1)
1*
0+
1,
0-
0.
0/
00
01
02
13
$end
#30000
b1000 !
1.
#60000
b1100 !
b100 !
11
0.
03
12
1+
0,
0#
1"
#80000
b1100 !
1.
#100000
b1110 !
b1010 !
b10 !
10
01
0.
13
02
0+
1,
1#
0"
#140000
b1010 !
1.
#170000
b1110 !
b110 !
11
0.
#180000
b1110 !
1.
03
12
1+
0,
0#
1"
#200000
b1111 !
b1101 !
b1001 !
b1 !
00
01
0.
1/
1-
1$
02
0+
0"
#230000
b1001 !
1.
#260000
b1101 !
b101 !
11
0.
#280000
b1101 !
1.
#300000
b1111 !
b1011 !
b11 !
10
01
0.
#340000
b1011 !
1.
#370000
b1111 !
b111 !
11
0.
#380000
b1111 !
1.
#400000
b1110 !
b1100 !
b1000 !
b0 !
00
01
0.
0/
0-
0$
13
1,
1#
#1000000
