

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Mon Aug 21 21:08:09 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _TRISBbits	set	3987
    48                           
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   007FE8                     __pcinit:
    53                           	callstack 0
    54   007FE8                     start_initialization:
    55                           	callstack 0
    56   007FE8                     __initialization:
    57                           	callstack 0
    58   007FE8                     end_of_initialization:
    59                           	callstack 0
    60   007FE8                     __end_of__initialization:
    61                           	callstack 0
    62   007FE8  0100               	movlb	0
    63   007FEA  EFF7  F03F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 19 in file "main.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		cstack
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    89 ;;      Params:         0       0       0       0       0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; Hardware stack levels required when called: 1
    95 ;; This function calls:
    96 ;;		_Configurations
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   007FEE                     __ptext0:
   104                           	callstack 0
   105   007FEE                     _main:
   106                           	callstack 30
   107   007FEE                     
   108                           ;main.c: 22:     Configurations();
   109   007FEE  ECFB  F03F         	call	_Configurations	;wreg free
   110   007FF2  EF00  F000         	goto	start
   111   007FF6                     __end_of_main:
   112                           	callstack 0
   113                           
   114 ;; *************** function _Configurations *****************
   115 ;; Defined at:
   116 ;;		line 28 in file "main.c"
   117 ;; Parameters:    Size  Location     Type
   118 ;;		None
   119 ;; Auto vars:     Size  Location     Type
   120 ;;		None
   121 ;; Return value:  Size  Location     Type
   122 ;;                  1    wreg      void 
   123 ;; Registers used:
   124 ;;		None
   125 ;; Tracked objects:
   126 ;;		On entry : 0/0
   127 ;;		On exit  : 0/0
   128 ;;		Unchanged: 0/0
   129 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   130 ;;      Params:         0       0       0       0       0       0       0       0       0
   131 ;;      Locals:         0       0       0       0       0       0       0       0       0
   132 ;;      Temps:          0       0       0       0       0       0       0       0       0
   133 ;;      Totals:         0       0       0       0       0       0       0       0       0
   134 ;;Total ram usage:        0 bytes
   135 ;; Hardware stack levels used: 1
   136 ;; This function calls:
   137 ;;		Nothing
   138 ;; This function is called by:
   139 ;;		_main
   140 ;; This function uses a non-reentrant model
   141 ;;
   142                           
   143                           	psect	text1
   144   007FF6                     __ptext1:
   145                           	callstack 0
   146   007FF6                     _Configurations:
   147                           	callstack 30
   148   007FF6                     
   149                           ;main.c: 31:     TRISBbits.RB0 = 1;
   150   007FF6  8093               	bsf	147,0,c	;volatile
   151                           
   152                           ;main.c: 32:     TRISBbits.RB1 = 1;
   153   007FF8  8293               	bsf	147,1,c	;volatile
   154                           
   155                           ;main.c: 34:     TRISBbits.RB2 = 0;
   156   007FFA  9493               	bcf	147,2,c	;volatile
   157                           
   158                           ;main.c: 35:     TRISBbits.RB3 = 0;
   159   007FFC  9693               	bcf	147,3,c	;volatile
   160   007FFE  0012               	return		;funcret
   161   008000                     __end_of_Configurations:
   162                           	callstack 0
   163   000000                     
   164                           	psect	rparam
   165   000000                     
   166                           	psect	config
   167                           
   168                           ;Config register CONFIG1L @ 0x300000
   169                           ;	PLL Prescaler Selection bits
   170                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   171                           ;	System Clock Postscaler Selection bits
   172                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   173                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   174                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   175   300000                     	org	3145728
   176   300000  00                 	db	0
   177                           
   178                           ;Config register CONFIG1H @ 0x300001
   179                           ;	Oscillator Selection bits
   180                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   181                           ;	Fail-Safe Clock Monitor Enable bit
   182                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   183                           ;	Internal/External Oscillator Switchover bit
   184                           ;	IESO = OFF, Oscillator Switchover mode disabled
   185   300001                     	org	3145729
   186   300001  0B                 	db	11
   187                           
   188                           ;Config register CONFIG2L @ 0x300002
   189                           ;	Power-up Timer Enable bit
   190                           ;	PWRT = OFF, PWRT disabled
   191                           ;	Brown-out Reset Enable bits
   192                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   193                           ;	Brown-out Reset Voltage bits
   194                           ;	BORV = 3, Minimum setting 2.05V
   195                           ;	USB Voltage Regulator Enable bit
   196                           ;	VREGEN = OFF, USB voltage regulator disabled
   197   300002                     	org	3145730
   198   300002  1F                 	db	31
   199                           
   200                           ;Config register CONFIG2H @ 0x300003
   201                           ;	Watchdog Timer Enable bit
   202                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   203                           ;	Watchdog Timer Postscale Select bits
   204                           ;	WDTPS = 32768, 1:32768
   205   300003                     	org	3145731
   206   300003  1E                 	db	30
   207                           
   208                           ; Padding undefined space
   209   300004                     	org	3145732
   210   300004  FF                 	db	255
   211                           
   212                           ;Config register CONFIG3H @ 0x300005
   213                           ;	CCP2 MUX bit
   214                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   215                           ;	PORTB A/D Enable bit
   216                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   217                           ;	Low-Power Timer 1 Oscillator Enable bit
   218                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   219                           ;	MCLR Pin Enable bit
   220                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   221   300005                     	org	3145733
   222   300005  83                 	db	131
   223                           
   224                           ;Config register CONFIG4L @ 0x300006
   225                           ;	Stack Full/Underflow Reset Enable bit
   226                           ;	STVREN = ON, Stack full/underflow will cause Reset
   227                           ;	Single-Supply ICSP Enable bit
   228                           ;	LVP = OFF, Single-Supply ICSP disabled
   229                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   230                           ;	ICPRT = OFF, ICPORT disabled
   231                           ;	Extended Instruction Set Enable bit
   232                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   233                           ;	Background Debugger Enable bit
   234                           ;	DEBUG = 0x1, unprogrammed default
   235   300006                     	org	3145734
   236   300006  81                 	db	129
   237                           
   238                           ; Padding undefined space
   239   300007                     	org	3145735
   240   300007  FF                 	db	255
   241                           
   242                           ;Config register CONFIG5L @ 0x300008
   243                           ;	Code Protection bit
   244                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   245                           ;	Code Protection bit
   246                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   247                           ;	Code Protection bit
   248                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   249                           ;	Code Protection bit
   250                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   251   300008                     	org	3145736
   252   300008  0F                 	db	15
   253                           
   254                           ;Config register CONFIG5H @ 0x300009
   255                           ;	Boot Block Code Protection bit
   256                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   257                           ;	Data EEPROM Code Protection bit
   258                           ;	CPD = OFF, Data EEPROM is not code-protected
   259   300009                     	org	3145737
   260   300009  C0                 	db	192
   261                           
   262                           ;Config register CONFIG6L @ 0x30000A
   263                           ;	Write Protection bit
   264                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   265                           ;	Write Protection bit
   266                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   267                           ;	Write Protection bit
   268                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   269                           ;	Write Protection bit
   270                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   271   30000A                     	org	3145738
   272   30000A  0F                 	db	15
   273                           
   274                           ;Config register CONFIG6H @ 0x30000B
   275                           ;	Configuration Register Write Protection bit
   276                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   277                           ;	Boot Block Write Protection bit
   278                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   279                           ;	Data EEPROM Write Protection bit
   280                           ;	WRTD = OFF, Data EEPROM is not write-protected
   281   30000B                     	org	3145739
   282   30000B  E0                 	db	224
   283                           
   284                           ;Config register CONFIG7L @ 0x30000C
   285                           ;	Table Read Protection bit
   286                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   287                           ;	Table Read Protection bit
   288                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   289                           ;	Table Read Protection bit
   290                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   291                           ;	Table Read Protection bit
   292                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   293   30000C                     	org	3145740
   294   30000C  0F                 	db	15
   295                           
   296                           ;Config register CONFIG7H @ 0x30000D
   297                           ;	Boot Block Table Read Protection bit
   298                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   299   30000D                     	org	3145741
   300   30000D  40                 	db	64
   301                           tosu	equ	0xFFF
   302                           tosh	equ	0xFFE
   303                           tosl	equ	0xFFD
   304                           stkptr	equ	0xFFC
   305                           pclatu	equ	0xFFB
   306                           pclath	equ	0xFFA
   307                           pcl	equ	0xFF9
   308                           tblptru	equ	0xFF8
   309                           tblptrh	equ	0xFF7
   310                           tblptrl	equ	0xFF6
   311                           tablat	equ	0xFF5
   312                           prodh	equ	0xFF4
   313                           prodl	equ	0xFF3
   314                           indf0	equ	0xFEF
   315                           postinc0	equ	0xFEE
   316                           postdec0	equ	0xFED
   317                           preinc0	equ	0xFEC
   318                           plusw0	equ	0xFEB
   319                           fsr0h	equ	0xFEA
   320                           fsr0l	equ	0xFE9
   321                           wreg	equ	0xFE8
   322                           indf1	equ	0xFE7
   323                           postinc1	equ	0xFE6
   324                           postdec1	equ	0xFE5
   325                           preinc1	equ	0xFE4
   326                           plusw1	equ	0xFE3
   327                           fsr1h	equ	0xFE2
   328                           fsr1l	equ	0xFE1
   329                           bsr	equ	0xFE0
   330                           indf2	equ	0xFDF
   331                           postinc2	equ	0xFDE
   332                           postdec2	equ	0xFDD
   333                           preinc2	equ	0xFDC
   334                           plusw2	equ	0xFDB
   335                           fsr2h	equ	0xFDA
   336                           fsr2l	equ	0xFD9
   337                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                     _Configurations
 ---------------------------------------------------------------------------------
 (1) _Configurations                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Configurations

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6C      0       0      21        0.0%
BITBIGSFRl          33      0       0      22        0.0%
BIGRAM             7FF      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Mon Aug 21 21:08:09 2023

                      l9 7FF2                       l12 7FFE                      l690 7FEE  
                    l688 7FF6                     _main 7FEE                     start 0000  
           ___param_bank 0000                    ?_main 0000          __initialization 7FE8  
           __end_of_main 7FF6                   ??_main 0000            __activetblptr 0000  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FE8  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FE8                  __ramtop 0800  
                __ptext0 7FEE                  __ptext1 7FF6     end_of_initialization 7FE8  
              _TRISBbits 0F93      start_initialization 7FE8           _Configurations 7FF6  
 __end_of_Configurations 8000          ?_Configurations 0000                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000         ??_Configurations 0000  
