<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_rw_reg_buf_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="classes.html"><span>Alphabetical&nbsp;List</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>octeon_rw_reg_buf_t Struct Reference</h1><!-- doxytag: class="octeon_rw_reg_buf_t" --><code>#include &lt;<a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>&gt;</code>
<p>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure used to pass register address and values to write/read. 
<p>
This structure is passed by user apps to pass parameters to register read/write ioctls. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01295">1295</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__rw__reg__buf__t.html#886b70cd5d57007c12049ea217bc4f99">oct_id</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The octeon device to which the ioctl operation should be sent.  <a href="#886b70cd5d57007c12049ea217bc4f99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="cavium__defs_8h.html#9f29abf9e75f8b37e2159819f61ec047">octeon_reg_type_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__rw__reg__buf__t.html#26469a6214ac2572e3b1e16bd6ea5518">type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type of PCI space in which the register in mapped.  <a href="#26469a6214ac2572e3b1e16bd6ea5518"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__rw__reg__buf__t.html#debc438b5f458cf82ffd575a8fec2946">addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of the register to read/write.  <a href="#debc438b5f458cf82ffd575a8fec2946"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__rw__reg__buf__t.html#618d1b4799b486cd532c2fe81d7204ec">val</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value to write OR Value read from register.  <a href="#618d1b4799b486cd532c2fe81d7204ec"></a><br></td></tr>
</table>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="debc438b5f458cf82ffd575a8fec2946"></a><!-- doxytag: member="octeon_rw_reg_buf_t::addr" ref="debc438b5f458cf82ffd575a8fec2946" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structocteon__rw__reg__buf__t.html#debc438b5f458cf82ffd575a8fec2946">octeon_rw_reg_buf_t::addr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address of the register to read/write. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01304">1304</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="886b70cd5d57007c12049ea217bc4f99"></a><!-- doxytag: member="octeon_rw_reg_buf_t::oct_id" ref="886b70cd5d57007c12049ea217bc4f99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structocteon__rw__reg__buf__t.html#886b70cd5d57007c12049ea217bc4f99">octeon_rw_reg_buf_t::oct_id</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The octeon device to which the ioctl operation should be sent. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01298">1298</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="26469a6214ac2572e3b1e16bd6ea5518"></a><!-- doxytag: member="octeon_rw_reg_buf_t::type" ref="26469a6214ac2572e3b1e16bd6ea5518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cavium__defs_8h.html#9f29abf9e75f8b37e2159819f61ec047">octeon_reg_type_t</a> <a class="el" href="structocteon__rw__reg__buf__t.html#26469a6214ac2572e3b1e16bd6ea5518">octeon_rw_reg_buf_t::type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Type of PCI space in which the register in mapped. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01301">1301</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="618d1b4799b486cd532c2fe81d7204ec"></a><!-- doxytag: member="octeon_rw_reg_buf_t::val" ref="618d1b4799b486cd532c2fe81d7204ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structocteon__rw__reg__buf__t.html#618d1b4799b486cd532c2fe81d7204ec">octeon_rw_reg_buf_t::val</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Value to write OR Value read from register. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01307">1307</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:41:00 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
