
Sandbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a33c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800a4d0  0800a4d0  0001a4d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a93c  0800a93c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a93c  0800a93c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a93c  0800a93c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a93c  0800a93c  0001a93c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a944  0800a944  0001a944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a948  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  200001e0  0800ab28  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000698  0800ab28  00020698  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c53  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033a6  00000000  00000000  00039e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0003d210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001358  00000000  00000000  0003e6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e803  00000000  00000000  0003fa18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001923c  00000000  00000000  0005e21b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b13d6  00000000  00000000  00077457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012882d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006934  00000000  00000000  00128880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4b4 	.word	0x0800a4b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a4b4 	.word	0x0800a4b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <serial_add_char>:

static Buffer BufferSerialInstance;


void serial_add_char(unsigned char c)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
	BufferSerialInstance.AddChar(c);
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4803      	ldr	r0, [pc, #12]	; (8000bc4 <serial_add_char+0x1c>)
 8000bb8:	f000 f81e 	bl	8000bf8 <_ZN6Buffer7AddCharEh>
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200001fc 	.word	0x200001fc

08000bc8 <_ZN6BufferC1Ev>:


Buffer::Buffer()
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	23ff      	movs	r3, #255	; 0xff
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	2100      	movs	r1, #0
 8000bda:	f006 fdbf 	bl	800775c <memset>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2200      	movs	r2, #0
 8000be2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
{}
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <_ZN6Buffer7AddCharEh>:

void Buffer::AddChar(unsigned char c)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	70fb      	strb	r3, [r7, #3]
	buf[index_in] = c;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	78f9      	ldrb	r1, [r7, #3]
 8000c0e:	54d1      	strb	r1, [r2, r3]
	index_in++;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000c16:	1c5a      	adds	r2, r3, #1
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	index_in = index_in % BUFF_SIZE;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <_ZN6Buffer7AddCharEh+0x50>)
 8000c26:	fba3 2301 	umull	r2, r3, r3, r1
 8000c2a:	09da      	lsrs	r2, r3, #7
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	021b      	lsls	r3, r3, #8
 8000c30:	1a9b      	subs	r3, r3, r2
 8000c32:	1aca      	subs	r2, r1, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	80808081 	.word	0x80808081

08000c4c <_Z41__static_initialization_and_destruction_0ii>:
	{
		c = ReadChar();
		str[i] = c;
		i++;
	}
}
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d107      	bne.n	8000c6c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d102      	bne.n	8000c6c <_Z41__static_initialization_and_destruction_0ii+0x20>
static Buffer BufferSerialInstance;
 8000c66:	4803      	ldr	r0, [pc, #12]	; (8000c74 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000c68:	f7ff ffae 	bl	8000bc8 <_ZN6BufferC1Ev>
}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	200001fc 	.word	0x200001fc

08000c78 <_GLOBAL__sub_I_serial_add_char>:
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000c80:	2001      	movs	r0, #1
 8000c82:	f7ff ffe3 	bl	8000c4c <_Z41__static_initialization_and_destruction_0ii>
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <SF04_CheckCrc>:
// nbrOfBytes checksum is built for n bytes of data
// checksum expected checksum
//return: error: CHECKSUM_ERROR = checksum does not match
// 0 = checksum matches
//============================================================
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	70fb      	strb	r3, [r7, #3]
 8000c94:	4613      	mov	r3, r2
 8000c96:	70bb      	strb	r3, [r7, #2]
    uint8_t crc = 0xFF;
 8000c98:	23ff      	movs	r3, #255	; 0xff
 8000c9a:	73fb      	strb	r3, [r7, #15]
    uint8_t byteCtr;
    //calculates 8-Bit checksum with given polynomial
    for (byteCtr = 0; byteCtr < nbrOfBytes; ++byteCtr)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	73bb      	strb	r3, [r7, #14]
 8000ca0:	e021      	b.n	8000ce6 <SF04_CheckCrc+0x5e>
    {
        crc ^= (data[byteCtr]);
 8000ca2:	7bbb      	ldrb	r3, [r7, #14]
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	781a      	ldrb	r2, [r3, #0]
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	4053      	eors	r3, r2
 8000cae:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 8; bit > 0; --bit)
 8000cb0:	2308      	movs	r3, #8
 8000cb2:	737b      	strb	r3, [r7, #13]
 8000cb4:	e011      	b.n	8000cda <SF04_CheckCrc+0x52>
        {
            if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8000cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	da07      	bge.n	8000cce <SF04_CheckCrc+0x46>
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000cc8:	b25b      	sxtb	r3, r3
 8000cca:	73fb      	strb	r3, [r7, #15]
 8000ccc:	e002      	b.n	8000cd4 <SF04_CheckCrc+0x4c>
            else crc = (crc << 1);
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 8; bit > 0; --bit)
 8000cd4:	7b7b      	ldrb	r3, [r7, #13]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	737b      	strb	r3, [r7, #13]
 8000cda:	7b7b      	ldrb	r3, [r7, #13]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1ea      	bne.n	8000cb6 <SF04_CheckCrc+0x2e>
    for (byteCtr = 0; byteCtr < nbrOfBytes; ++byteCtr)
 8000ce0:	7bbb      	ldrb	r3, [r7, #14]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	73bb      	strb	r3, [r7, #14]
 8000ce6:	7bba      	ldrb	r2, [r7, #14]
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d3d9      	bcc.n	8000ca2 <SF04_CheckCrc+0x1a>
        }
    }
    if (crc != checksum) return CHECKSUM_ERROR;
 8000cee:	7bfa      	ldrb	r2, [r7, #15]
 8000cf0:	78bb      	ldrb	r3, [r7, #2]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d001      	beq.n	8000cfa <SF04_CheckCrc+0x72>
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	e000      	b.n	8000cfc <SF04_CheckCrc+0x74>
    else return 0;
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <SF04_CalcCrc>:
// nbrOfBytes checksum is built for n bytes of data
// checksum expected checksum
//return: error: CHECKSUM_ERROR = checksum does not match
// 0 = checksum matches
//============================================================
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0xFF;
 8000d14:	23ff      	movs	r3, #255	; 0xff
 8000d16:	73fb      	strb	r3, [r7, #15]
    uint8_t byteCtr;
    //calculates 8-Bit checksum with given polynomial
    for (byteCtr = 0; byteCtr < nbrOfBytes; ++byteCtr)
 8000d18:	2300      	movs	r3, #0
 8000d1a:	73bb      	strb	r3, [r7, #14]
 8000d1c:	e021      	b.n	8000d62 <SF04_CalcCrc+0x5a>
    {
        crc ^= (data[byteCtr]);
 8000d1e:	7bbb      	ldrb	r3, [r7, #14]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	4413      	add	r3, r2
 8000d24:	781a      	ldrb	r2, [r3, #0]
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	4053      	eors	r3, r2
 8000d2a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 8; bit > 0; --bit)
 8000d2c:	2308      	movs	r3, #8
 8000d2e:	737b      	strb	r3, [r7, #13]
 8000d30:	e011      	b.n	8000d56 <SF04_CalcCrc+0x4e>
        {
            if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8000d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	da07      	bge.n	8000d4a <SF04_CalcCrc+0x42>
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	b25b      	sxtb	r3, r3
 8000d40:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000d44:	b25b      	sxtb	r3, r3
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	e002      	b.n	8000d50 <SF04_CalcCrc+0x48>
            else crc = (crc << 1);
 8000d4a:	7bfb      	ldrb	r3, [r7, #15]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 8; bit > 0; --bit)
 8000d50:	7b7b      	ldrb	r3, [r7, #13]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	737b      	strb	r3, [r7, #13]
 8000d56:	7b7b      	ldrb	r3, [r7, #13]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d1ea      	bne.n	8000d32 <SF04_CalcCrc+0x2a>
    for (byteCtr = 0; byteCtr < nbrOfBytes; ++byteCtr)
 8000d5c:	7bbb      	ldrb	r3, [r7, #14]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	73bb      	strb	r3, [r7, #14]
 8000d62:	7bba      	ldrb	r2, [r7, #14]
 8000d64:	78fb      	ldrb	r3, [r7, #3]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d3d9      	bcc.n	8000d1e <SF04_CalcCrc+0x16>
        }
    }
    return crc;
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(huart, UART3_rxBuffer, 1, 100);
 8000d80:	2364      	movs	r3, #100	; 0x64
 8000d82:	2201      	movs	r2, #1
 8000d84:	4908      	ldr	r1, [pc, #32]	; (8000da8 <HAL_UART_RxCpltCallback+0x30>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f005 fb41 	bl	800640e <HAL_UART_Transmit>
    serial_add_char(UART3_rxBuffer[0]);
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_UART_RxCpltCallback+0x30>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ff09 	bl	8000ba8 <serial_add_char>
    HAL_UART_Receive_IT(huart, UART3_rxBuffer, 1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	4903      	ldr	r1, [pc, #12]	; (8000da8 <HAL_UART_RxCpltCallback+0x30>)
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f005 fbcb 	bl	8006536 <HAL_UART_Receive_IT>
}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000434 	.word	0x20000434

08000dac <printFloats>:
  // RX Done .. Do Something!
}


void printFloats(float in[], int size)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b09a      	sub	sp, #104	; 0x68
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
    char buffer[80]="";
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	f107 0318 	add.w	r3, r7, #24
 8000dbe:	224c      	movs	r2, #76	; 0x4c
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f006 fcca 	bl	800775c <memset>

    for (int i = 0; i < size; i++)
 8000dc8:	2300      	movs	r3, #0
 8000dca:	667b      	str	r3, [r7, #100]	; 0x64
 8000dcc:	e019      	b.n	8000e02 <printFloats+0x56>
    {
        char txt[10];
        sprintf(txt, "%.2f ", in[i]);
 8000dce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fbb5 	bl	8000548 <__aeabi_f2d>
 8000dde:	4602      	mov	r2, r0
 8000de0:	460b      	mov	r3, r1
 8000de2:	f107 0008 	add.w	r0, r7, #8
 8000de6:	4919      	ldr	r1, [pc, #100]	; (8000e4c <printFloats+0xa0>)
 8000de8:	f007 f92a 	bl	8008040 <siprintf>
        strcat(buffer, txt);
 8000dec:	f107 0208 	add.w	r2, r7, #8
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4611      	mov	r1, r2
 8000df6:	4618      	mov	r0, r3
 8000df8:	f007 f942 	bl	8008080 <strcat>
    for (int i = 0; i < size; i++)
 8000dfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dfe:	3301      	adds	r3, #1
 8000e00:	667b      	str	r3, [r7, #100]	; 0x64
 8000e02:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	dbe1      	blt.n	8000dce <printFloats+0x22>
    }
    strcat(buffer, "\n");
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff f9de 	bl	80001d0 <strlen>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	4413      	add	r3, r2
 8000e1e:	490c      	ldr	r1, [pc, #48]	; (8000e50 <printFloats+0xa4>)
 8000e20:	461a      	mov	r2, r3
 8000e22:	460b      	mov	r3, r1
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	8013      	strh	r3, [r2, #0]
    HAL_UART_Transmit(&huart3, buffer, strlen(buffer), 100);
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff f9cf 	bl	80001d0 <strlen>
 8000e32:	4603      	mov	r3, r0
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	f107 0114 	add.w	r1, r7, #20
 8000e3a:	2364      	movs	r3, #100	; 0x64
 8000e3c:	4805      	ldr	r0, [pc, #20]	; (8000e54 <printFloats+0xa8>)
 8000e3e:	f005 fae6 	bl	800640e <HAL_UART_Transmit>
}
 8000e42:	bf00      	nop
 8000e44:	3768      	adds	r7, #104	; 0x68
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	0800a4d0 	.word	0x0800a4d0
 8000e50:	0800a4d8 	.word	0x0800a4d8
 8000e54:	20000318 	.word	0x20000318

08000e58 <Tick_1ms>:
	buffer [size] = '\0';
	HAL_UART_Transmit(&huart3, buffer, strlen(buffer), 100);
}

void Tick_1ms()
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
    //I2C reading
    //HAL_I2C_Master_Transmit_IT (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint8_t * pData, uint16_t Size);
    //HAL_I2C_Master_Receive_IT (&hi2c1, 0x2E, rcv_txt, 2);
    //HAL_I2C_IsDeviceReady (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout);

}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <RawToCalOffset>:

const int32_t PRESSURE_OFFSET   = 300;
const int32_t PRESSURE_GAIN     = 60000;

int32_t RawToCalOffset(int32_t raw, int32_t offset, int32_t gain_1000)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
    return (((raw - offset) * gain_1000) / 1000);
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	fb02 f303 	mul.w	r3, r2, r3
 8000e80:	4a05      	ldr	r2, [pc, #20]	; (8000e98 <RawToCalOffset+0x30>)
 8000e82:	fb82 1203 	smull	r1, r2, r2, r3
 8000e86:	1192      	asrs	r2, r2, #6
 8000e88:	17db      	asrs	r3, r3, #31
 8000e8a:	1ad3      	subs	r3, r2, r3
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	10624dd3 	.word	0x10624dd3

08000e9c <RawToCal>:

int32_t RawToCal(int32_t raw, int32_t max_cal, int32_t max_raw)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
    return (raw * max_cal) / max_raw;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	fb02 f203 	mul.w	r2, r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
	...

08000ec4 <UpdatePWM>:

void UpdatePWM(uint32_t per1000)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
    TIM15->CCR1 = (per1000 * 2400) /1000;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8000ed2:	fb02 f303 	mul.w	r3, r2, r3
 8000ed6:	4a06      	ldr	r2, [pc, #24]	; (8000ef0 <UpdatePWM+0x2c>)
 8000ed8:	4906      	ldr	r1, [pc, #24]	; (8000ef4 <UpdatePWM+0x30>)
 8000eda:	fba1 1303 	umull	r1, r3, r1, r3
 8000ede:	099b      	lsrs	r3, r3, #6
 8000ee0:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40014000 	.word	0x40014000
 8000ef4:	10624dd3 	.word	0x10624dd3

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b09a      	sub	sp, #104	; 0x68
 8000efc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f001 f82b 	bl	8001f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f9b9 	bl	8001278 <SystemClock_Config>
  //MX_USART3_UART_Init();
  //MX_DAC_Init();
  //MX_I2C1_Init();
  //MX_TIM15_Init();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f06:	2003      	movs	r0, #3
 8000f08:	f001 ffa6 	bl	8002e58 <HAL_NVIC_SetPriorityGrouping>
  // ??? TODO: !!! Comment in MX_DMA_Init() : HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn); --> No interrupt required

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0c:	f000 fc1e 	bl	800174c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f10:	f000 fb9e 	bl	8001650 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f14:	f000 fa14 	bl	8001340 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000f18:	f000 fbca 	bl	80016b0 <MX_USART3_UART_Init>
  MX_DMA_Init();
 8000f1c:	f000 fbf8 	bl	8001710 <MX_DMA_Init>
  MX_DAC_Init();
 8000f20:	f000 fa94 	bl	800144c <MX_DAC_Init>
  MX_I2C1_Init();
 8000f24:	f000 fac6 	bl	80014b4 <MX_I2C1_Init>
  MX_TIM15_Init();
 8000f28:	f000 fb04 	bl	8001534 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  UpdatePWM(300);
 8000f2c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f30:	f7ff ffc8 	bl	8000ec4 <UpdatePWM>
  TIM15->CCER |= TIM_CCER_CC1E;
 8000f34:	4bbb      	ldr	r3, [pc, #748]	; (8001224 <main+0x32c>)
 8000f36:	6a1b      	ldr	r3, [r3, #32]
 8000f38:	4aba      	ldr	r2, [pc, #744]	; (8001224 <main+0x32c>)
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	6213      	str	r3, [r2, #32]
  HAL_TIMEx_PWMN_Start(&htim15, HAL_TIM_ACTIVE_CHANNEL_1);
 8000f40:	2101      	movs	r1, #1
 8000f42:	48b9      	ldr	r0, [pc, #740]	; (8001228 <main+0x330>)
 8000f44:	f005 f874 	bl	8006030 <HAL_TIMEx_PWMN_Start>

  // !!! Start UART before ADC  !!! ////////
  HAL_UART_Receive_IT(&huart3, UART3_rxBuffer, 1);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	49b8      	ldr	r1, [pc, #736]	; (800122c <main+0x334>)
 8000f4c:	48b8      	ldr	r0, [pc, #736]	; (8001230 <main+0x338>)
 8000f4e:	f005 faf2 	bl	8006536 <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000f52:	2204      	movs	r2, #4
 8000f54:	49b7      	ldr	r1, [pc, #732]	; (8001234 <main+0x33c>)
 8000f56:	48b8      	ldr	r0, [pc, #736]	; (8001238 <main+0x340>)
 8000f58:	f001 fa2c 	bl	80023b4 <HAL_ADC_Start_DMA>

  uint8_t test[3] = {0xBE, 0xEF, 0x00};
 8000f5c:	4ab7      	ldr	r2, [pc, #732]	; (800123c <main+0x344>)
 8000f5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	4611      	mov	r1, r2
 8000f66:	8019      	strh	r1, [r3, #0]
 8000f68:	3302      	adds	r3, #2
 8000f6a:	0c12      	lsrs	r2, r2, #16
 8000f6c:	701a      	strb	r2, [r3, #0]
  uint8_t crc = SF04_CalcCrc (test, 2);
 8000f6e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f72:	2102      	movs	r1, #2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fec7 	bl	8000d08 <SF04_CalcCrc>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  test[2] = crc;
 8000f80:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8000f84:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

  uint8_t cmd[3] = {0x36, 0x08, 0x00};
 8000f88:	4aad      	ldr	r2, [pc, #692]	; (8001240 <main+0x348>)
 8000f8a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f8e:	6812      	ldr	r2, [r2, #0]
 8000f90:	4611      	mov	r1, r2
 8000f92:	8019      	strh	r1, [r3, #0]
 8000f94:	3302      	adds	r3, #2
 8000f96:	0c12      	lsrs	r2, r2, #16
 8000f98:	701a      	strb	r2, [r3, #0]
  crc = SF04_CalcCrc (cmd, 2);
 8000f9a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff feb1 	bl	8000d08 <SF04_CalcCrc>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  cmd[2] = crc;
 8000fac:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8000fb0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

  uint8_t cmd_status[3] = {0xE1, 0x02, 0x00};
 8000fb4:	4aa3      	ldr	r2, [pc, #652]	; (8001244 <main+0x34c>)
 8000fb6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fba:	6812      	ldr	r2, [r2, #0]
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	8019      	strh	r1, [r3, #0]
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	0c12      	lsrs	r2, r2, #16
 8000fc4:	701a      	strb	r2, [r3, #0]
  crc = SF04_CalcCrc (cmd_status, 2);
 8000fc6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fca:	2102      	movs	r1, #2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe9b 	bl	8000d08 <SF04_CalcCrc>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  cmd_status[2] = crc;
 8000fd8:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8000fdc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

  HAL_Delay(200);
 8000fe0:	20c8      	movs	r0, #200	; 0xc8
 8000fe2:	f001 f81f 	bl	8002024 <HAL_Delay>

  uint8_t i2c_state = I2C_INIT;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char buffer [50];
  while (1)
  {
	  HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	; 0x64
 8000fee:	f001 f819 	bl	8002024 <HAL_Delay>

	  if (i2c_state == I2C_INIT)
 8000ff2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d137      	bne.n	800106a <main+0x172>
	  {
	      uint8_t status = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	      HAL_Delay(100);
 8001000:	2064      	movs	r0, #100	; 0x64
 8001002:	f001 f80f 	bl	8002024 <HAL_Delay>
          status = HAL_I2C_Master_Transmit(&hi2c1, SFM3219_ADDRESS<<1, cmd, 3, 1000);
 8001006:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800100a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	2303      	movs	r3, #3
 8001012:	215c      	movs	r1, #92	; 0x5c
 8001014:	488c      	ldr	r0, [pc, #560]	; (8001248 <main+0x350>)
 8001016:	f002 fc2f 	bl	8003878 <HAL_I2C_Master_Transmit>
 800101a:	4603      	mov	r3, r0
 800101c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
          if (status == HAL_OK)
 8001020:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001024:	2b00      	cmp	r3, #0
 8001026:	d106      	bne.n	8001036 <main+0x13e>
          {
              i2c_cnt_errors = 0;
 8001028:	4b88      	ldr	r3, [pc, #544]	; (800124c <main+0x354>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
              i2c_state = I2C_READ;
 800102e:	2301      	movs	r3, #1
 8001030:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001034:	e073      	b.n	800111e <main+0x226>
          }
          else
          {
              i2c_cnt_errors += 1;
 8001036:	4b85      	ldr	r3, [pc, #532]	; (800124c <main+0x354>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4b83      	ldr	r3, [pc, #524]	; (800124c <main+0x354>)
 8001040:	701a      	strb	r2, [r3, #0]
              sprintf (buffer, "!!! I2C Init Failure\n\0");
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	4982      	ldr	r1, [pc, #520]	; (8001250 <main+0x358>)
 8001048:	4618      	mov	r0, r3
 800104a:	f006 fff9 	bl	8008040 <siprintf>
              HAL_UART_Transmit(&huart3, buffer, strlen(buffer), 100);
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff f8bc 	bl	80001d0 <strlen>
 8001058:	4603      	mov	r3, r0
 800105a:	b29a      	uxth	r2, r3
 800105c:	f107 0118 	add.w	r1, r7, #24
 8001060:	2364      	movs	r3, #100	; 0x64
 8001062:	4873      	ldr	r0, [pc, #460]	; (8001230 <main+0x338>)
 8001064:	f005 f9d3 	bl	800640e <HAL_UART_Transmit>
 8001068:	e059      	b.n	800111e <main+0x226>
          }
	  }
	  else if (i2c_state == I2C_READ)
 800106a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800106e:	2b01      	cmp	r3, #1
 8001070:	d155      	bne.n	800111e <main+0x226>
	  {
	      uint8_t status = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	      uint8_t i2c_rcv_buff[3] = {0x00, 0x00, 0x00};
 8001078:	4a76      	ldr	r2, [pc, #472]	; (8001254 <main+0x35c>)
 800107a:	463b      	mov	r3, r7
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	4611      	mov	r1, r2
 8001080:	8019      	strh	r1, [r3, #0]
 8001082:	3302      	adds	r3, #2
 8001084:	0c12      	lsrs	r2, r2, #16
 8001086:	701a      	strb	r2, [r3, #0]
	      status = HAL_I2C_Master_Receive(&hi2c1, SFM3219_ADDRESS<<1, i2c_rcv_buff, 3, 1000);
 8001088:	463a      	mov	r2, r7
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2303      	movs	r3, #3
 8001092:	215c      	movs	r1, #92	; 0x5c
 8001094:	486c      	ldr	r0, [pc, #432]	; (8001248 <main+0x350>)
 8001096:	f002 fce3 	bl	8003a60 <HAL_I2C_Master_Receive>
 800109a:	4603      	mov	r3, r0
 800109c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

	      if (status == HAL_OK)
 80010a0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d116      	bne.n	80010d6 <main+0x1de>
          {
	          if (SF04_CheckCrc (i2c_rcv_buff, 2, i2c_rcv_buff[2]) != CHECKSUM_ERROR)
 80010a8:	78ba      	ldrb	r2, [r7, #2]
 80010aa:	463b      	mov	r3, r7
 80010ac:	2102      	movs	r1, #2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fdea 	bl	8000c88 <SF04_CheckCrc>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	d02a      	beq.n	8001110 <main+0x218>
	          {
	              rawQout = (int16_t)(((uint16_t)i2c_rcv_buff[0])<<8 | i2c_rcv_buff[0]);
 80010ba:	783b      	ldrb	r3, [r7, #0]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	b21a      	sxth	r2, r3
 80010c0:	783b      	ldrb	r3, [r7, #0]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b63      	ldr	r3, [pc, #396]	; (8001258 <main+0x360>)
 80010cc:	601a      	str	r2, [r3, #0]
	              i2c_cnt_errors = 0;
 80010ce:	4b5f      	ldr	r3, [pc, #380]	; (800124c <main+0x354>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
 80010d4:	e01c      	b.n	8001110 <main+0x218>
	          }
          }
          else
          {
              rawQout = 0xFFFFFF;
 80010d6:	4b60      	ldr	r3, [pc, #384]	; (8001258 <main+0x360>)
 80010d8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80010dc:	601a      	str	r2, [r3, #0]
              i2c_cnt_errors += 1;
 80010de:	4b5b      	ldr	r3, [pc, #364]	; (800124c <main+0x354>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	4b59      	ldr	r3, [pc, #356]	; (800124c <main+0x354>)
 80010e8:	701a      	strb	r2, [r3, #0]
              sprintf (buffer, "!!! I2C Reading Failure\n\0");
 80010ea:	f107 0318 	add.w	r3, r7, #24
 80010ee:	495b      	ldr	r1, [pc, #364]	; (800125c <main+0x364>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f006 ffa5 	bl	8008040 <siprintf>
              HAL_UART_Transmit(&huart3, buffer, strlen(buffer), 100);
 80010f6:	f107 0318 	add.w	r3, r7, #24
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff f868 	bl	80001d0 <strlen>
 8001100:	4603      	mov	r3, r0
 8001102:	b29a      	uxth	r2, r3
 8001104:	f107 0118 	add.w	r1, r7, #24
 8001108:	2364      	movs	r3, #100	; 0x64
 800110a:	4849      	ldr	r0, [pc, #292]	; (8001230 <main+0x338>)
 800110c:	f005 f97f 	bl	800640e <HAL_UART_Transmit>
          }
	      if (i2c_cnt_errors > 20)
 8001110:	4b4e      	ldr	r3, [pc, #312]	; (800124c <main+0x354>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b14      	cmp	r3, #20
 8001116:	d902      	bls.n	800111e <main+0x226>
	      {
	          i2c_state = I2C_INIT;
 8001118:	2300      	movs	r3, #0
 800111a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	      }
	  }

	  cmd_target += 2;
 800111e:	4b50      	ldr	r3, [pc, #320]	; (8001260 <main+0x368>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	3302      	adds	r3, #2
 8001124:	4a4e      	ldr	r2, [pc, #312]	; (8001260 <main+0x368>)
 8001126:	6013      	str	r3, [r2, #0]
	  cmd_target = cmd_target % 4096;
 8001128:	4b4d      	ldr	r3, [pc, #308]	; (8001260 <main+0x368>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001130:	4a4b      	ldr	r2, [pc, #300]	; (8001260 <main+0x368>)
 8001132:	6013      	str	r3, [r2, #0]
	  DAC1->DHR12R1 = cmd_target;
 8001134:	4a4b      	ldr	r2, [pc, #300]	; (8001264 <main+0x36c>)
 8001136:	4b4a      	ldr	r3, [pc, #296]	; (8001260 <main+0x368>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	6093      	str	r3, [r2, #8]

	  //UpdatePWM(cmd_target%200);
	  UpdatePWM(200);
 800113c:	20c8      	movs	r0, #200	; 0xc8
 800113e:	f7ff fec1 	bl	8000ec4 <UpdatePWM>

	  Measures[MEAS_POUT]   = RawToCalOffset(adc_buf[ADC_A1_PA0_POUT], 2047, 42);
 8001142:	4b3c      	ldr	r3, [pc, #240]	; (8001234 <main+0x33c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	222a      	movs	r2, #42	; 0x2a
 8001148:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fe8b 	bl	8000e68 <RawToCalOffset>
 8001152:	4603      	mov	r3, r0
 8001154:	4a44      	ldr	r2, [pc, #272]	; (8001268 <main+0x370>)
 8001156:	6013      	str	r3, [r2, #0]
	  Measures[MEAS_QOUT]   = RawToCalOffset(rawQout, -24576, 588);
 8001158:	4b3f      	ldr	r3, [pc, #252]	; (8001258 <main+0x360>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f44f 7213 	mov.w	r2, #588	; 0x24c
 8001160:	4942      	ldr	r1, [pc, #264]	; (800126c <main+0x374>)
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fe80 	bl	8000e68 <RawToCalOffset>
 8001168:	4603      	mov	r3, r0
 800116a:	4a3f      	ldr	r2, [pc, #252]	; (8001268 <main+0x370>)
 800116c:	6053      	str	r3, [r2, #4]
	  Measures[MEAS_S_MOT]  = RawToCal(adc_buf[ADC_A7_PC1_S_MOT], MAX_SPEED, MAX_RAW_ADC);
 800116e:	4b31      	ldr	r3, [pc, #196]	; (8001234 <main+0x33c>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	4618      	mov	r0, r3
 8001174:	f64e 2360 	movw	r3, #60000	; 0xea60
 8001178:	f640 72ff 	movw	r2, #4095	; 0xfff
 800117c:	4619      	mov	r1, r3
 800117e:	f7ff fe8d 	bl	8000e9c <RawToCal>
 8001182:	4603      	mov	r3, r0
 8001184:	4a38      	ldr	r2, [pc, #224]	; (8001268 <main+0x370>)
 8001186:	6113      	str	r3, [r2, #16]
	  Measures[MEAS_I_MOT]  = RawToCal(adc_buf[ADC_A6_PC0_I_MOT], MAX_CURRENT, MAX_RAW_ADC);
 8001188:	4b2a      	ldr	r3, [pc, #168]	; (8001234 <main+0x33c>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	4618      	mov	r0, r3
 800118e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001192:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001196:	4619      	mov	r1, r3
 8001198:	f7ff fe80 	bl	8000e9c <RawToCal>
 800119c:	4603      	mov	r3, r0
 800119e:	4a32      	ldr	r2, [pc, #200]	; (8001268 <main+0x370>)
 80011a0:	60d3      	str	r3, [r2, #12]

	  float tick = HAL_GetTick();
 80011a2:	f000 ff33 	bl	800200c <HAL_GetTick>
 80011a6:	ee07 0a90 	vmov	s15, r0
 80011aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ae:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	  tick /= 1000;
 80011b2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011b6:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001270 <main+0x378>
 80011ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011be:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

	  float measures[5];
	  measures[0] = tick;
 80011c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011c4:	607b      	str	r3, [r7, #4]
	  measures[1] = ((float)Measures[MEAS_QOUT])/100;
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <main+0x370>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d2:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001274 <main+0x37c>
 80011d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011da:	edc7 7a02 	vstr	s15, [r7, #8]
	  measures[2] = ((float)Measures[MEAS_POUT]);
 80011de:	4b22      	ldr	r3, [pc, #136]	; (8001268 <main+0x370>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	ee07 3a90 	vmov	s15, r3
 80011e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ea:	edc7 7a03 	vstr	s15, [r7, #12]
	  measures[3] = ((float)Measures[MEAS_S_MOT]);
 80011ee:	4b1e      	ldr	r3, [pc, #120]	; (8001268 <main+0x370>)
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	ee07 3a90 	vmov	s15, r3
 80011f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011fa:	edc7 7a04 	vstr	s15, [r7, #16]
	  measures[4] = ((float)Measures[MEAS_I_MOT])/100;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <main+0x370>)
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	ee07 3a90 	vmov	s15, r3
 8001206:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800120a:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001274 <main+0x37c>
 800120e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001212:	edc7 7a05 	vstr	s15, [r7, #20]
	  printFloats(measures, 5);
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2105      	movs	r1, #5
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff fdc6 	bl	8000dac <printFloats>
  {
 8001220:	e6e4      	b.n	8000fec <main+0xf4>
 8001222:	bf00      	nop
 8001224:	40014000 	.word	0x40014000
 8001228:	200003e8 	.word	0x200003e8
 800122c:	20000434 	.word	0x20000434
 8001230:	20000318 	.word	0x20000318
 8001234:	200005f0 	.word	0x200005f0
 8001238:	20000534 	.word	0x20000534
 800123c:	0800a510 	.word	0x0800a510
 8001240:	0800a514 	.word	0x0800a514
 8001244:	0800a518 	.word	0x0800a518
 8001248:	2000039c 	.word	0x2000039c
 800124c:	20000304 	.word	0x20000304
 8001250:	0800a4dc 	.word	0x0800a4dc
 8001254:	0800a51c 	.word	0x0800a51c
 8001258:	20000308 	.word	0x20000308
 800125c:	0800a4f4 	.word	0x0800a4f4
 8001260:	20000000 	.word	0x20000000
 8001264:	40007400 	.word	0x40007400
 8001268:	20000598 	.word	0x20000598
 800126c:	ffffa000 	.word	0xffffa000
 8001270:	447a0000 	.word	0x447a0000
 8001274:	42c80000 	.word	0x42c80000

08001278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b09c      	sub	sp, #112	; 0x70
 800127c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001282:	2228      	movs	r2, #40	; 0x28
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f006 fa68 	bl	800775c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800128c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800129c:	463b      	mov	r3, r7
 800129e:	2234      	movs	r2, #52	; 0x34
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f006 fa5a 	bl	800775c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80012a8:	2303      	movs	r3, #3
 80012aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012b6:	2301      	movs	r3, #1
 80012b8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ba:	2310      	movs	r3, #16
 80012bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012be:	2302      	movs	r3, #2
 80012c0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012c6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 ff5c 	bl	8004190 <HAL_RCC_OscConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80012de:	f000 fab1 	bl	8001844 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e2:	230f      	movs	r3, #15
 80012e4:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e6:	2302      	movs	r3, #2
 80012e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012fc:	2102      	movs	r1, #2
 80012fe:	4618      	mov	r0, r3
 8001300:	f003 fe4e 	bl	8004fa0 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800130a:	f000 fa9b 	bl	8001844 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM15
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <SystemClock_Config+0xc4>)
 8001310:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 8001316:	2300      	movs	r3, #0
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 800131a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800131e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4618      	mov	r0, r3
 8001324:	f004 f872 	bl	800540c <HAL_RCCEx_PeriphCLKConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800132e:	f000 fa89 	bl	8001844 <Error_Handler>
  }
}
 8001332:	bf00      	nop
 8001334:	3770      	adds	r7, #112	; 0x70
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	000400a0 	.word	0x000400a0

08001340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001346:	463b      	mov	r3, r7
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
 8001354:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001356:	4b3c      	ldr	r3, [pc, #240]	; (8001448 <MX_ADC1_Init+0x108>)
 8001358:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800135c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800135e:	4b3a      	ldr	r3, [pc, #232]	; (8001448 <MX_ADC1_Init+0x108>)
 8001360:	2200      	movs	r2, #0
 8001362:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001364:	4b38      	ldr	r3, [pc, #224]	; (8001448 <MX_ADC1_Init+0x108>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800136a:	4b37      	ldr	r3, [pc, #220]	; (8001448 <MX_ADC1_Init+0x108>)
 800136c:	2201      	movs	r2, #1
 800136e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001370:	4b35      	ldr	r3, [pc, #212]	; (8001448 <MX_ADC1_Init+0x108>)
 8001372:	2201      	movs	r2, #1
 8001374:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001376:	4b34      	ldr	r3, [pc, #208]	; (8001448 <MX_ADC1_Init+0x108>)
 8001378:	2200      	movs	r2, #0
 800137a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800137e:	4b32      	ldr	r3, [pc, #200]	; (8001448 <MX_ADC1_Init+0x108>)
 8001380:	2200      	movs	r2, #0
 8001382:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001384:	4b30      	ldr	r3, [pc, #192]	; (8001448 <MX_ADC1_Init+0x108>)
 8001386:	2201      	movs	r2, #1
 8001388:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138a:	4b2f      	ldr	r3, [pc, #188]	; (8001448 <MX_ADC1_Init+0x108>)
 800138c:	2200      	movs	r2, #0
 800138e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001390:	4b2d      	ldr	r3, [pc, #180]	; (8001448 <MX_ADC1_Init+0x108>)
 8001392:	2204      	movs	r2, #4
 8001394:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001396:	4b2c      	ldr	r3, [pc, #176]	; (8001448 <MX_ADC1_Init+0x108>)
 8001398:	2201      	movs	r2, #1
 800139a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800139e:	4b2a      	ldr	r3, [pc, #168]	; (8001448 <MX_ADC1_Init+0x108>)
 80013a0:	2204      	movs	r2, #4
 80013a2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013a4:	4b28      	ldr	r3, [pc, #160]	; (8001448 <MX_ADC1_Init+0x108>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013aa:	4b27      	ldr	r3, [pc, #156]	; (8001448 <MX_ADC1_Init+0x108>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b0:	4825      	ldr	r0, [pc, #148]	; (8001448 <MX_ADC1_Init+0x108>)
 80013b2:	f000 fe79 	bl	80020a8 <HAL_ADC_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 80013bc:	f000 fa42 	bl	8001844 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013c0:	2301      	movs	r3, #1
 80013c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80013cc:	2303      	movs	r3, #3
 80013ce:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d8:	463b      	mov	r3, r7
 80013da:	4619      	mov	r1, r3
 80013dc:	481a      	ldr	r0, [pc, #104]	; (8001448 <MX_ADC1_Init+0x108>)
 80013de:	f001 f885 	bl	80024ec <HAL_ADC_ConfigChannel>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80013e8:	f000 fa2c 	bl	8001844 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80013ec:	2302      	movs	r3, #2
 80013ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013f0:	2302      	movs	r3, #2
 80013f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f4:	463b      	mov	r3, r7
 80013f6:	4619      	mov	r1, r3
 80013f8:	4813      	ldr	r0, [pc, #76]	; (8001448 <MX_ADC1_Init+0x108>)
 80013fa:	f001 f877 	bl	80024ec <HAL_ADC_ConfigChannel>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001404:	f000 fa1e 	bl	8001844 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001408:	2306      	movs	r3, #6
 800140a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800140c:	2303      	movs	r3, #3
 800140e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001410:	463b      	mov	r3, r7
 8001412:	4619      	mov	r1, r3
 8001414:	480c      	ldr	r0, [pc, #48]	; (8001448 <MX_ADC1_Init+0x108>)
 8001416:	f001 f869 	bl	80024ec <HAL_ADC_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001420:	f000 fa10 	bl	8001844 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001424:	2307      	movs	r3, #7
 8001426:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001428:	2304      	movs	r3, #4
 800142a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800142c:	463b      	mov	r3, r7
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_ADC1_Init+0x108>)
 8001432:	f001 f85b 	bl	80024ec <HAL_ADC_ConfigChannel>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800143c:	f000 fa02 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	3718      	adds	r7, #24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000534 	.word	0x20000534

0800144c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <MX_DAC_Init+0x5c>)
 800145e:	4a13      	ldr	r2, [pc, #76]	; (80014ac <MX_DAC_Init+0x60>)
 8001460:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001462:	4811      	ldr	r0, [pc, #68]	; (80014a8 <MX_DAC_Init+0x5c>)
 8001464:	f001 fd39 	bl	8002eda <HAL_DAC_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 800146e:	f000 f9e9 	bl	8001844 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2200      	movs	r2, #0
 800147e:	4619      	mov	r1, r3
 8001480:	4809      	ldr	r0, [pc, #36]	; (80014a8 <MX_DAC_Init+0x5c>)
 8001482:	f001 fd83 	bl	8002f8c <HAL_DAC_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 800148c:	f000 f9da 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  DAC1->DHR12R1 = cmd_target;
 8001490:	4a06      	ldr	r2, [pc, #24]	; (80014ac <MX_DAC_Init+0x60>)
 8001492:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <MX_DAC_Init+0x64>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6093      	str	r3, [r2, #8]
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001498:	2100      	movs	r1, #0
 800149a:	4803      	ldr	r0, [pc, #12]	; (80014a8 <MX_DAC_Init+0x5c>)
 800149c:	f001 fd3f 	bl	8002f1e <HAL_DAC_Start>
  /* USER CODE END DAC_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000584 	.word	0x20000584
 80014ac:	40007400 	.word	0x40007400
 80014b0:	20000000 	.word	0x20000000

080014b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <MX_I2C1_Init+0x74>)
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <MX_I2C1_Init+0x78>)
 80014bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80014be:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <MX_I2C1_Init+0x74>)
 80014c0:	4a1b      	ldr	r2, [pc, #108]	; (8001530 <MX_I2C1_Init+0x7c>)
 80014c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014c4:	4b18      	ldr	r3, [pc, #96]	; (8001528 <MX_I2C1_Init+0x74>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ca:	4b17      	ldr	r3, [pc, #92]	; (8001528 <MX_I2C1_Init+0x74>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <MX_I2C1_Init+0x74>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014d6:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_I2C1_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <MX_I2C1_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_I2C1_Init+0x74>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_I2C1_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014ee:	480e      	ldr	r0, [pc, #56]	; (8001528 <MX_I2C1_Init+0x74>)
 80014f0:	f002 f932 	bl	8003758 <HAL_I2C_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014fa:	f000 f9a3 	bl	8001844 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014fe:	2100      	movs	r1, #0
 8001500:	4809      	ldr	r0, [pc, #36]	; (8001528 <MX_I2C1_Init+0x74>)
 8001502:	f002 fdad 	bl	8004060 <HAL_I2CEx_ConfigAnalogFilter>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800150c:	f000 f99a 	bl	8001844 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001510:	2100      	movs	r1, #0
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <MX_I2C1_Init+0x74>)
 8001514:	f002 fdef 	bl	80040f6 <HAL_I2CEx_ConfigDigitalFilter>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800151e:	f000 f991 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	2000039c 	.word	0x2000039c
 800152c:	40005400 	.word	0x40005400
 8001530:	2000090e 	.word	0x2000090e

08001534 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b096      	sub	sp, #88	; 0x58
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001546:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]
 8001556:	615a      	str	r2, [r3, #20]
 8001558:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	222c      	movs	r2, #44	; 0x2c
 800155e:	2100      	movs	r1, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f006 f8fb 	bl	800775c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001566:	4b38      	ldr	r3, [pc, #224]	; (8001648 <MX_TIM15_Init+0x114>)
 8001568:	4a38      	ldr	r2, [pc, #224]	; (800164c <MX_TIM15_Init+0x118>)
 800156a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 800156c:	4b36      	ldr	r3, [pc, #216]	; (8001648 <MX_TIM15_Init+0x114>)
 800156e:	2200      	movs	r2, #0
 8001570:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001572:	4b35      	ldr	r3, [pc, #212]	; (8001648 <MX_TIM15_Init+0x114>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2400;
 8001578:	4b33      	ldr	r3, [pc, #204]	; (8001648 <MX_TIM15_Init+0x114>)
 800157a:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800157e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001580:	4b31      	ldr	r3, [pc, #196]	; (8001648 <MX_TIM15_Init+0x114>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001586:	4b30      	ldr	r3, [pc, #192]	; (8001648 <MX_TIM15_Init+0x114>)
 8001588:	2200      	movs	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800158c:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <MX_TIM15_Init+0x114>)
 800158e:	2280      	movs	r2, #128	; 0x80
 8001590:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001592:	482d      	ldr	r0, [pc, #180]	; (8001648 <MX_TIM15_Init+0x114>)
 8001594:	f004 f8cc 	bl	8005730 <HAL_TIM_PWM_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800159e:	f000 f951 	bl	8001844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a2:	2300      	movs	r3, #0
 80015a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a6:	2300      	movs	r3, #0
 80015a8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80015aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015ae:	4619      	mov	r1, r3
 80015b0:	4825      	ldr	r0, [pc, #148]	; (8001648 <MX_TIM15_Init+0x114>)
 80015b2:	f004 fddb 	bl	800616c <HAL_TIMEx_MasterConfigSynchronization>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80015bc:	f000 f942 	bl	8001844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c0:	2360      	movs	r3, #96	; 0x60
 80015c2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c8:	2300      	movs	r3, #0
 80015ca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015cc:	2300      	movs	r3, #0
 80015ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d0:	2300      	movs	r3, #0
 80015d2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015d8:	2300      	movs	r3, #0
 80015da:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015e0:	2200      	movs	r2, #0
 80015e2:	4619      	mov	r1, r3
 80015e4:	4818      	ldr	r0, [pc, #96]	; (8001648 <MX_TIM15_Init+0x114>)
 80015e6:	f004 f8fb 	bl	80057e0 <HAL_TIM_PWM_ConfigChannel>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80015f0:	f000 f928 	bl	8001844 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim15, TIM_CHANNEL_1);
 80015f4:	4b14      	ldr	r3, [pc, #80]	; (8001648 <MX_TIM15_Init+0x114>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	699a      	ldr	r2, [r3, #24]
 80015fa:	4b13      	ldr	r3, [pc, #76]	; (8001648 <MX_TIM15_Init+0x114>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f022 0208 	bic.w	r2, r2, #8
 8001602:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001618:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800161c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	4619      	mov	r1, r3
 800162a:	4807      	ldr	r0, [pc, #28]	; (8001648 <MX_TIM15_Init+0x114>)
 800162c:	f004 fe04 	bl	8006238 <HAL_TIMEx_ConfigBreakDeadTime>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_TIM15_Init+0x106>
  {
    Error_Handler();
 8001636:	f000 f905 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800163a:	4803      	ldr	r0, [pc, #12]	; (8001648 <MX_TIM15_Init+0x114>)
 800163c:	f000 fa78 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 8001640:	bf00      	nop
 8001642:	3758      	adds	r7, #88	; 0x58
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	200003e8 	.word	0x200003e8
 800164c:	40014000 	.word	0x40014000

08001650 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001656:	4a15      	ldr	r2, [pc, #84]	; (80016ac <MX_USART2_UART_Init+0x5c>)
 8001658:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 800165c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001660:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001662:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001668:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800166e:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001676:	220c      	movs	r2, #12
 8001678:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167a:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001680:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 800168e:	2200      	movs	r2, #0
 8001690:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001692:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_USART2_UART_Init+0x58>)
 8001694:	f004 fe6d 	bl	8006372 <HAL_UART_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800169e:	f000 f8d1 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000600 	.word	0x20000600
 80016ac:	40004400 	.word	0x40004400

080016b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016b6:	4a15      	ldr	r2, [pc, #84]	; (800170c <MX_USART3_UART_Init+0x5c>)
 80016b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_USART3_UART_Init+0x58>)
 80016f4:	f004 fe3d 	bl	8006372 <HAL_UART_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80016fe:	f000 f8a1 	bl	8001844 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000318 	.word	0x20000318
 800170c:	40004800 	.word	0x40004800

08001710 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_DMA_Init+0x38>)
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <MX_DMA_Init+0x38>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6153      	str	r3, [r2, #20]
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_DMA_Init+0x38>)
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	200b      	movs	r0, #11
 8001734:	f001 fb9b 	bl	8002e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001738:	200b      	movs	r0, #11
 800173a:	f001 fbb4 	bl	8002ea6 <HAL_NVIC_EnableIRQ>

}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000

0800174c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	4b35      	ldr	r3, [pc, #212]	; (8001838 <MX_GPIO_Init+0xec>)
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	4a34      	ldr	r2, [pc, #208]	; (8001838 <MX_GPIO_Init+0xec>)
 8001768:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800176c:	6153      	str	r3, [r2, #20]
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <MX_GPIO_Init+0xec>)
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800177a:	4b2f      	ldr	r3, [pc, #188]	; (8001838 <MX_GPIO_Init+0xec>)
 800177c:	695b      	ldr	r3, [r3, #20]
 800177e:	4a2e      	ldr	r2, [pc, #184]	; (8001838 <MX_GPIO_Init+0xec>)
 8001780:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001784:	6153      	str	r3, [r2, #20]
 8001786:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <MX_GPIO_Init+0xec>)
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	4b29      	ldr	r3, [pc, #164]	; (8001838 <MX_GPIO_Init+0xec>)
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	4a28      	ldr	r2, [pc, #160]	; (8001838 <MX_GPIO_Init+0xec>)
 8001798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800179c:	6153      	str	r3, [r2, #20]
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <MX_GPIO_Init+0xec>)
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017aa:	4b23      	ldr	r3, [pc, #140]	; (8001838 <MX_GPIO_Init+0xec>)
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	4a22      	ldr	r2, [pc, #136]	; (8001838 <MX_GPIO_Init+0xec>)
 80017b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017b4:	6153      	str	r3, [r2, #20]
 80017b6:	4b20      	ldr	r3, [pc, #128]	; (8001838 <MX_GPIO_Init+0xec>)
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c8:	481c      	ldr	r0, [pc, #112]	; (800183c <MX_GPIO_Init+0xf0>)
 80017ca:	f001 ffad 	bl	8003728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2180      	movs	r1, #128	; 0x80
 80017d2:	481b      	ldr	r0, [pc, #108]	; (8001840 <MX_GPIO_Init+0xf4>)
 80017d4:	f001 ffa8 	bl	8003728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017de:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	4619      	mov	r1, r3
 80017ee:	4814      	ldr	r0, [pc, #80]	; (8001840 <MX_GPIO_Init+0xf4>)
 80017f0:	f001 fe28 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	480b      	ldr	r0, [pc, #44]	; (800183c <MX_GPIO_Init+0xf0>)
 800180e:	f001 fe19 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001816:	2301      	movs	r3, #1
 8001818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800181a:	2302      	movs	r3, #2
 800181c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800181e:	2301      	movs	r3, #1
 8001820:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	4619      	mov	r1, r3
 8001828:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_GPIO_Init+0xf4>)
 800182a:	f001 fe0b 	bl	8003444 <HAL_GPIO_Init>

}
 800182e:	bf00      	nop
 8001830:	3728      	adds	r7, #40	; 0x28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000
 800183c:	48000400 	.word	0x48000400
 8001840:	48000800 	.word	0x48000800

08001844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
}
 800184a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800184c:	e7fe      	b.n	800184c <Error_Handler+0x8>
	...

08001850 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_MspInit+0x44>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_MspInit+0x44>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	6193      	str	r3, [r2, #24]
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_MspInit+0x44>)
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <HAL_MspInit+0x44>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	4a08      	ldr	r2, [pc, #32]	; (8001894 <HAL_MspInit+0x44>)
 8001874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001878:	61d3      	str	r3, [r2, #28]
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_MspInit+0x44>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001886:	2007      	movs	r0, #7
 8001888:	f001 fae6 	bl	8002e58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40021000 	.word	0x40021000

08001898 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08a      	sub	sp, #40	; 0x28
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018b8:	d165      	bne.n	8001986 <HAL_ADC_MspInit+0xee>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018ba:	4b35      	ldr	r3, [pc, #212]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	4a34      	ldr	r2, [pc, #208]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c4:	6153      	str	r3, [r2, #20]
 80018c6:	4b32      	ldr	r3, [pc, #200]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	4a2e      	ldr	r2, [pc, #184]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018dc:	6153      	str	r3, [r2, #20]
 80018de:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b29      	ldr	r3, [pc, #164]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	4a28      	ldr	r2, [pc, #160]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f4:	6153      	str	r3, [r2, #20]
 80018f6:	4b26      	ldr	r3, [pc, #152]	; (8001990 <HAL_ADC_MspInit+0xf8>)
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001902:	2303      	movs	r3, #3
 8001904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001906:	2303      	movs	r3, #3
 8001908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	481f      	ldr	r0, [pc, #124]	; (8001994 <HAL_ADC_MspInit+0xfc>)
 8001916:	f001 fd95 	bl	8003444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800191a:	2303      	movs	r3, #3
 800191c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800191e:	2303      	movs	r3, #3
 8001920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	4619      	mov	r1, r3
 800192c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001930:	f001 fd88 	bl	8003444 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001934:	4b18      	ldr	r3, [pc, #96]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001936:	4a19      	ldr	r2, [pc, #100]	; (800199c <HAL_ADC_MspInit+0x104>)
 8001938:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800193a:	4b17      	ldr	r3, [pc, #92]	; (8001998 <HAL_ADC_MspInit+0x100>)
 800193c:	2200      	movs	r2, #0
 800193e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001946:	4b14      	ldr	r3, [pc, #80]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_ADC_MspInit+0x100>)
 800194e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001952:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001954:	4b10      	ldr	r3, [pc, #64]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001956:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800195a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800195c:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <HAL_ADC_MspInit+0x100>)
 800195e:	2220      	movs	r2, #32
 8001960:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001962:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001964:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001968:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800196a:	480b      	ldr	r0, [pc, #44]	; (8001998 <HAL_ADC_MspInit+0x100>)
 800196c:	f001 fb5b 	bl	8003026 <HAL_DMA_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8001976:	f7ff ff65 	bl	8001844 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a06      	ldr	r2, [pc, #24]	; (8001998 <HAL_ADC_MspInit+0x100>)
 800197e:	639a      	str	r2, [r3, #56]	; 0x38
 8001980:	4a05      	ldr	r2, [pc, #20]	; (8001998 <HAL_ADC_MspInit+0x100>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001986:	bf00      	nop
 8001988:	3728      	adds	r7, #40	; 0x28
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40021000 	.word	0x40021000
 8001994:	48000800 	.word	0x48000800
 8001998:	200005ac 	.word	0x200005ac
 800199c:	40020008 	.word	0x40020008

080019a0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	; 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a15      	ldr	r2, [pc, #84]	; (8001a14 <HAL_DAC_MspInit+0x74>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d124      	bne.n	8001a0c <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80019cc:	61d3      	str	r3, [r2, #28]
 80019ce:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e4:	6153      	str	r3, [r2, #20]
 80019e6:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <HAL_DAC_MspInit+0x78>)
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019f2:	2310      	movs	r3, #16
 80019f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f6:	2303      	movs	r3, #3
 80019f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a08:	f001 fd1c 	bl	8003444 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001a0c:	bf00      	nop
 8001a0e:	3728      	adds	r7, #40	; 0x28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40007400 	.word	0x40007400
 8001a18:	40021000 	.word	0x40021000

08001a1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a2a      	ldr	r2, [pc, #168]	; (8001ae4 <HAL_I2C_MspInit+0xc8>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d14d      	bne.n	8001ada <HAL_I2C_MspInit+0xbe>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3e:	4b2a      	ldr	r3, [pc, #168]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	4a29      	ldr	r2, [pc, #164]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a48:	6153      	str	r3, [r2, #20]
 8001a4a:	4b27      	ldr	r3, [pc, #156]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a58:	695b      	ldr	r3, [r3, #20]
 8001a5a:	4a23      	ldr	r2, [pc, #140]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a60:	6153      	str	r3, [r2, #20]
 8001a62:	4b21      	ldr	r3, [pc, #132]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a74:	2312      	movs	r3, #18
 8001a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a80:	2304      	movs	r3, #4
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a8e:	f001 fcd9 	bl	8003444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a96:	2312      	movs	r3, #18
 8001a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	480f      	ldr	r0, [pc, #60]	; (8001aec <HAL_I2C_MspInit+0xd0>)
 8001aae:	f001 fcc9 	bl	8003444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001abc:	61d3      	str	r3, [r2, #28]
 8001abe:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <HAL_I2C_MspInit+0xcc>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2100      	movs	r1, #0
 8001ace:	201f      	movs	r0, #31
 8001ad0:	f001 f9cd 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001ad4:	201f      	movs	r0, #31
 8001ad6:	f001 f9e6 	bl	8002ea6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ada:	bf00      	nop
 8001adc:	3728      	adds	r7, #40	; 0x28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	48000400 	.word	0x48000400

08001af0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <HAL_TIM_PWM_MspInit+0x38>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10b      	bne.n	8001b1a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0c:	6193      	str	r3, [r2, #24]
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40014000 	.word	0x40014000
 8001b2c:	40021000 	.word	0x40021000

08001b30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM15)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a11      	ldr	r2, [pc, #68]	; (8001b94 <HAL_TIM_MspPostInit+0x64>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d11c      	bne.n	8001b8c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b52:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <HAL_TIM_MspPostInit+0x68>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a10      	ldr	r2, [pc, #64]	; (8001b98 <HAL_TIM_MspPostInit+0x68>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b5c:	6153      	str	r3, [r2, #20]
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <HAL_TIM_MspPostInit+0x68>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PB14     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001b6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b70:	2302      	movs	r3, #2
 8001b72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b80:	f107 030c 	add.w	r3, r7, #12
 8001b84:	4619      	mov	r1, r3
 8001b86:	4805      	ldr	r0, [pc, #20]	; (8001b9c <HAL_TIM_MspPostInit+0x6c>)
 8001b88:	f001 fc5c 	bl	8003444 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001b8c:	bf00      	nop
 8001b8e:	3720      	adds	r7, #32
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40014000 	.word	0x40014000
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	48000400 	.word	0x48000400

08001ba0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08c      	sub	sp, #48	; 0x30
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a37      	ldr	r2, [pc, #220]	; (8001c9c <HAL_UART_MspInit+0xfc>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d131      	bne.n	8001c26 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc2:	4b37      	ldr	r3, [pc, #220]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	4a36      	ldr	r2, [pc, #216]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bcc:	61d3      	str	r3, [r2, #28]
 8001bce:	4b34      	ldr	r3, [pc, #208]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bda:	4b31      	ldr	r3, [pc, #196]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	4a30      	ldr	r2, [pc, #192]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be4:	6153      	str	r3, [r2, #20]
 8001be6:	4b2e      	ldr	r3, [pc, #184]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bf2:	230c      	movs	r3, #12
 8001bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c02:	2307      	movs	r3, #7
 8001c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c06:	f107 031c 	add.w	r3, r7, #28
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c10:	f001 fc18 	bl	8003444 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c14:	2200      	movs	r2, #0
 8001c16:	2100      	movs	r1, #0
 8001c18:	2026      	movs	r0, #38	; 0x26
 8001c1a:	f001 f928 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c1e:	2026      	movs	r0, #38	; 0x26
 8001c20:	f001 f941 	bl	8002ea6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c24:	e035      	b.n	8001c92 <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART3)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a1e      	ldr	r2, [pc, #120]	; (8001ca4 <HAL_UART_MspInit+0x104>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d130      	bne.n	8001c92 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c30:	4b1b      	ldr	r3, [pc, #108]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	4a1a      	ldr	r2, [pc, #104]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c3a:	61d3      	str	r3, [r2, #28]
 8001c3c:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c48:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c52:	6153      	str	r3, [r2, #20]
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_UART_MspInit+0x100>)
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c60:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c72:	2307      	movs	r3, #7
 8001c74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	480a      	ldr	r0, [pc, #40]	; (8001ca8 <HAL_UART_MspInit+0x108>)
 8001c7e:	f001 fbe1 	bl	8003444 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2100      	movs	r1, #0
 8001c86:	2027      	movs	r0, #39	; 0x27
 8001c88:	f001 f8f1 	bl	8002e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c8c:	2027      	movs	r0, #39	; 0x27
 8001c8e:	f001 f90a 	bl	8002ea6 <HAL_NVIC_EnableIRQ>
}
 8001c92:	bf00      	nop
 8001c94:	3730      	adds	r7, #48	; 0x30
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40004400 	.word	0x40004400
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40004800 	.word	0x40004800
 8001ca8:	48000400 	.word	0x48000400

08001cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <NMI_Handler+0x4>

08001cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <HardFault_Handler+0x4>

08001cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <MemManage_Handler+0x4>

08001cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc2:	e7fe      	b.n	8001cc2 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cf8:	f000 f974 	bl	8001fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Tick_1ms();
 8001cfc:	f7ff f8ac 	bl	8000e58 <Tick_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d08:	4802      	ldr	r0, [pc, #8]	; (8001d14 <DMA1_Channel1_IRQHandler+0x10>)
 8001d0a:	f001 faa9 	bl	8003260 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200005ac 	.word	0x200005ac

08001d18 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <I2C1_EV_IRQHandler+0x10>)
 8001d1e:	f001 ff95 	bl	8003c4c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000039c 	.word	0x2000039c

08001d2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d30:	4802      	ldr	r0, [pc, #8]	; (8001d3c <USART2_IRQHandler+0x10>)
 8001d32:	f004 fc4f 	bl	80065d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000600 	.word	0x20000600

08001d40 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d44:	4802      	ldr	r0, [pc, #8]	; (8001d50 <USART3_IRQHandler+0x10>)
 8001d46:	f004 fc45 	bl	80065d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000318 	.word	0x20000318

08001d54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
	return 1;
 8001d58:	2301      	movs	r3, #1
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_kill>:

int _kill(int pid, int sig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d6e:	f005 fccb 	bl	8007708 <__errno>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2216      	movs	r2, #22
 8001d76:	601a      	str	r2, [r3, #0]
	return -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_exit>:

void _exit (int status)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ffe7 	bl	8001d64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d96:	e7fe      	b.n	8001d96 <_exit+0x12>

08001d98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e00a      	b.n	8001dc0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001daa:	f3af 8000 	nop.w
 8001dae:	4601      	mov	r1, r0
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	1c5a      	adds	r2, r3, #1
 8001db4:	60ba      	str	r2, [r7, #8]
 8001db6:	b2ca      	uxtb	r2, r1
 8001db8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dbf0      	blt.n	8001daa <_read+0x12>
	}

return len;
 8001dc8:	687b      	ldr	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e009      	b.n	8001df8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	60ba      	str	r2, [r7, #8]
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	dbf1      	blt.n	8001de4 <_write+0x12>
	}
	return len;
 8001e00:	687b      	ldr	r3, [r7, #4]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <_close>:

int _close(int file)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
	return -1;
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e32:	605a      	str	r2, [r3, #4]
	return 0;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_isatty>:

int _isatty(int file)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
	return 1;
 8001e4a:	2301      	movs	r3, #1
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
	return 0;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <_sbrk+0x5c>)
 8001e7e:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <_sbrk+0x60>)
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e88:	4b13      	ldr	r3, [pc, #76]	; (8001ed8 <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e90:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <_sbrk+0x64>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	; (8001edc <_sbrk+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e96:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d207      	bcs.n	8001eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea4:	f005 fc30 	bl	8007708 <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	220c      	movs	r2, #12
 8001eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	e009      	b.n	8001ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eba:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a05      	ldr	r2, [pc, #20]	; (8001ed8 <_sbrk+0x64>)
 8001ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20004000 	.word	0x20004000
 8001ed4:	00000400 	.word	0x00000400
 8001ed8:	2000030c 	.word	0x2000030c
 8001edc:	20000698 	.word	0x20000698

08001ee0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	; (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f3c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f08:	480d      	ldr	r0, [pc, #52]	; (8001f40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f0a:	490e      	ldr	r1, [pc, #56]	; (8001f44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f0c:	4a0e      	ldr	r2, [pc, #56]	; (8001f48 <LoopForever+0xe>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f10:	e002      	b.n	8001f18 <LoopCopyDataInit>

08001f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f16:	3304      	adds	r3, #4

08001f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f1c:	d3f9      	bcc.n	8001f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1e:	4a0b      	ldr	r2, [pc, #44]	; (8001f4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f20:	4c0b      	ldr	r4, [pc, #44]	; (8001f50 <LoopForever+0x16>)
  movs r3, #0
 8001f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f24:	e001      	b.n	8001f2a <LoopFillZerobss>

08001f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f28:	3204      	adds	r2, #4

08001f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f2c:	d3fb      	bcc.n	8001f26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f2e:	f7ff ffd7 	bl	8001ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f32:	f005 fbef 	bl	8007714 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f36:	f7fe ffdf 	bl	8000ef8 <main>

08001f3a <LoopForever>:

LoopForever:
    b LoopForever
 8001f3a:	e7fe      	b.n	8001f3a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f3c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f44:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f48:	0800a948 	.word	0x0800a948
  ldr r2, =_sbss
 8001f4c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f50:	20000698 	.word	0x20000698

08001f54 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f54:	e7fe      	b.n	8001f54 <ADC1_IRQHandler>
	...

08001f58 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <HAL_Init+0x28>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a07      	ldr	r2, [pc, #28]	; (8001f80 <HAL_Init+0x28>)
 8001f62:	f043 0310 	orr.w	r3, r3, #16
 8001f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f68:	2003      	movs	r0, #3
 8001f6a:	f000 ff75 	bl	8002e58 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f000 f808 	bl	8001f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f74:	f7ff fc6c 	bl	8001850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40022000 	.word	0x40022000

08001f84 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f8c:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <HAL_InitTick+0x54>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <HAL_InitTick+0x58>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	4619      	mov	r1, r3
 8001f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 ff8d 	bl	8002ec2 <HAL_SYSTICK_Config>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00e      	b.n	8001fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b0f      	cmp	r3, #15
 8001fb6:	d80a      	bhi.n	8001fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f000 ff55 	bl	8002e6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fc4:	4a06      	ldr	r2, [pc, #24]	; (8001fe0 <HAL_InitTick+0x5c>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000004 	.word	0x20000004
 8001fdc:	2000000c 	.word	0x2000000c
 8001fe0:	20000008 	.word	0x20000008

08001fe4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <HAL_IncTick+0x20>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_IncTick+0x24>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4a04      	ldr	r2, [pc, #16]	; (8002008 <HAL_IncTick+0x24>)
 8001ff6:	6013      	str	r3, [r2, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000000c 	.word	0x2000000c
 8002008:	20000684 	.word	0x20000684

0800200c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002010:	4b03      	ldr	r3, [pc, #12]	; (8002020 <HAL_GetTick+0x14>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000684 	.word	0x20000684

08002024 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800202c:	f7ff ffee 	bl	800200c <HAL_GetTick>
 8002030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203c:	d005      	beq.n	800204a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <HAL_Delay+0x44>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800204a:	bf00      	nop
 800204c:	f7ff ffde 	bl	800200c <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	429a      	cmp	r2, r3
 800205a:	d8f7      	bhi.n	800204c <HAL_Delay+0x28>
  {
  }
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000000c 	.word	0x2000000c

0800206c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b09a      	sub	sp, #104	; 0x68
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e169      	b.n	800239c <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d176      	bne.n	80021c8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d152      	bne.n	8002188 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fbcb 	bl	8001898 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d13b      	bne.n	8002188 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f000 fd6b 	bl	8002bec <ADC_Disable>
 8002116:	4603      	mov	r3, r0
 8002118:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002120:	f003 0310 	and.w	r3, r3, #16
 8002124:	2b00      	cmp	r3, #0
 8002126:	d12f      	bne.n	8002188 <HAL_ADC_Init+0xe0>
 8002128:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800212c:	2b00      	cmp	r3, #0
 800212e:	d12b      	bne.n	8002188 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002138:	f023 0302 	bic.w	r3, r3, #2
 800213c:	f043 0202 	orr.w	r2, r3, #2
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002152:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002162:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002164:	4b8f      	ldr	r3, [pc, #572]	; (80023a4 <HAL_ADC_Init+0x2fc>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a8f      	ldr	r2, [pc, #572]	; (80023a8 <HAL_ADC_Init+0x300>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	0c9a      	lsrs	r2, r3, #18
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800217a:	e002      	b.n	8002182 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	3b01      	subs	r3, #1
 8002180:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f9      	bne.n	800217c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d007      	beq.n	80021a6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80021a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021a4:	d110      	bne.n	80021c8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	f023 0312 	bic.w	r3, r3, #18
 80021ae:	f043 0210 	orr.w	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ba:	f043 0201 	orr.w	r2, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f040 80d6 	bne.w	8002382 <HAL_ADC_Init+0x2da>
 80021d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f040 80d1 	bne.w	8002382 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f040 80c9 	bne.w	8002382 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80021f8:	f043 0202 	orr.w	r2, r3, #2
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002200:	4b6a      	ldr	r3, [pc, #424]	; (80023ac <HAL_ADC_Init+0x304>)
 8002202:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b01      	cmp	r3, #1
 8002214:	d108      	bne.n	8002228 <HAL_ADC_Init+0x180>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_ADC_Init+0x180>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <HAL_ADC_Init+0x182>
 8002228:	2300      	movs	r3, #0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d11c      	bne.n	8002268 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800222e:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002230:	2b00      	cmp	r3, #0
 8002232:	d010      	beq.n	8002256 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d107      	bne.n	8002250 <HAL_ADC_Init+0x1a8>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	2b01      	cmp	r3, #1
 800224a:	d101      	bne.n	8002250 <HAL_ADC_Init+0x1a8>
 800224c:	2301      	movs	r3, #1
 800224e:	e000      	b.n	8002252 <HAL_ADC_Init+0x1aa>
 8002250:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002252:	2b00      	cmp	r3, #0
 8002254:	d108      	bne.n	8002268 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	431a      	orrs	r2, r3
 8002264:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002266:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	7e5b      	ldrb	r3, [r3, #25]
 800226c:	035b      	lsls	r3, r3, #13
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002272:	2a01      	cmp	r2, #1
 8002274:	d002      	beq.n	800227c <HAL_ADC_Init+0x1d4>
 8002276:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800227a:	e000      	b.n	800227e <HAL_ADC_Init+0x1d6>
 800227c:	2200      	movs	r2, #0
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	4313      	orrs	r3, r2
 800228c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800228e:	4313      	orrs	r3, r2
 8002290:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d11b      	bne.n	80022d4 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7e5b      	ldrb	r3, [r3, #25]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d109      	bne.n	80022b8 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	3b01      	subs	r3, #1
 80022aa:	045a      	lsls	r2, r3, #17
 80022ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b4:	663b      	str	r3, [r7, #96]	; 0x60
 80022b6:	e00d      	b.n	80022d4 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80022c0:	f043 0220 	orr.w	r2, r3, #32
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f043 0201 	orr.w	r2, r3, #1
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d007      	beq.n	80022ec <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	4313      	orrs	r3, r2
 80022e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022e8:	4313      	orrs	r3, r2
 80022ea:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d114      	bne.n	8002324 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6812      	ldr	r2, [r2, #0]
 8002304:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002308:	f023 0302 	bic.w	r3, r3, #2
 800230c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	7e1b      	ldrb	r3, [r3, #24]
 8002312:	039a      	lsls	r2, r3, #14
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4313      	orrs	r3, r2
 800231e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002320:	4313      	orrs	r3, r2
 8002322:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <HAL_ADC_Init+0x308>)
 800232c:	4013      	ands	r3, r2
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	6812      	ldr	r2, [r2, #0]
 8002332:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002334:	430b      	orrs	r3, r1
 8002336:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d10c      	bne.n	800235a <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	f023 010f 	bic.w	r1, r3, #15
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	1e5a      	subs	r2, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
 8002358:	e007      	b.n	800236a <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 020f 	bic.w	r2, r2, #15
 8002368:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002374:	f023 0303 	bic.w	r3, r3, #3
 8002378:	f043 0201 	orr.w	r2, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	641a      	str	r2, [r3, #64]	; 0x40
 8002380:	e00a      	b.n	8002398 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f023 0312 	bic.w	r3, r3, #18
 800238a:	f043 0210 	orr.w	r2, r3, #16
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002392:	2301      	movs	r3, #1
 8002394:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002398:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800239c:	4618      	mov	r0, r3
 800239e:	3768      	adds	r7, #104	; 0x68
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000004 	.word	0x20000004
 80023a8:	431bde83 	.word	0x431bde83
 80023ac:	50000300 	.word	0x50000300
 80023b0:	fff0c007 	.word	0xfff0c007

080023b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d17e      	bne.n	80024d0 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_ADC_Start_DMA+0x2c>
 80023dc:	2302      	movs	r3, #2
 80023de:	e07a      	b.n	80024d6 <HAL_ADC_Start_DMA+0x122>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 fb9b 	bl	8002b24 <ADC_Enable>
 80023ee:	4603      	mov	r3, r0
 80023f0:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d166      	bne.n	80024c6 <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d007      	beq.n	8002436 <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800242e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800243e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002442:	d106      	bne.n	8002452 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002448:	f023 0206 	bic.w	r2, r3, #6
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	645a      	str	r2, [r3, #68]	; 0x44
 8002450:	e002      	b.n	8002458 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002464:	4a1e      	ldr	r2, [pc, #120]	; (80024e0 <HAL_ADC_Start_DMA+0x12c>)
 8002466:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246c:	4a1d      	ldr	r2, [pc, #116]	; (80024e4 <HAL_ADC_Start_DMA+0x130>)
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002474:	4a1c      	ldr	r2, [pc, #112]	; (80024e8 <HAL_ADC_Start_DMA+0x134>)
 8002476:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	221c      	movs	r2, #28
 800247e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0210 	orr.w	r2, r2, #16
 800248e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0201 	orr.w	r2, r2, #1
 800249e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3340      	adds	r3, #64	; 0x40
 80024aa:	4619      	mov	r1, r3
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f000 fe00 	bl	80030b4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f042 0204 	orr.w	r2, r2, #4
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	e006      	b.n	80024d4 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024ce:	e001      	b.n	80024d4 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024d0:	2302      	movs	r3, #2
 80024d2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	08002a59 	.word	0x08002a59
 80024e4:	08002ad3 	.word	0x08002ad3
 80024e8:	08002aef 	.word	0x08002aef

080024ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b09b      	sub	sp, #108	; 0x6c
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_ADC_ConfigChannel+0x22>
 800250a:	2302      	movs	r3, #2
 800250c:	e299      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x556>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	f040 827d 	bne.w	8002a20 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b04      	cmp	r3, #4
 800252c:	d81c      	bhi.n	8002568 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	4413      	add	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	461a      	mov	r2, r3
 8002542:	231f      	movs	r3, #31
 8002544:	4093      	lsls	r3, r2
 8002546:	43db      	mvns	r3, r3
 8002548:	4019      	ands	r1, r3
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6818      	ldr	r0, [r3, #0]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	4413      	add	r3, r2
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa00 f203 	lsl.w	r2, r0, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	631a      	str	r2, [r3, #48]	; 0x30
 8002566:	e063      	b.n	8002630 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b09      	cmp	r3, #9
 800256e:	d81e      	bhi.n	80025ae <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	3b1e      	subs	r3, #30
 8002584:	221f      	movs	r2, #31
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	4019      	ands	r1, r3
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	3b1e      	subs	r3, #30
 80025a0:	fa00 f203 	lsl.w	r2, r0, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	635a      	str	r2, [r3, #52]	; 0x34
 80025ac:	e040      	b.n	8002630 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b0e      	cmp	r3, #14
 80025b4:	d81e      	bhi.n	80025f4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4413      	add	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	3b3c      	subs	r3, #60	; 0x3c
 80025ca:	221f      	movs	r2, #31
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	4019      	ands	r1, r3
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	6818      	ldr	r0, [r3, #0]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	3b3c      	subs	r3, #60	; 0x3c
 80025e6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	639a      	str	r2, [r3, #56]	; 0x38
 80025f2:	e01d      	b.n	8002630 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	3b5a      	subs	r3, #90	; 0x5a
 8002608:	221f      	movs	r2, #31
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	4019      	ands	r1, r3
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	4413      	add	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	3b5a      	subs	r3, #90	; 0x5a
 8002624:	fa00 f203 	lsl.w	r2, r0, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 030c 	and.w	r3, r3, #12
 800263a:	2b00      	cmp	r3, #0
 800263c:	f040 80e5 	bne.w	800280a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b09      	cmp	r3, #9
 8002646:	d91c      	bls.n	8002682 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6999      	ldr	r1, [r3, #24]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	3b1e      	subs	r3, #30
 800265a:	2207      	movs	r2, #7
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	43db      	mvns	r3, r3
 8002662:	4019      	ands	r1, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	6898      	ldr	r0, [r3, #8]
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4613      	mov	r3, r2
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	4413      	add	r3, r2
 8002672:	3b1e      	subs	r3, #30
 8002674:	fa00 f203 	lsl.w	r2, r0, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	619a      	str	r2, [r3, #24]
 8002680:	e019      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6959      	ldr	r1, [r3, #20]
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	2207      	movs	r2, #7
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	4019      	ands	r1, r3
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	6898      	ldr	r0, [r3, #8]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4613      	mov	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4413      	add	r3, r2
 80026aa:	fa00 f203 	lsl.w	r2, r0, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	695a      	ldr	r2, [r3, #20]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	08db      	lsrs	r3, r3, #3
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	2b03      	cmp	r3, #3
 80026d6:	d84f      	bhi.n	8002778 <HAL_ADC_ConfigChannel+0x28c>
 80026d8:	a201      	add	r2, pc, #4	; (adr r2, 80026e0 <HAL_ADC_ConfigChannel+0x1f4>)
 80026da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026de:	bf00      	nop
 80026e0:	080026f1 	.word	0x080026f1
 80026e4:	08002713 	.word	0x08002713
 80026e8:	08002735 	.word	0x08002735
 80026ec:	08002757 	.word	0x08002757
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026f6:	4b99      	ldr	r3, [pc, #612]	; (800295c <HAL_ADC_ConfigChannel+0x470>)
 80026f8:	4013      	ands	r3, r2
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	0691      	lsls	r1, r2, #26
 8002700:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002702:	430a      	orrs	r2, r1
 8002704:	431a      	orrs	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800270e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002710:	e07e      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002718:	4b90      	ldr	r3, [pc, #576]	; (800295c <HAL_ADC_ConfigChannel+0x470>)
 800271a:	4013      	ands	r3, r2
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	0691      	lsls	r1, r2, #26
 8002722:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002724:	430a      	orrs	r2, r1
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002730:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002732:	e06d      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800273a:	4b88      	ldr	r3, [pc, #544]	; (800295c <HAL_ADC_ConfigChannel+0x470>)
 800273c:	4013      	ands	r3, r2
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	0691      	lsls	r1, r2, #26
 8002744:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002746:	430a      	orrs	r2, r1
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002752:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002754:	e05c      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800275c:	4b7f      	ldr	r3, [pc, #508]	; (800295c <HAL_ADC_ConfigChannel+0x470>)
 800275e:	4013      	ands	r3, r2
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	0691      	lsls	r1, r2, #26
 8002766:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002768:	430a      	orrs	r2, r1
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002774:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002776:	e04b      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800277e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	069b      	lsls	r3, r3, #26
 8002788:	429a      	cmp	r2, r3
 800278a:	d107      	bne.n	800279c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800279a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	069b      	lsls	r3, r3, #26
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d107      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027be:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	069b      	lsls	r3, r3, #26
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d107      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027e2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	069b      	lsls	r3, r3, #26
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d10a      	bne.n	800280e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002806:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002808:	e001      	b.n	800280e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800280a:	bf00      	nop
 800280c:	e000      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
      break;
 800280e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b01      	cmp	r3, #1
 800281c:	d108      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x344>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b01      	cmp	r3, #1
 800282a:	d101      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x344>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <HAL_ADC_ConfigChannel+0x346>
 8002830:	2300      	movs	r3, #0
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 80ff 	bne.w	8002a36 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d00f      	beq.n	8002860 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2201      	movs	r2, #1
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43da      	mvns	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	400a      	ands	r2, r1
 800285a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800285e:	e049      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	409a      	lsls	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b09      	cmp	r3, #9
 8002880:	d91c      	bls.n	80028bc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6999      	ldr	r1, [r3, #24]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4613      	mov	r3, r2
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	4413      	add	r3, r2
 8002892:	3b1b      	subs	r3, #27
 8002894:	2207      	movs	r2, #7
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	4019      	ands	r1, r3
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6898      	ldr	r0, [r3, #8]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	3b1b      	subs	r3, #27
 80028ae:	fa00 f203 	lsl.w	r2, r0, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	619a      	str	r2, [r3, #24]
 80028ba:	e01b      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6959      	ldr	r1, [r3, #20]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	4613      	mov	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	2207      	movs	r2, #7
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	4019      	ands	r1, r3
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	6898      	ldr	r0, [r3, #8]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	fa00 f203 	lsl.w	r2, r0, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028f4:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <HAL_ADC_ConfigChannel+0x474>)
 80028f6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b10      	cmp	r3, #16
 80028fe:	d105      	bne.n	800290c <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002900:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002908:	2b00      	cmp	r3, #0
 800290a:	d014      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002910:	2b11      	cmp	r3, #17
 8002912:	d105      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00a      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002924:	2b12      	cmp	r3, #18
 8002926:	f040 8086 	bne.w	8002a36 <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800292a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	d17f      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d10d      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x478>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d106      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x478>
 8002956:	2301      	movs	r3, #1
 8002958:	e005      	b.n	8002966 <HAL_ADC_ConfigChannel+0x47a>
 800295a:	bf00      	nop
 800295c:	83fff000 	.word	0x83fff000
 8002960:	50000300 	.word	0x50000300
 8002964:	2300      	movs	r3, #0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d150      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800296a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800296c:	2b00      	cmp	r3, #0
 800296e:	d010      	beq.n	8002992 <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	2b01      	cmp	r3, #1
 800297a:	d107      	bne.n	800298c <HAL_ADC_ConfigChannel+0x4a0>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x4a0>
 8002988:	2301      	movs	r3, #1
 800298a:	e000      	b.n	800298e <HAL_ADC_ConfigChannel+0x4a2>
 800298c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800298e:	2b00      	cmp	r3, #0
 8002990:	d13c      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b10      	cmp	r3, #16
 8002998:	d11d      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x4ea>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029a2:	d118      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029b0:	4b27      	ldr	r3, [pc, #156]	; (8002a50 <HAL_ADC_ConfigChannel+0x564>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a27      	ldr	r2, [pc, #156]	; (8002a54 <HAL_ADC_ConfigChannel+0x568>)
 80029b6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ba:	0c9a      	lsrs	r2, r3, #18
 80029bc:	4613      	mov	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029c6:	e002      	b.n	80029ce <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f9      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029d4:	e02e      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b11      	cmp	r3, #17
 80029dc:	d10b      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x50a>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e6:	d106      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80029f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029f2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029f4:	e01e      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b12      	cmp	r3, #18
 80029fc:	d11a      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a08:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a0a:	e013      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	f043 0220 	orr.w	r2, r3, #32
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a1e:	e00a      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f043 0220 	orr.w	r2, r3, #32
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a32:	e000      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a34:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a3e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	376c      	adds	r7, #108	; 0x6c
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	20000004 	.word	0x20000004
 8002a54:	431bde83 	.word	0x431bde83

08002a58 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d126      	bne.n	8002ac0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d115      	bne.n	8002ab8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d105      	bne.n	8002ab8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0201 	orr.w	r2, r3, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f7ff fad7 	bl	800206c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002abe:	e004      	b.n	8002aca <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4798      	blx	r3
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff facd 	bl	8002080 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f043 0204 	orr.w	r2, r3, #4
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f7ff fabd 	bl	8002094 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d108      	bne.n	8002b50 <ADC_Enable+0x2c>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <ADC_Enable+0x2c>
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e000      	b.n	8002b52 <ADC_Enable+0x2e>
 8002b50:	2300      	movs	r3, #0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d143      	bne.n	8002bde <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <ADC_Enable+0xc4>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00d      	beq.n	8002b80 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	f043 0210 	orr.w	r2, r3, #16
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b74:	f043 0201 	orr.w	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e02f      	b.n	8002be0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002b90:	f7ff fa3c 	bl	800200c <HAL_GetTick>
 8002b94:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b96:	e01b      	b.n	8002bd0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b98:	f7ff fa38 	bl	800200c <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d914      	bls.n	8002bd0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d00d      	beq.n	8002bd0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	f043 0210 	orr.w	r2, r3, #16
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e007      	b.n	8002be0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d1dc      	bne.n	8002b98 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	8000003f 	.word	0x8000003f

08002bec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d108      	bne.n	8002c18 <ADC_Disable+0x2c>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <ADC_Disable+0x2c>
 8002c14:	2301      	movs	r3, #1
 8002c16:	e000      	b.n	8002c1a <ADC_Disable+0x2e>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d047      	beq.n	8002cae <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 030d 	and.w	r3, r3, #13
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d10f      	bne.n	8002c4c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0202 	orr.w	r2, r2, #2
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2203      	movs	r2, #3
 8002c42:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002c44:	f7ff f9e2 	bl	800200c <HAL_GetTick>
 8002c48:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c4a:	e029      	b.n	8002ca0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c50:	f043 0210 	orr.w	r2, r3, #16
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5c:	f043 0201 	orr.w	r2, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e023      	b.n	8002cb0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c68:	f7ff f9d0 	bl	800200c <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d914      	bls.n	8002ca0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d10d      	bne.n	8002ca0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e007      	b.n	8002cb0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d0dc      	beq.n	8002c68 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <__NVIC_SetPriorityGrouping+0x44>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ce0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cea:	4a04      	ldr	r2, [pc, #16]	; (8002cfc <__NVIC_SetPriorityGrouping+0x44>)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	60d3      	str	r3, [r2, #12]
}
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	e000ed00 	.word	0xe000ed00

08002d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d04:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <__NVIC_GetPriorityGrouping+0x18>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	0a1b      	lsrs	r3, r3, #8
 8002d0a:	f003 0307 	and.w	r3, r3, #7
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	db0b      	blt.n	8002d46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	f003 021f 	and.w	r2, r3, #31
 8002d34:	4907      	ldr	r1, [pc, #28]	; (8002d54 <__NVIC_EnableIRQ+0x38>)
 8002d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	e000e100 	.word	0xe000e100

08002d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	6039      	str	r1, [r7, #0]
 8002d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	db0a      	blt.n	8002d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	490c      	ldr	r1, [pc, #48]	; (8002da4 <__NVIC_SetPriority+0x4c>)
 8002d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d76:	0112      	lsls	r2, r2, #4
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d80:	e00a      	b.n	8002d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	4908      	ldr	r1, [pc, #32]	; (8002da8 <__NVIC_SetPriority+0x50>)
 8002d88:	79fb      	ldrb	r3, [r7, #7]
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	3b04      	subs	r3, #4
 8002d90:	0112      	lsls	r2, r2, #4
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	440b      	add	r3, r1
 8002d96:	761a      	strb	r2, [r3, #24]
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000e100 	.word	0xe000e100
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b089      	sub	sp, #36	; 0x24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f1c3 0307 	rsb	r3, r3, #7
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	bf28      	it	cs
 8002dca:	2304      	movcs	r3, #4
 8002dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	2b06      	cmp	r3, #6
 8002dd4:	d902      	bls.n	8002ddc <NVIC_EncodePriority+0x30>
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3b03      	subs	r3, #3
 8002dda:	e000      	b.n	8002dde <NVIC_EncodePriority+0x32>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de0:	f04f 32ff 	mov.w	r2, #4294967295
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43da      	mvns	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	401a      	ands	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002df4:	f04f 31ff 	mov.w	r1, #4294967295
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfe:	43d9      	mvns	r1, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e04:	4313      	orrs	r3, r2
         );
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3724      	adds	r7, #36	; 0x24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e24:	d301      	bcc.n	8002e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e26:	2301      	movs	r3, #1
 8002e28:	e00f      	b.n	8002e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e2a:	4a0a      	ldr	r2, [pc, #40]	; (8002e54 <SysTick_Config+0x40>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e32:	210f      	movs	r1, #15
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	f7ff ff8e 	bl	8002d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e3c:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <SysTick_Config+0x40>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e42:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <SysTick_Config+0x40>)
 8002e44:	2207      	movs	r2, #7
 8002e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	e000e010 	.word	0xe000e010

08002e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff ff29 	bl	8002cb8 <__NVIC_SetPriorityGrouping>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b086      	sub	sp, #24
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e80:	f7ff ff3e 	bl	8002d00 <__NVIC_GetPriorityGrouping>
 8002e84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	68b9      	ldr	r1, [r7, #8]
 8002e8a:	6978      	ldr	r0, [r7, #20]
 8002e8c:	f7ff ff8e 	bl	8002dac <NVIC_EncodePriority>
 8002e90:	4602      	mov	r2, r0
 8002e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e96:	4611      	mov	r1, r2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff ff5d 	bl	8002d58 <__NVIC_SetPriority>
}
 8002e9e:	bf00      	nop
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	4603      	mov	r3, r0
 8002eae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff ff31 	bl	8002d1c <__NVIC_EnableIRQ>
}
 8002eba:	bf00      	nop
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7ff ffa2 	bl	8002e14 <SysTick_Config>
 8002ed0:	4603      	mov	r3, r0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e014      	b.n	8002f16 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	791b      	ldrb	r3, [r3, #4]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d105      	bne.n	8002f02 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7fe fd4f 	bl	80019a0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval HAL status 
  */

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	795b      	ldrb	r3, [r3, #5]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_DAC_Start+0x16>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e025      	b.n	8002f80 <HAL_DAC_Start+0x62>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6819      	ldr	r1, [r3, #0]
 8002f46:	2201      	movs	r2, #1
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	601a      	str	r2, [r3, #0]
  
  /* Check if software trigger enabled */
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002f5e:	2b3c      	cmp	r3, #60	; 0x3c
 8002f60:	d107      	bne.n	8002f72 <HAL_DAC_Start+0x54>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f042 0201 	orr.w	r2, r2, #1
 8002f70:	605a      	str	r2, [r3, #4]
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b087      	sub	sp, #28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	795b      	ldrb	r3, [r3, #5]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d101      	bne.n	8002fac <HAL_DAC_ConfigChannel+0x20>
 8002fa8:	2302      	movs	r3, #2
 8002faa:	e036      	b.n	800301a <HAL_DAC_ConfigChannel+0x8e>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002fc0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6819      	ldr	r1, [r3, #0]
 8002ffa:	22c0      	movs	r2, #192	; 0xc0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43da      	mvns	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	400a      	ands	r2, r1
 800300a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003026:	b580      	push	{r7, lr}
 8003028:	b084      	sub	sp, #16
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e037      	b.n	80030ac <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003052:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003056:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003060:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800306c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003078:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f9b8 	bl	8003404 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}  
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
 80030c0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_DMA_Start_IT+0x20>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e04a      	b.n	800316a <HAL_DMA_Start_IT+0xb6>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d13a      	bne.n	800315c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2202      	movs	r2, #2
 80030ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	68b9      	ldr	r1, [r7, #8]
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f000 f94b 	bl	80033a6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003114:	2b00      	cmp	r3, #0
 8003116:	d008      	beq.n	800312a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 020e 	orr.w	r2, r2, #14
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	e00f      	b.n	800314a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 020a 	orr.w	r2, r2, #10
 8003138:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0204 	bic.w	r2, r2, #4
 8003148:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	e005      	b.n	8003168 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003164:	2302      	movs	r3, #2
 8003166:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003168:	7dfb      	ldrb	r3, [r7, #23]
} 
 800316a:	4618      	mov	r0, r3
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003180:	2b02      	cmp	r3, #2
 8003182:	d008      	beq.n	8003196 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2204      	movs	r2, #4
 8003188:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e020      	b.n	80031d8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 020e 	bic.w	r2, r2, #14
 80031a4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0201 	bic.w	r2, r2, #1
 80031b4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031be:	2101      	movs	r1, #1
 80031c0:	fa01 f202 	lsl.w	r2, r1, r2
 80031c4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d005      	beq.n	8003206 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2204      	movs	r2, #4
 80031fe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	73fb      	strb	r3, [r7, #15]
 8003204:	e027      	b.n	8003256 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 020e 	bic.w	r2, r2, #14
 8003214:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0201 	bic.w	r2, r2, #1
 8003224:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800322e:	2101      	movs	r1, #1
 8003230:	fa01 f202 	lsl.w	r2, r1, r2
 8003234:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	4798      	blx	r3
    } 
  }
  return status;
 8003256:	7bfb      	ldrb	r3, [r7, #15]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	2204      	movs	r2, #4
 800327e:	409a      	lsls	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4013      	ands	r3, r2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d024      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x72>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d01f      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b00      	cmp	r3, #0
 800329e:	d107      	bne.n	80032b0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0204 	bic.w	r2, r2, #4
 80032ae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b8:	2104      	movs	r1, #4
 80032ba:	fa01 f202 	lsl.w	r2, r1, r2
 80032be:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d06a      	beq.n	800339e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80032d0:	e065      	b.n	800339e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	2202      	movs	r2, #2
 80032d8:	409a      	lsls	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	4013      	ands	r3, r2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d02c      	beq.n	800333c <HAL_DMA_IRQHandler+0xdc>
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d027      	beq.n	800333c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0320 	and.w	r3, r3, #32
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10b      	bne.n	8003312 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 020a 	bic.w	r2, r2, #10
 8003308:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800331a:	2102      	movs	r1, #2
 800331c:	fa01 f202 	lsl.w	r2, r1, r2
 8003320:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332e:	2b00      	cmp	r3, #0
 8003330:	d035      	beq.n	800339e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800333a:	e030      	b.n	800339e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	2208      	movs	r2, #8
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d028      	beq.n	800339e <HAL_DMA_IRQHandler+0x13e>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d023      	beq.n	800339e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 020e 	bic.w	r2, r2, #14
 8003364:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800336e:	2101      	movs	r1, #1
 8003370:	fa01 f202 	lsl.w	r2, r1, r2
 8003374:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b00      	cmp	r3, #0
 8003392:	d004      	beq.n	800339e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	4798      	blx	r3
    }
  }
}  
 800339c:	e7ff      	b.n	800339e <HAL_DMA_IRQHandler+0x13e>
 800339e:	bf00      	nop
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b085      	sub	sp, #20
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033bc:	2101      	movs	r1, #1
 80033be:	fa01 f202 	lsl.w	r2, r1, r2
 80033c2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b10      	cmp	r3, #16
 80033d2:	d108      	bne.n	80033e6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033e4:	e007      	b.n	80033f6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	60da      	str	r2, [r3, #12]
}
 80033f6:	bf00      	nop
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
	...

08003404 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	461a      	mov	r2, r3
 8003412:	4b09      	ldr	r3, [pc, #36]	; (8003438 <DMA_CalcBaseAndBitshift+0x34>)
 8003414:	4413      	add	r3, r2
 8003416:	4a09      	ldr	r2, [pc, #36]	; (800343c <DMA_CalcBaseAndBitshift+0x38>)
 8003418:	fba2 2303 	umull	r2, r3, r2, r3
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	009a      	lsls	r2, r3, #2
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a06      	ldr	r2, [pc, #24]	; (8003440 <DMA_CalcBaseAndBitshift+0x3c>)
 8003428:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	bffdfff8 	.word	0xbffdfff8
 800343c:	cccccccd 	.word	0xcccccccd
 8003440:	40020000 	.word	0x40020000

08003444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003444:	b480      	push	{r7}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003452:	e14e      	b.n	80036f2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	2101      	movs	r1, #1
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	4013      	ands	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 8140 	beq.w	80036ec <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d005      	beq.n	8003484 <HAL_GPIO_Init+0x40>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d130      	bne.n	80034e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	2203      	movs	r2, #3
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4013      	ands	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034ba:	2201      	movs	r2, #1
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	4013      	ands	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	f003 0201 	and.w	r2, r3, #1
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d017      	beq.n	8003522 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	2203      	movs	r2, #3
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43db      	mvns	r3, r3
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	4013      	ands	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d123      	bne.n	8003576 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	08da      	lsrs	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3208      	adds	r2, #8
 8003536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	220f      	movs	r2, #15
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	08da      	lsrs	r2, r3, #3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3208      	adds	r2, #8
 8003570:	6939      	ldr	r1, [r7, #16]
 8003572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	2203      	movs	r2, #3
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	43db      	mvns	r3, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f003 0203 	and.w	r2, r3, #3
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 809a 	beq.w	80036ec <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b8:	4b55      	ldr	r3, [pc, #340]	; (8003710 <HAL_GPIO_Init+0x2cc>)
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	4a54      	ldr	r2, [pc, #336]	; (8003710 <HAL_GPIO_Init+0x2cc>)
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	6193      	str	r3, [r2, #24]
 80035c4:	4b52      	ldr	r3, [pc, #328]	; (8003710 <HAL_GPIO_Init+0x2cc>)
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035d0:	4a50      	ldr	r2, [pc, #320]	; (8003714 <HAL_GPIO_Init+0x2d0>)
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	089b      	lsrs	r3, r3, #2
 80035d6:	3302      	adds	r3, #2
 80035d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	220f      	movs	r2, #15
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80035fa:	d013      	beq.n	8003624 <HAL_GPIO_Init+0x1e0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a46      	ldr	r2, [pc, #280]	; (8003718 <HAL_GPIO_Init+0x2d4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00d      	beq.n	8003620 <HAL_GPIO_Init+0x1dc>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a45      	ldr	r2, [pc, #276]	; (800371c <HAL_GPIO_Init+0x2d8>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d007      	beq.n	800361c <HAL_GPIO_Init+0x1d8>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a44      	ldr	r2, [pc, #272]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d101      	bne.n	8003618 <HAL_GPIO_Init+0x1d4>
 8003614:	2303      	movs	r3, #3
 8003616:	e006      	b.n	8003626 <HAL_GPIO_Init+0x1e2>
 8003618:	2305      	movs	r3, #5
 800361a:	e004      	b.n	8003626 <HAL_GPIO_Init+0x1e2>
 800361c:	2302      	movs	r3, #2
 800361e:	e002      	b.n	8003626 <HAL_GPIO_Init+0x1e2>
 8003620:	2301      	movs	r3, #1
 8003622:	e000      	b.n	8003626 <HAL_GPIO_Init+0x1e2>
 8003624:	2300      	movs	r3, #0
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	f002 0203 	and.w	r2, r2, #3
 800362c:	0092      	lsls	r2, r2, #2
 800362e:	4093      	lsls	r3, r2
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003636:	4937      	ldr	r1, [pc, #220]	; (8003714 <HAL_GPIO_Init+0x2d0>)
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	089b      	lsrs	r3, r3, #2
 800363c:	3302      	adds	r3, #2
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003644:	4b37      	ldr	r3, [pc, #220]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	43db      	mvns	r3, r3
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	4013      	ands	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003660:	693a      	ldr	r2, [r7, #16]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003668:	4a2e      	ldr	r2, [pc, #184]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800366e:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	43db      	mvns	r3, r3
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4013      	ands	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003692:	4a24      	ldr	r2, [pc, #144]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003698:	4b22      	ldr	r3, [pc, #136]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	4013      	ands	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80036bc:	4a19      	ldr	r2, [pc, #100]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c2:	4b18      	ldr	r3, [pc, #96]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	43db      	mvns	r3, r3
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4013      	ands	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80036e6:	4a0f      	ldr	r2, [pc, #60]	; (8003724 <HAL_GPIO_Init+0x2e0>)
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	3301      	adds	r3, #1
 80036f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	fa22 f303 	lsr.w	r3, r2, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f47f aea9 	bne.w	8003454 <HAL_GPIO_Init+0x10>
  }
}
 8003702:	bf00      	nop
 8003704:	bf00      	nop
 8003706:	371c      	adds	r7, #28
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	40021000 	.word	0x40021000
 8003714:	40010000 	.word	0x40010000
 8003718:	48000400 	.word	0x48000400
 800371c:	48000800 	.word	0x48000800
 8003720:	48000c00 	.word	0x48000c00
 8003724:	40010400 	.word	0x40010400

08003728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	807b      	strh	r3, [r7, #2]
 8003734:	4613      	mov	r3, r2
 8003736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003738:	787b      	ldrb	r3, [r7, #1]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800373e:	887a      	ldrh	r2, [r7, #2]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003744:	e002      	b.n	800374c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003746:	887a      	ldrh	r2, [r7, #2]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e081      	b.n	800386e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d106      	bne.n	8003784 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7fe f94c 	bl	8001a1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2224      	movs	r2, #36	; 0x24
 8003788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d107      	bne.n	80037d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037ce:	609a      	str	r2, [r3, #8]
 80037d0:	e006      	b.n	80037e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80037de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d104      	bne.n	80037f2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6812      	ldr	r2, [r2, #0]
 80037fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003804:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003814:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	69d9      	ldr	r1, [r3, #28]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1a      	ldr	r2, [r3, #32]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	430a      	orrs	r2, r1
 800383e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af02      	add	r7, sp, #8
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	607a      	str	r2, [r7, #4]
 8003882:	461a      	mov	r2, r3
 8003884:	460b      	mov	r3, r1
 8003886:	817b      	strh	r3, [r7, #10]
 8003888:	4613      	mov	r3, r2
 800388a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b20      	cmp	r3, #32
 8003896:	f040 80da 	bne.w	8003a4e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_I2C_Master_Transmit+0x30>
 80038a4:	2302      	movs	r3, #2
 80038a6:	e0d3      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80038b0:	f7fe fbac 	bl	800200c <HAL_GetTick>
 80038b4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	2319      	movs	r3, #25
 80038bc:	2201      	movs	r2, #1
 80038be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fa00 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e0be      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2221      	movs	r2, #33	; 0x21
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2210      	movs	r2, #16
 80038de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	893a      	ldrh	r2, [r7, #8]
 80038f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2bff      	cmp	r3, #255	; 0xff
 8003902:	d90e      	bls.n	8003922 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	22ff      	movs	r2, #255	; 0xff
 8003908:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390e:	b2da      	uxtb	r2, r3
 8003910:	8979      	ldrh	r1, [r7, #10]
 8003912:	4b51      	ldr	r3, [pc, #324]	; (8003a58 <HAL_I2C_Master_Transmit+0x1e0>)
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 fb72 	bl	8004004 <I2C_TransferConfig>
 8003920:	e06c      	b.n	80039fc <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003930:	b2da      	uxtb	r2, r3
 8003932:	8979      	ldrh	r1, [r7, #10]
 8003934:	4b48      	ldr	r3, [pc, #288]	; (8003a58 <HAL_I2C_Master_Transmit+0x1e0>)
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 fb61 	bl	8004004 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003942:	e05b      	b.n	80039fc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	6a39      	ldr	r1, [r7, #32]
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 f9fd 	bl	8003d48 <I2C_WaitOnTXISFlagUntilTimeout>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e07b      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395c:	781a      	ldrb	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	1c5a      	adds	r2, r3, #1
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003972:	b29b      	uxth	r3, r3
 8003974:	3b01      	subs	r3, #1
 8003976:	b29a      	uxth	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d034      	beq.n	80039fc <HAL_I2C_Master_Transmit+0x184>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003996:	2b00      	cmp	r3, #0
 8003998:	d130      	bne.n	80039fc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	2200      	movs	r2, #0
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f98f 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e04d      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2bff      	cmp	r3, #255	; 0xff
 80039bc:	d90e      	bls.n	80039dc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	22ff      	movs	r2, #255	; 0xff
 80039c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	8979      	ldrh	r1, [r7, #10]
 80039cc:	2300      	movs	r3, #0
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 fb15 	bl	8004004 <I2C_TransferConfig>
 80039da:	e00f      	b.n	80039fc <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ea:	b2da      	uxtb	r2, r3
 80039ec:	8979      	ldrh	r1, [r7, #10]
 80039ee:	2300      	movs	r3, #0
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 fb04 	bl	8004004 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d19e      	bne.n	8003944 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	6a39      	ldr	r1, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f9dc 	bl	8003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e01a      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	6859      	ldr	r1, [r3, #4]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	4b0b      	ldr	r3, [pc, #44]	; (8003a5c <HAL_I2C_Master_Transmit+0x1e4>)
 8003a2e:	400b      	ands	r3, r1
 8003a30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e000      	b.n	8003a50 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003a4e:	2302      	movs	r3, #2
  }
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3718      	adds	r7, #24
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	80002000 	.word	0x80002000
 8003a5c:	fe00e800 	.word	0xfe00e800

08003a60 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	817b      	strh	r3, [r7, #10]
 8003a70:	4613      	mov	r3, r2
 8003a72:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	f040 80db 	bne.w	8003c38 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d101      	bne.n	8003a90 <HAL_I2C_Master_Receive+0x30>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e0d4      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a98:	f7fe fab8 	bl	800200c <HAL_GetTick>
 8003a9c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2319      	movs	r3, #25
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 f90c 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e0bf      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2222      	movs	r2, #34	; 0x22
 8003abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	893a      	ldrh	r2, [r7, #8]
 8003ada:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2bff      	cmp	r3, #255	; 0xff
 8003aea:	d90e      	bls.n	8003b0a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	22ff      	movs	r2, #255	; 0xff
 8003af0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	8979      	ldrh	r1, [r7, #10]
 8003afa:	4b52      	ldr	r3, [pc, #328]	; (8003c44 <HAL_I2C_Master_Receive+0x1e4>)
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 fa7e 	bl	8004004 <I2C_TransferConfig>
 8003b08:	e06d      	b.n	8003be6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	8979      	ldrh	r1, [r7, #10]
 8003b1c:	4b49      	ldr	r3, [pc, #292]	; (8003c44 <HAL_I2C_Master_Receive+0x1e4>)
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 fa6d 	bl	8004004 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003b2a:	e05c      	b.n	8003be6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	6a39      	ldr	r1, [r7, #32]
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 f985 	bl	8003e40 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e07c      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	1c5a      	adds	r2, r3, #1
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d034      	beq.n	8003be6 <HAL_I2C_Master_Receive+0x186>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d130      	bne.n	8003be6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	2180      	movs	r1, #128	; 0x80
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 f89a 	bl	8003cc8 <I2C_WaitOnFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e04d      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2bff      	cmp	r3, #255	; 0xff
 8003ba6:	d90e      	bls.n	8003bc6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	22ff      	movs	r2, #255	; 0xff
 8003bac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	8979      	ldrh	r1, [r7, #10]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 fa20 	bl	8004004 <I2C_TransferConfig>
 8003bc4:	e00f      	b.n	8003be6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	8979      	ldrh	r1, [r7, #10]
 8003bd8:	2300      	movs	r3, #0
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fa0f 	bl	8004004 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d19d      	bne.n	8003b2c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	6a39      	ldr	r1, [r7, #32]
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 f8e7 	bl	8003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e01a      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6859      	ldr	r1, [r3, #4]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	4b0c      	ldr	r3, [pc, #48]	; (8003c48 <HAL_I2C_Master_Receive+0x1e8>)
 8003c18:	400b      	ands	r3, r1
 8003c1a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	e000      	b.n	8003c3a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003c38:	2302      	movs	r3, #2
  }
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	80002400 	.word	0x80002400
 8003c48:	fe00e800 	.word	0xfe00e800

08003c4c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d005      	beq.n	8003c78 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	68f9      	ldr	r1, [r7, #12]
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
  }
}
 8003c78:	bf00      	nop
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d103      	bne.n	8003c9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d007      	beq.n	8003cbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	619a      	str	r2, [r3, #24]
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cd8:	e022      	b.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce0:	d01e      	beq.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce2:	f7fe f993 	bl	800200c <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d302      	bcc.n	8003cf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d113      	bne.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	f043 0220 	orr.w	r2, r3, #32
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e00f      	b.n	8003d40 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d0cd      	beq.n	8003cda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d54:	e02c      	b.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	68b9      	ldr	r1, [r7, #8]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f8dc 	bl	8003f18 <I2C_IsAcknowledgeFailed>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e02a      	b.n	8003dc0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d01e      	beq.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d72:	f7fe f94b 	bl	800200c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d302      	bcc.n	8003d88 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d113      	bne.n	8003db0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e007      	b.n	8003dc0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d1cb      	bne.n	8003d56 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dd4:	e028      	b.n	8003e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f89c 	bl	8003f18 <I2C_IsAcknowledgeFailed>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e026      	b.n	8003e38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dea:	f7fe f90f 	bl	800200c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d302      	bcc.n	8003e00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d113      	bne.n	8003e28 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e04:	f043 0220 	orr.w	r2, r3, #32
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e007      	b.n	8003e38 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	d1cf      	bne.n	8003dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e4c:	e055      	b.n	8003efa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	68b9      	ldr	r1, [r7, #8]
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f000 f860 	bl	8003f18 <I2C_IsAcknowledgeFailed>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e053      	b.n	8003f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	f003 0320 	and.w	r3, r3, #32
 8003e6c:	2b20      	cmp	r3, #32
 8003e6e:	d129      	bne.n	8003ec4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d105      	bne.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e03f      	b.n	8003f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6859      	ldr	r1, [r3, #4]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	4b1d      	ldr	r3, [pc, #116]	; (8003f14 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003e9e:	400b      	ands	r3, r1
 8003ea0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e022      	b.n	8003f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ec4:	f7fe f8a2 	bl	800200c <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d302      	bcc.n	8003eda <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10f      	bne.n	8003efa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ede:	f043 0220 	orr.w	r2, r3, #32
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e007      	b.n	8003f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d1a2      	bne.n	8003e4e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	fe00e800 	.word	0xfe00e800

08003f18 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f003 0310 	and.w	r3, r3, #16
 8003f2e:	2b10      	cmp	r3, #16
 8003f30:	d161      	bne.n	8003ff6 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f40:	d02b      	beq.n	8003f9a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f50:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f52:	e022      	b.n	8003f9a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5a:	d01e      	beq.n	8003f9a <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5c:	f7fe f856 	bl	800200c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <I2C_IsAcknowledgeFailed+0x5a>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d113      	bne.n	8003f9a <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	f043 0220 	orr.w	r2, r3, #32
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e02e      	b.n	8003ff8 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	f003 0320 	and.w	r3, r3, #32
 8003fa4:	2b20      	cmp	r3, #32
 8003fa6:	d1d5      	bne.n	8003f54 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2210      	movs	r2, #16
 8003fae:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f7ff fe61 	bl	8003c80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6859      	ldr	r1, [r3, #4]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4b0d      	ldr	r3, [pc, #52]	; (8004000 <I2C_IsAcknowledgeFailed+0xe8>)
 8003fca:	400b      	ands	r3, r1
 8003fcc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd2:	f043 0204 	orr.w	r2, r3, #4
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e000      	b.n	8003ff8 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	fe00e800 	.word	0xfe00e800

08004004 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	607b      	str	r3, [r7, #4]
 800400e:	460b      	mov	r3, r1
 8004010:	817b      	strh	r3, [r7, #10]
 8004012:	4613      	mov	r3, r2
 8004014:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	0d5b      	lsrs	r3, r3, #21
 8004020:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004024:	4b0d      	ldr	r3, [pc, #52]	; (800405c <I2C_TransferConfig+0x58>)
 8004026:	430b      	orrs	r3, r1
 8004028:	43db      	mvns	r3, r3
 800402a:	ea02 0103 	and.w	r1, r2, r3
 800402e:	897b      	ldrh	r3, [r7, #10]
 8004030:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004034:	7a7b      	ldrb	r3, [r7, #9]
 8004036:	041b      	lsls	r3, r3, #16
 8004038:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	431a      	orrs	r2, r3
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	431a      	orrs	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800404e:	bf00      	nop
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	03ff63ff 	.word	0x03ff63ff

08004060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b20      	cmp	r3, #32
 8004074:	d138      	bne.n	80040e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004080:	2302      	movs	r3, #2
 8004082:	e032      	b.n	80040ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2224      	movs	r2, #36	; 0x24
 8004090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040e4:	2300      	movs	r3, #0
 80040e6:	e000      	b.n	80040ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b085      	sub	sp, #20
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
 80040fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b20      	cmp	r3, #32
 800410a:	d139      	bne.n	8004180 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004112:	2b01      	cmp	r3, #1
 8004114:	d101      	bne.n	800411a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004116:	2302      	movs	r3, #2
 8004118:	e033      	b.n	8004182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2224      	movs	r2, #36	; 0x24
 8004126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0201 	bic.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004148:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	021b      	lsls	r3, r3, #8
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4313      	orrs	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
	...

08004190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004196:	af00      	add	r7, sp, #0
 8004198:	1d3b      	adds	r3, r7, #4
 800419a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800419c:	1d3b      	adds	r3, r7, #4
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d102      	bne.n	80041aa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	f000 bef4 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041aa:	1d3b      	adds	r3, r7, #4
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 816a 	beq.w	800448e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80041ba:	4bb3      	ldr	r3, [pc, #716]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f003 030c 	and.w	r3, r3, #12
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d00c      	beq.n	80041e0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041c6:	4bb0      	ldr	r3, [pc, #704]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 030c 	and.w	r3, r3, #12
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d159      	bne.n	8004286 <HAL_RCC_OscConfig+0xf6>
 80041d2:	4bad      	ldr	r3, [pc, #692]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041de:	d152      	bne.n	8004286 <HAL_RCC_OscConfig+0xf6>
 80041e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041e4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80041ec:	fa93 f3a3 	rbit	r3, r3
 80041f0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041f4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f8:	fab3 f383 	clz	r3, r3
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	095b      	lsrs	r3, r3, #5
 8004200:	b2db      	uxtb	r3, r3
 8004202:	f043 0301 	orr.w	r3, r3, #1
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	d102      	bne.n	8004212 <HAL_RCC_OscConfig+0x82>
 800420c:	4b9e      	ldr	r3, [pc, #632]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	e015      	b.n	800423e <HAL_RCC_OscConfig+0xae>
 8004212:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004216:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800421e:	fa93 f3a3 	rbit	r3, r3
 8004222:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004226:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800422a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800422e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004232:	fa93 f3a3 	rbit	r3, r3
 8004236:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800423a:	4b93      	ldr	r3, [pc, #588]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 800423c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004242:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004246:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800424a:	fa92 f2a2 	rbit	r2, r2
 800424e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004252:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004256:	fab2 f282 	clz	r2, r2
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	f042 0220 	orr.w	r2, r2, #32
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	f002 021f 	and.w	r2, r2, #31
 8004266:	2101      	movs	r1, #1
 8004268:	fa01 f202 	lsl.w	r2, r1, r2
 800426c:	4013      	ands	r3, r2
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 810c 	beq.w	800448c <HAL_RCC_OscConfig+0x2fc>
 8004274:	1d3b      	adds	r3, r7, #4
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	f040 8106 	bne.w	800448c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	f000 be86 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004286:	1d3b      	adds	r3, r7, #4
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004290:	d106      	bne.n	80042a0 <HAL_RCC_OscConfig+0x110>
 8004292:	4b7d      	ldr	r3, [pc, #500]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a7c      	ldr	r2, [pc, #496]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800429c:	6013      	str	r3, [r2, #0]
 800429e:	e030      	b.n	8004302 <HAL_RCC_OscConfig+0x172>
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCC_OscConfig+0x134>
 80042aa:	4b77      	ldr	r3, [pc, #476]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a76      	ldr	r2, [pc, #472]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042b4:	6013      	str	r3, [r2, #0]
 80042b6:	4b74      	ldr	r3, [pc, #464]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a73      	ldr	r2, [pc, #460]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e01e      	b.n	8004302 <HAL_RCC_OscConfig+0x172>
 80042c4:	1d3b      	adds	r3, r7, #4
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_OscConfig+0x15a>
 80042d0:	4b6d      	ldr	r3, [pc, #436]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a6c      	ldr	r2, [pc, #432]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042da:	6013      	str	r3, [r2, #0]
 80042dc:	4b6a      	ldr	r3, [pc, #424]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a69      	ldr	r2, [pc, #420]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	e00b      	b.n	8004302 <HAL_RCC_OscConfig+0x172>
 80042ea:	4b67      	ldr	r3, [pc, #412]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a66      	ldr	r2, [pc, #408]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	4b64      	ldr	r3, [pc, #400]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a63      	ldr	r2, [pc, #396]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 80042fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004300:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004302:	4b61      	ldr	r3, [pc, #388]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	f023 020f 	bic.w	r2, r3, #15
 800430a:	1d3b      	adds	r3, r7, #4
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	495d      	ldr	r1, [pc, #372]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004312:	4313      	orrs	r3, r2
 8004314:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004316:	1d3b      	adds	r3, r7, #4
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d059      	beq.n	80043d4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004320:	f7fd fe74 	bl	800200c <HAL_GetTick>
 8004324:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004328:	e00a      	b.n	8004340 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800432a:	f7fd fe6f 	bl	800200c <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	; 0x64
 8004338:	d902      	bls.n	8004340 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	f000 be29 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004340:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004344:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800434c:	fa93 f3a3 	rbit	r3, r3
 8004350:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004354:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004358:	fab3 f383 	clz	r3, r3
 800435c:	b2db      	uxtb	r3, r3
 800435e:	095b      	lsrs	r3, r3, #5
 8004360:	b2db      	uxtb	r3, r3
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b01      	cmp	r3, #1
 800436a:	d102      	bne.n	8004372 <HAL_RCC_OscConfig+0x1e2>
 800436c:	4b46      	ldr	r3, [pc, #280]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	e015      	b.n	800439e <HAL_RCC_OscConfig+0x20e>
 8004372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004376:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800437e:	fa93 f3a3 	rbit	r3, r3
 8004382:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004386:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800438a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800438e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004392:	fa93 f3a3 	rbit	r3, r3
 8004396:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800439a:	4b3b      	ldr	r3, [pc, #236]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80043a2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80043a6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80043aa:	fa92 f2a2 	rbit	r2, r2
 80043ae:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80043b2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80043b6:	fab2 f282 	clz	r2, r2
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	f042 0220 	orr.w	r2, r2, #32
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	f002 021f 	and.w	r2, r2, #31
 80043c6:	2101      	movs	r1, #1
 80043c8:	fa01 f202 	lsl.w	r2, r1, r2
 80043cc:	4013      	ands	r3, r2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0ab      	beq.n	800432a <HAL_RCC_OscConfig+0x19a>
 80043d2:	e05c      	b.n	800448e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d4:	f7fd fe1a 	bl	800200c <HAL_GetTick>
 80043d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043dc:	e00a      	b.n	80043f4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043de:	f7fd fe15 	bl	800200c <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	; 0x64
 80043ec:	d902      	bls.n	80043f4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	f000 bdcf 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
 80043f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043f8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004400:	fa93 f3a3 	rbit	r3, r3
 8004404:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004408:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800440c:	fab3 f383 	clz	r3, r3
 8004410:	b2db      	uxtb	r3, r3
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f043 0301 	orr.w	r3, r3, #1
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	d102      	bne.n	8004426 <HAL_RCC_OscConfig+0x296>
 8004420:	4b19      	ldr	r3, [pc, #100]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	e015      	b.n	8004452 <HAL_RCC_OscConfig+0x2c2>
 8004426:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800442a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004432:	fa93 f3a3 	rbit	r3, r3
 8004436:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800443a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800443e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004442:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004446:	fa93 f3a3 	rbit	r3, r3
 800444a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800444e:	4b0e      	ldr	r3, [pc, #56]	; (8004488 <HAL_RCC_OscConfig+0x2f8>)
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004456:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800445a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800445e:	fa92 f2a2 	rbit	r2, r2
 8004462:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004466:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800446a:	fab2 f282 	clz	r2, r2
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	f042 0220 	orr.w	r2, r2, #32
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	f002 021f 	and.w	r2, r2, #31
 800447a:	2101      	movs	r1, #1
 800447c:	fa01 f202 	lsl.w	r2, r1, r2
 8004480:	4013      	ands	r3, r2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1ab      	bne.n	80043de <HAL_RCC_OscConfig+0x24e>
 8004486:	e002      	b.n	800448e <HAL_RCC_OscConfig+0x2fe>
 8004488:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800448c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800448e:	1d3b      	adds	r3, r7, #4
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 816f 	beq.w	800477c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800449e:	4bd0      	ldr	r3, [pc, #832]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f003 030c 	and.w	r3, r3, #12
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00b      	beq.n	80044c2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80044aa:	4bcd      	ldr	r3, [pc, #820]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 030c 	and.w	r3, r3, #12
 80044b2:	2b08      	cmp	r3, #8
 80044b4:	d16c      	bne.n	8004590 <HAL_RCC_OscConfig+0x400>
 80044b6:	4bca      	ldr	r3, [pc, #808]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d166      	bne.n	8004590 <HAL_RCC_OscConfig+0x400>
 80044c2:	2302      	movs	r3, #2
 80044c4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80044cc:	fa93 f3a3 	rbit	r3, r3
 80044d0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80044d4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044d8:	fab3 f383 	clz	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	f043 0301 	orr.w	r3, r3, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d102      	bne.n	80044f2 <HAL_RCC_OscConfig+0x362>
 80044ec:	4bbc      	ldr	r3, [pc, #752]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	e013      	b.n	800451a <HAL_RCC_OscConfig+0x38a>
 80044f2:	2302      	movs	r3, #2
 80044f4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80044fc:	fa93 f3a3 	rbit	r3, r3
 8004500:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004504:	2302      	movs	r3, #2
 8004506:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800450a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800450e:	fa93 f3a3 	rbit	r3, r3
 8004512:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004516:	4bb2      	ldr	r3, [pc, #712]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	2202      	movs	r2, #2
 800451c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004520:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004524:	fa92 f2a2 	rbit	r2, r2
 8004528:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800452c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004530:	fab2 f282 	clz	r2, r2
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	f042 0220 	orr.w	r2, r2, #32
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	f002 021f 	and.w	r2, r2, #31
 8004540:	2101      	movs	r1, #1
 8004542:	fa01 f202 	lsl.w	r2, r1, r2
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d007      	beq.n	800455c <HAL_RCC_OscConfig+0x3cc>
 800454c:	1d3b      	adds	r3, r7, #4
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d002      	beq.n	800455c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f000 bd1b 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800455c:	4ba0      	ldr	r3, [pc, #640]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004564:	1d3b      	adds	r3, r7, #4
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	21f8      	movs	r1, #248	; 0xf8
 800456c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004570:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004574:	fa91 f1a1 	rbit	r1, r1
 8004578:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800457c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004580:	fab1 f181 	clz	r1, r1
 8004584:	b2c9      	uxtb	r1, r1
 8004586:	408b      	lsls	r3, r1
 8004588:	4995      	ldr	r1, [pc, #596]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 800458a:	4313      	orrs	r3, r2
 800458c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800458e:	e0f5      	b.n	800477c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004590:	1d3b      	adds	r3, r7, #4
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 8085 	beq.w	80046a6 <HAL_RCC_OscConfig+0x516>
 800459c:	2301      	movs	r3, #1
 800459e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80045a6:	fa93 f3a3 	rbit	r3, r3
 80045aa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80045ae:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045b2:	fab3 f383 	clz	r3, r3
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80045bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	461a      	mov	r2, r3
 80045c4:	2301      	movs	r3, #1
 80045c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7fd fd20 	bl	800200c <HAL_GetTick>
 80045cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d0:	e00a      	b.n	80045e8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045d2:	f7fd fd1b 	bl	800200c <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d902      	bls.n	80045e8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	f000 bcd5 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
 80045e8:	2302      	movs	r3, #2
 80045ea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ee:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80045f2:	fa93 f3a3 	rbit	r3, r3
 80045f6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80045fa:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045fe:	fab3 f383 	clz	r3, r3
 8004602:	b2db      	uxtb	r3, r3
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	b2db      	uxtb	r3, r3
 8004608:	f043 0301 	orr.w	r3, r3, #1
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b01      	cmp	r3, #1
 8004610:	d102      	bne.n	8004618 <HAL_RCC_OscConfig+0x488>
 8004612:	4b73      	ldr	r3, [pc, #460]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	e013      	b.n	8004640 <HAL_RCC_OscConfig+0x4b0>
 8004618:	2302      	movs	r3, #2
 800461a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004622:	fa93 f3a3 	rbit	r3, r3
 8004626:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800462a:	2302      	movs	r3, #2
 800462c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004630:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004634:	fa93 f3a3 	rbit	r3, r3
 8004638:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800463c:	4b68      	ldr	r3, [pc, #416]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	2202      	movs	r2, #2
 8004642:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004646:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800464a:	fa92 f2a2 	rbit	r2, r2
 800464e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004652:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004656:	fab2 f282 	clz	r2, r2
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	f042 0220 	orr.w	r2, r2, #32
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	f002 021f 	and.w	r2, r2, #31
 8004666:	2101      	movs	r1, #1
 8004668:	fa01 f202 	lsl.w	r2, r1, r2
 800466c:	4013      	ands	r3, r2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0af      	beq.n	80045d2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004672:	4b5b      	ldr	r3, [pc, #364]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800467a:	1d3b      	adds	r3, r7, #4
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	21f8      	movs	r1, #248	; 0xf8
 8004682:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004686:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800468a:	fa91 f1a1 	rbit	r1, r1
 800468e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004692:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004696:	fab1 f181 	clz	r1, r1
 800469a:	b2c9      	uxtb	r1, r1
 800469c:	408b      	lsls	r3, r1
 800469e:	4950      	ldr	r1, [pc, #320]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	600b      	str	r3, [r1, #0]
 80046a4:	e06a      	b.n	800477c <HAL_RCC_OscConfig+0x5ec>
 80046a6:	2301      	movs	r3, #1
 80046a8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80046b0:	fa93 f3a3 	rbit	r3, r3
 80046b4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80046b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046bc:	fab3 f383 	clz	r3, r3
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80046c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	461a      	mov	r2, r3
 80046ce:	2300      	movs	r3, #0
 80046d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fd fc9b 	bl	800200c <HAL_GetTick>
 80046d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046da:	e00a      	b.n	80046f2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046dc:	f7fd fc96 	bl	800200c <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d902      	bls.n	80046f2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	f000 bc50 	b.w	8004f92 <HAL_RCC_OscConfig+0xe02>
 80046f2:	2302      	movs	r3, #2
 80046f4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80046fc:	fa93 f3a3 	rbit	r3, r3
 8004700:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004704:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	b2db      	uxtb	r3, r3
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d102      	bne.n	8004722 <HAL_RCC_OscConfig+0x592>
 800471c:	4b30      	ldr	r3, [pc, #192]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	e013      	b.n	800474a <HAL_RCC_OscConfig+0x5ba>
 8004722:	2302      	movs	r3, #2
 8004724:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004728:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800472c:	fa93 f3a3 	rbit	r3, r3
 8004730:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004734:	2302      	movs	r3, #2
 8004736:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800473a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800473e:	fa93 f3a3 	rbit	r3, r3
 8004742:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004746:	4b26      	ldr	r3, [pc, #152]	; (80047e0 <HAL_RCC_OscConfig+0x650>)
 8004748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474a:	2202      	movs	r2, #2
 800474c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004750:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004754:	fa92 f2a2 	rbit	r2, r2
 8004758:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800475c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004760:	fab2 f282 	clz	r2, r2
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	f042 0220 	orr.w	r2, r2, #32
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	f002 021f 	and.w	r2, r2, #31
 8004770:	2101      	movs	r1, #1
 8004772:	fa01 f202 	lsl.w	r2, r1, r2
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1af      	bne.n	80046dc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800477c:	1d3b      	adds	r3, r7, #4
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 80da 	beq.w	8004940 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800478c:	1d3b      	adds	r3, r7, #4
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d069      	beq.n	800486a <HAL_RCC_OscConfig+0x6da>
 8004796:	2301      	movs	r3, #1
 8004798:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80047a0:	fa93 f3a3 	rbit	r3, r3
 80047a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80047a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ac:	fab3 f383 	clz	r3, r3
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	461a      	mov	r2, r3
 80047b4:	4b0b      	ldr	r3, [pc, #44]	; (80047e4 <HAL_RCC_OscConfig+0x654>)
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	461a      	mov	r2, r3
 80047bc:	2301      	movs	r3, #1
 80047be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c0:	f7fd fc24 	bl	800200c <HAL_GetTick>
 80047c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c8:	e00e      	b.n	80047e8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047ca:	f7fd fc1f 	bl	800200c <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d906      	bls.n	80047e8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e3d9      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 80047de:	bf00      	nop
 80047e0:	40021000 	.word	0x40021000
 80047e4:	10908120 	.word	0x10908120
 80047e8:	2302      	movs	r3, #2
 80047ea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80047f2:	fa93 f3a3 	rbit	r3, r3
 80047f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80047fa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80047fe:	2202      	movs	r2, #2
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	fa93 f2a3 	rbit	r2, r3
 800480c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004816:	2202      	movs	r2, #2
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	fa93 f2a3 	rbit	r2, r3
 8004824:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004828:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800482a:	4ba5      	ldr	r3, [pc, #660]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 800482c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800482e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004832:	2102      	movs	r1, #2
 8004834:	6019      	str	r1, [r3, #0]
 8004836:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	fa93 f1a3 	rbit	r1, r3
 8004840:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004844:	6019      	str	r1, [r3, #0]
  return result;
 8004846:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	fab3 f383 	clz	r3, r3
 8004850:	b2db      	uxtb	r3, r3
 8004852:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004856:	b2db      	uxtb	r3, r3
 8004858:	f003 031f 	and.w	r3, r3, #31
 800485c:	2101      	movs	r1, #1
 800485e:	fa01 f303 	lsl.w	r3, r1, r3
 8004862:	4013      	ands	r3, r2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0b0      	beq.n	80047ca <HAL_RCC_OscConfig+0x63a>
 8004868:	e06a      	b.n	8004940 <HAL_RCC_OscConfig+0x7b0>
 800486a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800486e:	2201      	movs	r2, #1
 8004870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004872:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	fa93 f2a3 	rbit	r2, r3
 800487c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004880:	601a      	str	r2, [r3, #0]
  return result;
 8004882:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004886:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004888:	fab3 f383 	clz	r3, r3
 800488c:	b2db      	uxtb	r3, r3
 800488e:	461a      	mov	r2, r3
 8004890:	4b8c      	ldr	r3, [pc, #560]	; (8004ac4 <HAL_RCC_OscConfig+0x934>)
 8004892:	4413      	add	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	461a      	mov	r2, r3
 8004898:	2300      	movs	r3, #0
 800489a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800489c:	f7fd fbb6 	bl	800200c <HAL_GetTick>
 80048a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a4:	e009      	b.n	80048ba <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048a6:	f7fd fbb1 	bl	800200c <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e36b      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 80048ba:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80048be:	2202      	movs	r2, #2
 80048c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	fa93 f2a3 	rbit	r2, r3
 80048cc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80048d6:	2202      	movs	r2, #2
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	fa93 f2a3 	rbit	r2, r3
 80048e4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80048ee:	2202      	movs	r2, #2
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	fa93 f2a3 	rbit	r2, r3
 80048fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004900:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004902:	4b6f      	ldr	r3, [pc, #444]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004904:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004906:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800490a:	2102      	movs	r1, #2
 800490c:	6019      	str	r1, [r3, #0]
 800490e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	fa93 f1a3 	rbit	r1, r3
 8004918:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800491c:	6019      	str	r1, [r3, #0]
  return result;
 800491e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	fab3 f383 	clz	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800492e:	b2db      	uxtb	r3, r3
 8004930:	f003 031f 	and.w	r3, r3, #31
 8004934:	2101      	movs	r1, #1
 8004936:	fa01 f303 	lsl.w	r3, r1, r3
 800493a:	4013      	ands	r3, r2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1b2      	bne.n	80048a6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004940:	1d3b      	adds	r3, r7, #4
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0304 	and.w	r3, r3, #4
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 8158 	beq.w	8004c00 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004950:	2300      	movs	r3, #0
 8004952:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004956:	4b5a      	ldr	r3, [pc, #360]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d112      	bne.n	8004988 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004962:	4b57      	ldr	r3, [pc, #348]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4a56      	ldr	r2, [pc, #344]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800496c:	61d3      	str	r3, [r2, #28]
 800496e:	4b54      	ldr	r3, [pc, #336]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004976:	f107 0308 	add.w	r3, r7, #8
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	f107 0308 	add.w	r3, r7, #8
 8004980:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004982:	2301      	movs	r3, #1
 8004984:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004988:	4b4f      	ldr	r3, [pc, #316]	; (8004ac8 <HAL_RCC_OscConfig+0x938>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d11a      	bne.n	80049ca <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004994:	4b4c      	ldr	r3, [pc, #304]	; (8004ac8 <HAL_RCC_OscConfig+0x938>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a4b      	ldr	r2, [pc, #300]	; (8004ac8 <HAL_RCC_OscConfig+0x938>)
 800499a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800499e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049a0:	f7fd fb34 	bl	800200c <HAL_GetTick>
 80049a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a8:	e009      	b.n	80049be <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049aa:	f7fd fb2f 	bl	800200c <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b64      	cmp	r3, #100	; 0x64
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e2e9      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049be:	4b42      	ldr	r3, [pc, #264]	; (8004ac8 <HAL_RCC_OscConfig+0x938>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0ef      	beq.n	80049aa <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049ca:	1d3b      	adds	r3, r7, #4
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d106      	bne.n	80049e2 <HAL_RCC_OscConfig+0x852>
 80049d4:	4b3a      	ldr	r3, [pc, #232]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	4a39      	ldr	r2, [pc, #228]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049da:	f043 0301 	orr.w	r3, r3, #1
 80049de:	6213      	str	r3, [r2, #32]
 80049e0:	e02f      	b.n	8004a42 <HAL_RCC_OscConfig+0x8b2>
 80049e2:	1d3b      	adds	r3, r7, #4
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10c      	bne.n	8004a06 <HAL_RCC_OscConfig+0x876>
 80049ec:	4b34      	ldr	r3, [pc, #208]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	4a33      	ldr	r2, [pc, #204]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049f2:	f023 0301 	bic.w	r3, r3, #1
 80049f6:	6213      	str	r3, [r2, #32]
 80049f8:	4b31      	ldr	r3, [pc, #196]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	4a30      	ldr	r2, [pc, #192]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 80049fe:	f023 0304 	bic.w	r3, r3, #4
 8004a02:	6213      	str	r3, [r2, #32]
 8004a04:	e01d      	b.n	8004a42 <HAL_RCC_OscConfig+0x8b2>
 8004a06:	1d3b      	adds	r3, r7, #4
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	2b05      	cmp	r3, #5
 8004a0e:	d10c      	bne.n	8004a2a <HAL_RCC_OscConfig+0x89a>
 8004a10:	4b2b      	ldr	r3, [pc, #172]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	4a2a      	ldr	r2, [pc, #168]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a16:	f043 0304 	orr.w	r3, r3, #4
 8004a1a:	6213      	str	r3, [r2, #32]
 8004a1c:	4b28      	ldr	r3, [pc, #160]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	4a27      	ldr	r2, [pc, #156]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6213      	str	r3, [r2, #32]
 8004a28:	e00b      	b.n	8004a42 <HAL_RCC_OscConfig+0x8b2>
 8004a2a:	4b25      	ldr	r3, [pc, #148]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	4a24      	ldr	r2, [pc, #144]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a30:	f023 0301 	bic.w	r3, r3, #1
 8004a34:	6213      	str	r3, [r2, #32]
 8004a36:	4b22      	ldr	r3, [pc, #136]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	4a21      	ldr	r2, [pc, #132]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004a3c:	f023 0304 	bic.w	r3, r3, #4
 8004a40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d06b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a4c:	f7fd fade 	bl	800200c <HAL_GetTick>
 8004a50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a54:	e00b      	b.n	8004a6e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a56:	f7fd fad9 	bl	800200c <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e291      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004a6e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004a72:	2202      	movs	r2, #2
 8004a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a76:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	fa93 f2a3 	rbit	r2, r3
 8004a80:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	fa93 f2a3 	rbit	r2, r3
 8004a98:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004a9c:	601a      	str	r2, [r3, #0]
  return result;
 8004a9e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004aa2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa4:	fab3 f383 	clz	r3, r3
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	095b      	lsrs	r3, r3, #5
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	f043 0302 	orr.w	r3, r3, #2
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d109      	bne.n	8004acc <HAL_RCC_OscConfig+0x93c>
 8004ab8:	4b01      	ldr	r3, [pc, #4]	; (8004ac0 <HAL_RCC_OscConfig+0x930>)
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	e014      	b.n	8004ae8 <HAL_RCC_OscConfig+0x958>
 8004abe:	bf00      	nop
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	10908120 	.word	0x10908120
 8004ac8:	40007000 	.word	0x40007000
 8004acc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	fa93 f2a3 	rbit	r2, r3
 8004ade:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	4bbb      	ldr	r3, [pc, #748]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004aec:	2102      	movs	r1, #2
 8004aee:	6011      	str	r1, [r2, #0]
 8004af0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004af4:	6812      	ldr	r2, [r2, #0]
 8004af6:	fa92 f1a2 	rbit	r1, r2
 8004afa:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004afe:	6011      	str	r1, [r2, #0]
  return result;
 8004b00:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004b04:	6812      	ldr	r2, [r2, #0]
 8004b06:	fab2 f282 	clz	r2, r2
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	f002 021f 	and.w	r2, r2, #31
 8004b16:	2101      	movs	r1, #1
 8004b18:	fa01 f202 	lsl.w	r2, r1, r2
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d099      	beq.n	8004a56 <HAL_RCC_OscConfig+0x8c6>
 8004b22:	e063      	b.n	8004bec <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b24:	f7fd fa72 	bl	800200c <HAL_GetTick>
 8004b28:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b2c:	e00b      	b.n	8004b46 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b2e:	f7fd fa6d 	bl	800200c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e225      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004b46:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	fa93 f2a3 	rbit	r2, r3
 8004b58:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004b62:	2202      	movs	r2, #2
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	fa93 f2a3 	rbit	r2, r3
 8004b70:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004b74:	601a      	str	r2, [r3, #0]
  return result;
 8004b76:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004b7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b7c:	fab3 f383 	clz	r3, r3
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	095b      	lsrs	r3, r3, #5
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	f043 0302 	orr.w	r3, r3, #2
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d102      	bne.n	8004b96 <HAL_RCC_OscConfig+0xa06>
 8004b90:	4b90      	ldr	r3, [pc, #576]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	e00d      	b.n	8004bb2 <HAL_RCC_OscConfig+0xa22>
 8004b96:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	fa93 f2a3 	rbit	r2, r3
 8004ba8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	4b89      	ldr	r3, [pc, #548]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004bb6:	2102      	movs	r1, #2
 8004bb8:	6011      	str	r1, [r2, #0]
 8004bba:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004bbe:	6812      	ldr	r2, [r2, #0]
 8004bc0:	fa92 f1a2 	rbit	r1, r2
 8004bc4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004bc8:	6011      	str	r1, [r2, #0]
  return result;
 8004bca:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004bce:	6812      	ldr	r2, [r2, #0]
 8004bd0:	fab2 f282 	clz	r2, r2
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bda:	b2d2      	uxtb	r2, r2
 8004bdc:	f002 021f 	and.w	r2, r2, #31
 8004be0:	2101      	movs	r1, #1
 8004be2:	fa01 f202 	lsl.w	r2, r1, r2
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1a0      	bne.n	8004b2e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004bec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d105      	bne.n	8004c00 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf4:	4b77      	ldr	r3, [pc, #476]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	4a76      	ldr	r2, [pc, #472]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c00:	1d3b      	adds	r3, r7, #4
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f000 81c2 	beq.w	8004f90 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c0c:	4b71      	ldr	r3, [pc, #452]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	f000 819c 	beq.w	8004f52 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c1a:	1d3b      	adds	r3, r7, #4
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	f040 8114 	bne.w	8004e4e <HAL_RCC_OscConfig+0xcbe>
 8004c26:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004c2a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004c2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c30:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	fa93 f2a3 	rbit	r2, r3
 8004c3a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004c3e:	601a      	str	r2, [r3, #0]
  return result;
 8004c40:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004c44:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	461a      	mov	r2, r3
 8004c58:	2300      	movs	r3, #0
 8004c5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c5c:	f7fd f9d6 	bl	800200c <HAL_GetTick>
 8004c60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c64:	e009      	b.n	8004c7a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c66:	f7fd f9d1 	bl	800200c <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e18b      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004c7a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004c7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	fa93 f2a3 	rbit	r2, r3
 8004c8e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004c92:	601a      	str	r2, [r3, #0]
  return result;
 8004c94:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004c98:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c9a:	fab3 f383 	clz	r3, r3
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	f043 0301 	orr.w	r3, r3, #1
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d102      	bne.n	8004cb4 <HAL_RCC_OscConfig+0xb24>
 8004cae:	4b49      	ldr	r3, [pc, #292]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	e01b      	b.n	8004cec <HAL_RCC_OscConfig+0xb5c>
 8004cb4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004cb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004cbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	fa93 f2a3 	rbit	r2, r3
 8004cc8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004cd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	fa93 f2a3 	rbit	r2, r3
 8004ce2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	4b3a      	ldr	r3, [pc, #232]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004cf0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004cf4:	6011      	str	r1, [r2, #0]
 8004cf6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	fa92 f1a2 	rbit	r1, r2
 8004d00:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004d04:	6011      	str	r1, [r2, #0]
  return result;
 8004d06:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004d0a:	6812      	ldr	r2, [r2, #0]
 8004d0c:	fab2 f282 	clz	r2, r2
 8004d10:	b2d2      	uxtb	r2, r2
 8004d12:	f042 0220 	orr.w	r2, r2, #32
 8004d16:	b2d2      	uxtb	r2, r2
 8004d18:	f002 021f 	and.w	r2, r2, #31
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d22:	4013      	ands	r3, r2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d19e      	bne.n	8004c66 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d28:	4b2a      	ldr	r3, [pc, #168]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004d30:	1d3b      	adds	r3, r7, #4
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004d36:	1d3b      	adds	r3, r7, #4
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	430b      	orrs	r3, r1
 8004d3e:	4925      	ldr	r1, [pc, #148]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	604b      	str	r3, [r1, #4]
 8004d44:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004d48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	fa93 f2a3 	rbit	r2, r3
 8004d58:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004d5c:	601a      	str	r2, [r3, #0]
  return result;
 8004d5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004d62:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d64:	fab3 f383 	clz	r3, r3
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	461a      	mov	r2, r3
 8004d76:	2301      	movs	r3, #1
 8004d78:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7a:	f7fd f947 	bl	800200c <HAL_GetTick>
 8004d7e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d82:	e009      	b.n	8004d98 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d84:	f7fd f942 	bl	800200c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e0fc      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004d98:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004d9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004da0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	fa93 f2a3 	rbit	r2, r3
 8004dac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004db0:	601a      	str	r2, [r3, #0]
  return result;
 8004db2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004db6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004db8:	fab3 f383 	clz	r3, r3
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	095b      	lsrs	r3, r3, #5
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	f043 0301 	orr.w	r3, r3, #1
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCC_OscConfig+0xc48>
 8004dcc:	4b01      	ldr	r3, [pc, #4]	; (8004dd4 <HAL_RCC_OscConfig+0xc44>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	e01e      	b.n	8004e10 <HAL_RCC_OscConfig+0xc80>
 8004dd2:	bf00      	nop
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004ddc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004de0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	fa93 f2a3 	rbit	r2, r3
 8004dec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004df6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004dfa:	601a      	str	r2, [r3, #0]
 8004dfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	fa93 f2a3 	rbit	r2, r3
 8004e06:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	4b63      	ldr	r3, [pc, #396]	; (8004f9c <HAL_RCC_OscConfig+0xe0c>)
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004e14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004e18:	6011      	str	r1, [r2, #0]
 8004e1a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004e1e:	6812      	ldr	r2, [r2, #0]
 8004e20:	fa92 f1a2 	rbit	r1, r2
 8004e24:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004e28:	6011      	str	r1, [r2, #0]
  return result;
 8004e2a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004e2e:	6812      	ldr	r2, [r2, #0]
 8004e30:	fab2 f282 	clz	r2, r2
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	f042 0220 	orr.w	r2, r2, #32
 8004e3a:	b2d2      	uxtb	r2, r2
 8004e3c:	f002 021f 	and.w	r2, r2, #31
 8004e40:	2101      	movs	r1, #1
 8004e42:	fa01 f202 	lsl.w	r2, r1, r2
 8004e46:	4013      	ands	r3, r2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d09b      	beq.n	8004d84 <HAL_RCC_OscConfig+0xbf4>
 8004e4c:	e0a0      	b.n	8004f90 <HAL_RCC_OscConfig+0xe00>
 8004e4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e52:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e58:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	fa93 f2a3 	rbit	r2, r3
 8004e62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004e66:	601a      	str	r2, [r3, #0]
  return result;
 8004e68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004e6c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e6e:	fab3 f383 	clz	r3, r3
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	461a      	mov	r2, r3
 8004e80:	2300      	movs	r3, #0
 8004e82:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e84:	f7fd f8c2 	bl	800200c <HAL_GetTick>
 8004e88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e8c:	e009      	b.n	8004ea2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e8e:	f7fd f8bd 	bl	800200c <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e077      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
 8004ea2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ea6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	fa93 f2a3 	rbit	r2, r3
 8004eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004eba:	601a      	str	r2, [r3, #0]
  return result;
 8004ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ec0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ec2:	fab3 f383 	clz	r3, r3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	095b      	lsrs	r3, r3, #5
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	f043 0301 	orr.w	r3, r3, #1
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d102      	bne.n	8004edc <HAL_RCC_OscConfig+0xd4c>
 8004ed6:	4b31      	ldr	r3, [pc, #196]	; (8004f9c <HAL_RCC_OscConfig+0xe0c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	e01b      	b.n	8004f14 <HAL_RCC_OscConfig+0xd84>
 8004edc:	f107 0320 	add.w	r3, r7, #32
 8004ee0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ee4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee6:	f107 0320 	add.w	r3, r7, #32
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	fa93 f2a3 	rbit	r2, r3
 8004ef0:	f107 031c 	add.w	r3, r7, #28
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	f107 0318 	add.w	r3, r7, #24
 8004efa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	f107 0318 	add.w	r3, r7, #24
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	fa93 f2a3 	rbit	r2, r3
 8004f0a:	f107 0314 	add.w	r3, r7, #20
 8004f0e:	601a      	str	r2, [r3, #0]
 8004f10:	4b22      	ldr	r3, [pc, #136]	; (8004f9c <HAL_RCC_OscConfig+0xe0c>)
 8004f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f14:	f107 0210 	add.w	r2, r7, #16
 8004f18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f1c:	6011      	str	r1, [r2, #0]
 8004f1e:	f107 0210 	add.w	r2, r7, #16
 8004f22:	6812      	ldr	r2, [r2, #0]
 8004f24:	fa92 f1a2 	rbit	r1, r2
 8004f28:	f107 020c 	add.w	r2, r7, #12
 8004f2c:	6011      	str	r1, [r2, #0]
  return result;
 8004f2e:	f107 020c 	add.w	r2, r7, #12
 8004f32:	6812      	ldr	r2, [r2, #0]
 8004f34:	fab2 f282 	clz	r2, r2
 8004f38:	b2d2      	uxtb	r2, r2
 8004f3a:	f042 0220 	orr.w	r2, r2, #32
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	f002 021f 	and.w	r2, r2, #31
 8004f44:	2101      	movs	r1, #1
 8004f46:	fa01 f202 	lsl.w	r2, r1, r2
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d19e      	bne.n	8004e8e <HAL_RCC_OscConfig+0xcfe>
 8004f50:	e01e      	b.n	8004f90 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f52:	1d3b      	adds	r3, r7, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e018      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f60:	4b0e      	ldr	r3, [pc, #56]	; (8004f9c <HAL_RCC_OscConfig+0xe0c>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004f68:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004f6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f70:	1d3b      	adds	r3, r7, #4
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d108      	bne.n	8004f8c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004f7a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004f7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f82:	1d3b      	adds	r3, r7, #4
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d001      	beq.n	8004f90 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e000      	b.n	8004f92 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40021000 	.word	0x40021000

08004fa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b09e      	sub	sp, #120	; 0x78
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e162      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fb8:	4b90      	ldr	r3, [pc, #576]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d910      	bls.n	8004fe8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc6:	4b8d      	ldr	r3, [pc, #564]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f023 0207 	bic.w	r2, r3, #7
 8004fce:	498b      	ldr	r1, [pc, #556]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd6:	4b89      	ldr	r3, [pc, #548]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d001      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e14a      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d008      	beq.n	8005006 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ff4:	4b82      	ldr	r3, [pc, #520]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	497f      	ldr	r1, [pc, #508]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 8005002:	4313      	orrs	r3, r2
 8005004:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 80dc 	beq.w	80051cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d13c      	bne.n	8005096 <HAL_RCC_ClockConfig+0xf6>
 800501c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005020:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005022:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005024:	fa93 f3a3 	rbit	r3, r3
 8005028:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800502a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800502c:	fab3 f383 	clz	r3, r3
 8005030:	b2db      	uxtb	r3, r3
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	b2db      	uxtb	r3, r3
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	d102      	bne.n	8005046 <HAL_RCC_ClockConfig+0xa6>
 8005040:	4b6f      	ldr	r3, [pc, #444]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	e00f      	b.n	8005066 <HAL_RCC_ClockConfig+0xc6>
 8005046:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800504a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800504e:	fa93 f3a3 	rbit	r3, r3
 8005052:	667b      	str	r3, [r7, #100]	; 0x64
 8005054:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005058:	663b      	str	r3, [r7, #96]	; 0x60
 800505a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800505c:	fa93 f3a3 	rbit	r3, r3
 8005060:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005062:	4b67      	ldr	r3, [pc, #412]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800506a:	65ba      	str	r2, [r7, #88]	; 0x58
 800506c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800506e:	fa92 f2a2 	rbit	r2, r2
 8005072:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005074:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005076:	fab2 f282 	clz	r2, r2
 800507a:	b2d2      	uxtb	r2, r2
 800507c:	f042 0220 	orr.w	r2, r2, #32
 8005080:	b2d2      	uxtb	r2, r2
 8005082:	f002 021f 	and.w	r2, r2, #31
 8005086:	2101      	movs	r1, #1
 8005088:	fa01 f202 	lsl.w	r2, r1, r2
 800508c:	4013      	ands	r3, r2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d17b      	bne.n	800518a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e0f3      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d13c      	bne.n	8005118 <HAL_RCC_ClockConfig+0x178>
 800509e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050a6:	fa93 f3a3 	rbit	r3, r3
 80050aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80050ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ae:	fab3 f383 	clz	r3, r3
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	f043 0301 	orr.w	r3, r3, #1
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d102      	bne.n	80050c8 <HAL_RCC_ClockConfig+0x128>
 80050c2:	4b4f      	ldr	r3, [pc, #316]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	e00f      	b.n	80050e8 <HAL_RCC_ClockConfig+0x148>
 80050c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050d0:	fa93 f3a3 	rbit	r3, r3
 80050d4:	647b      	str	r3, [r7, #68]	; 0x44
 80050d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050da:	643b      	str	r3, [r7, #64]	; 0x40
 80050dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050de:	fa93 f3a3 	rbit	r3, r3
 80050e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050e4:	4b46      	ldr	r3, [pc, #280]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80050ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050f0:	fa92 f2a2 	rbit	r2, r2
 80050f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80050f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050f8:	fab2 f282 	clz	r2, r2
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	f042 0220 	orr.w	r2, r2, #32
 8005102:	b2d2      	uxtb	r2, r2
 8005104:	f002 021f 	and.w	r2, r2, #31
 8005108:	2101      	movs	r1, #1
 800510a:	fa01 f202 	lsl.w	r2, r1, r2
 800510e:	4013      	ands	r3, r2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d13a      	bne.n	800518a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e0b2      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
 8005118:	2302      	movs	r3, #2
 800511a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	fa93 f3a3 	rbit	r3, r3
 8005122:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005126:	fab3 f383 	clz	r3, r3
 800512a:	b2db      	uxtb	r3, r3
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	b2db      	uxtb	r3, r3
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b01      	cmp	r3, #1
 8005138:	d102      	bne.n	8005140 <HAL_RCC_ClockConfig+0x1a0>
 800513a:	4b31      	ldr	r3, [pc, #196]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	e00d      	b.n	800515c <HAL_RCC_ClockConfig+0x1bc>
 8005140:	2302      	movs	r3, #2
 8005142:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	fa93 f3a3 	rbit	r3, r3
 800514a:	627b      	str	r3, [r7, #36]	; 0x24
 800514c:	2302      	movs	r3, #2
 800514e:	623b      	str	r3, [r7, #32]
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	fa93 f3a3 	rbit	r3, r3
 8005156:	61fb      	str	r3, [r7, #28]
 8005158:	4b29      	ldr	r3, [pc, #164]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	2202      	movs	r2, #2
 800515e:	61ba      	str	r2, [r7, #24]
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	fa92 f2a2 	rbit	r2, r2
 8005166:	617a      	str	r2, [r7, #20]
  return result;
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	fab2 f282 	clz	r2, r2
 800516e:	b2d2      	uxtb	r2, r2
 8005170:	f042 0220 	orr.w	r2, r2, #32
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	f002 021f 	and.w	r2, r2, #31
 800517a:	2101      	movs	r1, #1
 800517c:	fa01 f202 	lsl.w	r2, r1, r2
 8005180:	4013      	ands	r3, r2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e079      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800518a:	4b1d      	ldr	r3, [pc, #116]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f023 0203 	bic.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	491a      	ldr	r1, [pc, #104]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 8005198:	4313      	orrs	r3, r2
 800519a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800519c:	f7fc ff36 	bl	800200c <HAL_GetTick>
 80051a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051a2:	e00a      	b.n	80051ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051a4:	f7fc ff32 	bl	800200c <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e061      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ba:	4b11      	ldr	r3, [pc, #68]	; (8005200 <HAL_RCC_ClockConfig+0x260>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f003 020c 	and.w	r2, r3, #12
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d1eb      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051cc:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d214      	bcs.n	8005204 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051da:	4b08      	ldr	r3, [pc, #32]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f023 0207 	bic.w	r2, r3, #7
 80051e2:	4906      	ldr	r1, [pc, #24]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ea:	4b04      	ldr	r3, [pc, #16]	; (80051fc <HAL_RCC_ClockConfig+0x25c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d005      	beq.n	8005204 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e040      	b.n	800527e <HAL_RCC_ClockConfig+0x2de>
 80051fc:	40022000 	.word	0x40022000
 8005200:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	2b00      	cmp	r3, #0
 800520e:	d008      	beq.n	8005222 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005210:	4b1d      	ldr	r3, [pc, #116]	; (8005288 <HAL_RCC_ClockConfig+0x2e8>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	491a      	ldr	r1, [pc, #104]	; (8005288 <HAL_RCC_ClockConfig+0x2e8>)
 800521e:	4313      	orrs	r3, r2
 8005220:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d009      	beq.n	8005242 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800522e:	4b16      	ldr	r3, [pc, #88]	; (8005288 <HAL_RCC_ClockConfig+0x2e8>)
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4912      	ldr	r1, [pc, #72]	; (8005288 <HAL_RCC_ClockConfig+0x2e8>)
 800523e:	4313      	orrs	r3, r2
 8005240:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005242:	f000 f829 	bl	8005298 <HAL_RCC_GetSysClockFreq>
 8005246:	4601      	mov	r1, r0
 8005248:	4b0f      	ldr	r3, [pc, #60]	; (8005288 <HAL_RCC_ClockConfig+0x2e8>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005250:	22f0      	movs	r2, #240	; 0xf0
 8005252:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	fa92 f2a2 	rbit	r2, r2
 800525a:	60fa      	str	r2, [r7, #12]
  return result;
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	fab2 f282 	clz	r2, r2
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	40d3      	lsrs	r3, r2
 8005266:	4a09      	ldr	r2, [pc, #36]	; (800528c <HAL_RCC_ClockConfig+0x2ec>)
 8005268:	5cd3      	ldrb	r3, [r2, r3]
 800526a:	fa21 f303 	lsr.w	r3, r1, r3
 800526e:	4a08      	ldr	r2, [pc, #32]	; (8005290 <HAL_RCC_ClockConfig+0x2f0>)
 8005270:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005272:	4b08      	ldr	r3, [pc, #32]	; (8005294 <HAL_RCC_ClockConfig+0x2f4>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4618      	mov	r0, r3
 8005278:	f7fc fe84 	bl	8001f84 <HAL_InitTick>
  
  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3778      	adds	r7, #120	; 0x78
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	40021000 	.word	0x40021000
 800528c:	0800a520 	.word	0x0800a520
 8005290:	20000004 	.word	0x20000004
 8005294:	20000008 	.word	0x20000008

08005298 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005298:	b480      	push	{r7}
 800529a:	b08b      	sub	sp, #44	; 0x2c
 800529c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800529e:	2300      	movs	r3, #0
 80052a0:	61fb      	str	r3, [r7, #28]
 80052a2:	2300      	movs	r3, #0
 80052a4:	61bb      	str	r3, [r7, #24]
 80052a6:	2300      	movs	r3, #0
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80052ae:	2300      	movs	r3, #0
 80052b0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80052b2:	4b29      	ldr	r3, [pc, #164]	; (8005358 <HAL_RCC_GetSysClockFreq+0xc0>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	f003 030c 	and.w	r3, r3, #12
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d002      	beq.n	80052c8 <HAL_RCC_GetSysClockFreq+0x30>
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d003      	beq.n	80052ce <HAL_RCC_GetSysClockFreq+0x36>
 80052c6:	e03c      	b.n	8005342 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80052c8:	4b24      	ldr	r3, [pc, #144]	; (800535c <HAL_RCC_GetSysClockFreq+0xc4>)
 80052ca:	623b      	str	r3, [r7, #32]
      break;
 80052cc:	e03c      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80052d4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80052d8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	fa92 f2a2 	rbit	r2, r2
 80052e0:	607a      	str	r2, [r7, #4]
  return result;
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	fab2 f282 	clz	r2, r2
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	40d3      	lsrs	r3, r2
 80052ec:	4a1c      	ldr	r2, [pc, #112]	; (8005360 <HAL_RCC_GetSysClockFreq+0xc8>)
 80052ee:	5cd3      	ldrb	r3, [r2, r3]
 80052f0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80052f2:	4b19      	ldr	r3, [pc, #100]	; (8005358 <HAL_RCC_GetSysClockFreq+0xc0>)
 80052f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f6:	f003 030f 	and.w	r3, r3, #15
 80052fa:	220f      	movs	r2, #15
 80052fc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	fa92 f2a2 	rbit	r2, r2
 8005304:	60fa      	str	r2, [r7, #12]
  return result;
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	fab2 f282 	clz	r2, r2
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	40d3      	lsrs	r3, r2
 8005310:	4a14      	ldr	r2, [pc, #80]	; (8005364 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005312:	5cd3      	ldrb	r3, [r2, r3]
 8005314:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d008      	beq.n	8005332 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005320:	4a0e      	ldr	r2, [pc, #56]	; (800535c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	fbb2 f2f3 	udiv	r2, r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
 8005330:	e004      	b.n	800533c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	4a0c      	ldr	r2, [pc, #48]	; (8005368 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800533c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533e:	623b      	str	r3, [r7, #32]
      break;
 8005340:	e002      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005342:	4b06      	ldr	r3, [pc, #24]	; (800535c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005344:	623b      	str	r3, [r7, #32]
      break;
 8005346:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005348:	6a3b      	ldr	r3, [r7, #32]
}
 800534a:	4618      	mov	r0, r3
 800534c:	372c      	adds	r7, #44	; 0x2c
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	40021000 	.word	0x40021000
 800535c:	007a1200 	.word	0x007a1200
 8005360:	0800a538 	.word	0x0800a538
 8005364:	0800a548 	.word	0x0800a548
 8005368:	003d0900 	.word	0x003d0900

0800536c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800536c:	b480      	push	{r7}
 800536e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005370:	4b03      	ldr	r3, [pc, #12]	; (8005380 <HAL_RCC_GetHCLKFreq+0x14>)
 8005372:	681b      	ldr	r3, [r3, #0]
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	20000004 	.word	0x20000004

08005384 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800538a:	f7ff ffef 	bl	800536c <HAL_RCC_GetHCLKFreq>
 800538e:	4601      	mov	r1, r0
 8005390:	4b0b      	ldr	r3, [pc, #44]	; (80053c0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005398:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800539c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	fa92 f2a2 	rbit	r2, r2
 80053a4:	603a      	str	r2, [r7, #0]
  return result;
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	fab2 f282 	clz	r2, r2
 80053ac:	b2d2      	uxtb	r2, r2
 80053ae:	40d3      	lsrs	r3, r2
 80053b0:	4a04      	ldr	r2, [pc, #16]	; (80053c4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80053b2:	5cd3      	ldrb	r3, [r2, r3]
 80053b4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80053b8:	4618      	mov	r0, r3
 80053ba:	3708      	adds	r7, #8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	40021000 	.word	0x40021000
 80053c4:	0800a530 	.word	0x0800a530

080053c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80053ce:	f7ff ffcd 	bl	800536c <HAL_RCC_GetHCLKFreq>
 80053d2:	4601      	mov	r1, r0
 80053d4:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80053dc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80053e0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	fa92 f2a2 	rbit	r2, r2
 80053e8:	603a      	str	r2, [r7, #0]
  return result;
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	fab2 f282 	clz	r2, r2
 80053f0:	b2d2      	uxtb	r2, r2
 80053f2:	40d3      	lsrs	r3, r2
 80053f4:	4a04      	ldr	r2, [pc, #16]	; (8005408 <HAL_RCC_GetPCLK2Freq+0x40>)
 80053f6:	5cd3      	ldrb	r3, [r2, r3]
 80053f8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80053fc:	4618      	mov	r0, r3
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	40021000 	.word	0x40021000
 8005408:	0800a530 	.word	0x0800a530

0800540c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b092      	sub	sp, #72	; 0x48
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005414:	2300      	movs	r3, #0
 8005416:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005418:	2300      	movs	r3, #0
 800541a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800541c:	2300      	movs	r3, #0
 800541e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 80d4 	beq.w	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005430:	4b4e      	ldr	r3, [pc, #312]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005432:	69db      	ldr	r3, [r3, #28]
 8005434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d10e      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800543c:	4b4b      	ldr	r3, [pc, #300]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	4a4a      	ldr	r2, [pc, #296]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005446:	61d3      	str	r3, [r2, #28]
 8005448:	4b48      	ldr	r3, [pc, #288]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005450:	60bb      	str	r3, [r7, #8]
 8005452:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005454:	2301      	movs	r3, #1
 8005456:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800545a:	4b45      	ldr	r3, [pc, #276]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005462:	2b00      	cmp	r3, #0
 8005464:	d118      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005466:	4b42      	ldr	r3, [pc, #264]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a41      	ldr	r2, [pc, #260]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800546c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005470:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005472:	f7fc fdcb 	bl	800200c <HAL_GetTick>
 8005476:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005478:	e008      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800547a:	f7fc fdc7 	bl	800200c <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	2b64      	cmp	r3, #100	; 0x64
 8005486:	d901      	bls.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e14b      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800548c:	4b38      	ldr	r3, [pc, #224]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d0f0      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005498:	4b34      	ldr	r3, [pc, #208]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 8084 	beq.w	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d07c      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054b8:	4b2c      	ldr	r3, [pc, #176]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80054c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ca:	fa93 f3a3 	rbit	r3, r3
 80054ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80054d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054d2:	fab3 f383 	clz	r3, r3
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461a      	mov	r2, r3
 80054da:	4b26      	ldr	r3, [pc, #152]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	461a      	mov	r2, r3
 80054e2:	2301      	movs	r3, #1
 80054e4:	6013      	str	r3, [r2, #0]
 80054e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80054ea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ee:	fa93 f3a3 	rbit	r3, r3
 80054f2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80054f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054f6:	fab3 f383 	clz	r3, r3
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	461a      	mov	r2, r3
 80054fe:	4b1d      	ldr	r3, [pc, #116]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005500:	4413      	add	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	461a      	mov	r2, r3
 8005506:	2300      	movs	r3, #0
 8005508:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800550a:	4a18      	ldr	r2, [pc, #96]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800550c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800550e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d04b      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800551a:	f7fc fd77 	bl	800200c <HAL_GetTick>
 800551e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005520:	e00a      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005522:	f7fc fd73 	bl	800200c <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005530:	4293      	cmp	r3, r2
 8005532:	d901      	bls.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e0f5      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005538:	2302      	movs	r3, #2
 800553a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553e:	fa93 f3a3 	rbit	r3, r3
 8005542:	627b      	str	r3, [r7, #36]	; 0x24
 8005544:	2302      	movs	r3, #2
 8005546:	623b      	str	r3, [r7, #32]
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	fa93 f3a3 	rbit	r3, r3
 800554e:	61fb      	str	r3, [r7, #28]
  return result;
 8005550:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005552:	fab3 f383 	clz	r3, r3
 8005556:	b2db      	uxtb	r3, r3
 8005558:	095b      	lsrs	r3, r3, #5
 800555a:	b2db      	uxtb	r3, r3
 800555c:	f043 0302 	orr.w	r3, r3, #2
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d108      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005566:	4b01      	ldr	r3, [pc, #4]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	e00d      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800556c:	40021000 	.word	0x40021000
 8005570:	40007000 	.word	0x40007000
 8005574:	10908100 	.word	0x10908100
 8005578:	2302      	movs	r3, #2
 800557a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	fa93 f3a3 	rbit	r3, r3
 8005582:	617b      	str	r3, [r7, #20]
 8005584:	4b69      	ldr	r3, [pc, #420]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	2202      	movs	r2, #2
 800558a:	613a      	str	r2, [r7, #16]
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	fa92 f2a2 	rbit	r2, r2
 8005592:	60fa      	str	r2, [r7, #12]
  return result;
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	fab2 f282 	clz	r2, r2
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	f002 021f 	and.w	r2, r2, #31
 80055a6:	2101      	movs	r1, #1
 80055a8:	fa01 f202 	lsl.w	r2, r1, r2
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0b7      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80055b2:	4b5e      	ldr	r3, [pc, #376]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	495b      	ldr	r1, [pc, #364]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d105      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055cc:	4b57      	ldr	r3, [pc, #348]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	4a56      	ldr	r2, [pc, #344]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0301 	and.w	r3, r3, #1
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d008      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055e4:	4b51      	ldr	r3, [pc, #324]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e8:	f023 0203 	bic.w	r2, r3, #3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	494e      	ldr	r1, [pc, #312]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d008      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005602:	4b4a      	ldr	r3, [pc, #296]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005606:	f023 0210 	bic.w	r2, r3, #16
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	4947      	ldr	r1, [pc, #284]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005610:	4313      	orrs	r3, r2
 8005612:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d008      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005620:	4b42      	ldr	r3, [pc, #264]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800562c:	493f      	ldr	r1, [pc, #252]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800562e:	4313      	orrs	r3, r2
 8005630:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d008      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800563e:	4b3b      	ldr	r3, [pc, #236]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005642:	f023 0220 	bic.w	r2, r3, #32
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	4938      	ldr	r1, [pc, #224]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800564c:	4313      	orrs	r3, r2
 800564e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d008      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800565c:	4b33      	ldr	r3, [pc, #204]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800565e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005660:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	4930      	ldr	r1, [pc, #192]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800566a:	4313      	orrs	r3, r2
 800566c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005676:	2b00      	cmp	r3, #0
 8005678:	d008      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800567a:	4b2c      	ldr	r3, [pc, #176]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	4929      	ldr	r1, [pc, #164]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005688:	4313      	orrs	r3, r2
 800568a:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005694:	2b00      	cmp	r3, #0
 8005696:	d008      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005698:	4b24      	ldr	r3, [pc, #144]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800569a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	4921      	ldr	r1, [pc, #132]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d008      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80056b6:	4b1d      	ldr	r3, [pc, #116]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	491a      	ldr	r1, [pc, #104]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d008      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80056d4:	4b15      	ldr	r3, [pc, #84]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	4912      	ldr	r1, [pc, #72]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d008      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80056f2:	4b0e      	ldr	r3, [pc, #56]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fe:	490b      	ldr	r1, [pc, #44]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005700:	4313      	orrs	r3, r2
 8005702:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005710:	4b06      	ldr	r3, [pc, #24]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005714:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571c:	4903      	ldr	r1, [pc, #12]	; (800572c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800571e:	4313      	orrs	r3, r2
 8005720:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3748      	adds	r7, #72	; 0x48
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	40021000 	.word	0x40021000

08005730 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e049      	b.n	80057d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d106      	bne.n	800575c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7fc f9ca 	bl	8001af0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	3304      	adds	r3, #4
 800576c:	4619      	mov	r1, r3
 800576e:	4610      	mov	r0, r2
 8005770:	f000 f94a 	bl	8005a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3708      	adds	r7, #8
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d101      	bne.n	80057fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057fa:	2302      	movs	r3, #2
 80057fc:	e0ff      	b.n	80059fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b14      	cmp	r3, #20
 800580a:	f200 80f0 	bhi.w	80059ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800580e:	a201      	add	r2, pc, #4	; (adr r2, 8005814 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005814:	08005869 	.word	0x08005869
 8005818:	080059ef 	.word	0x080059ef
 800581c:	080059ef 	.word	0x080059ef
 8005820:	080059ef 	.word	0x080059ef
 8005824:	080058a9 	.word	0x080058a9
 8005828:	080059ef 	.word	0x080059ef
 800582c:	080059ef 	.word	0x080059ef
 8005830:	080059ef 	.word	0x080059ef
 8005834:	080058eb 	.word	0x080058eb
 8005838:	080059ef 	.word	0x080059ef
 800583c:	080059ef 	.word	0x080059ef
 8005840:	080059ef 	.word	0x080059ef
 8005844:	0800592b 	.word	0x0800592b
 8005848:	080059ef 	.word	0x080059ef
 800584c:	080059ef 	.word	0x080059ef
 8005850:	080059ef 	.word	0x080059ef
 8005854:	0800596d 	.word	0x0800596d
 8005858:	080059ef 	.word	0x080059ef
 800585c:	080059ef 	.word	0x080059ef
 8005860:	080059ef 	.word	0x080059ef
 8005864:	080059ad 	.word	0x080059ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	4618      	mov	r0, r3
 8005870:	f000 f938 	bl	8005ae4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699a      	ldr	r2, [r3, #24]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0208 	orr.w	r2, r2, #8
 8005882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 0204 	bic.w	r2, r2, #4
 8005892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6999      	ldr	r1, [r3, #24]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	691a      	ldr	r2, [r3, #16]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	619a      	str	r2, [r3, #24]
      break;
 80058a6:	e0a5      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68b9      	ldr	r1, [r7, #8]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 f99e 	bl	8005bf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	699a      	ldr	r2, [r3, #24]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699a      	ldr	r2, [r3, #24]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6999      	ldr	r1, [r3, #24]
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	021a      	lsls	r2, r3, #8
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	430a      	orrs	r2, r1
 80058e6:	619a      	str	r2, [r3, #24]
      break;
 80058e8:	e084      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f9fd 	bl	8005cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 0208 	orr.w	r2, r2, #8
 8005904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0204 	bic.w	r2, r2, #4
 8005914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69d9      	ldr	r1, [r3, #28]
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	691a      	ldr	r2, [r3, #16]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	430a      	orrs	r2, r1
 8005926:	61da      	str	r2, [r3, #28]
      break;
 8005928:	e064      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68b9      	ldr	r1, [r7, #8]
 8005930:	4618      	mov	r0, r3
 8005932:	f000 fa5b 	bl	8005dec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	69da      	ldr	r2, [r3, #28]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	69da      	ldr	r2, [r3, #28]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	69d9      	ldr	r1, [r3, #28]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	021a      	lsls	r2, r3, #8
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	61da      	str	r2, [r3, #28]
      break;
 800596a:	e043      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fa9e 	bl	8005eb4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0208 	orr.w	r2, r2, #8
 8005986:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0204 	bic.w	r2, r2, #4
 8005996:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059aa:	e023      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fadc 	bl	8005f70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	021a      	lsls	r2, r3, #8
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059ec:	e002      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	75fb      	strb	r3, [r7, #23]
      break;
 80059f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop

08005a08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a2e      	ldr	r2, [pc, #184]	; (8005ad4 <TIM_Base_SetConfig+0xcc>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d003      	beq.n	8005a28 <TIM_Base_SetConfig+0x20>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a26:	d108      	bne.n	8005a3a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a25      	ldr	r2, [pc, #148]	; (8005ad4 <TIM_Base_SetConfig+0xcc>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d00f      	beq.n	8005a62 <TIM_Base_SetConfig+0x5a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a48:	d00b      	beq.n	8005a62 <TIM_Base_SetConfig+0x5a>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a22      	ldr	r2, [pc, #136]	; (8005ad8 <TIM_Base_SetConfig+0xd0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d007      	beq.n	8005a62 <TIM_Base_SetConfig+0x5a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a21      	ldr	r2, [pc, #132]	; (8005adc <TIM_Base_SetConfig+0xd4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_Base_SetConfig+0x5a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a20      	ldr	r2, [pc, #128]	; (8005ae0 <TIM_Base_SetConfig+0xd8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d108      	bne.n	8005a74 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a0e      	ldr	r2, [pc, #56]	; (8005ad4 <TIM_Base_SetConfig+0xcc>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00b      	beq.n	8005ab8 <TIM_Base_SetConfig+0xb0>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a0d      	ldr	r2, [pc, #52]	; (8005ad8 <TIM_Base_SetConfig+0xd0>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d007      	beq.n	8005ab8 <TIM_Base_SetConfig+0xb0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a0c      	ldr	r2, [pc, #48]	; (8005adc <TIM_Base_SetConfig+0xd4>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_Base_SetConfig+0xb0>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a0b      	ldr	r2, [pc, #44]	; (8005ae0 <TIM_Base_SetConfig+0xd8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d103      	bne.n	8005ac0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	691a      	ldr	r2, [r3, #16]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	615a      	str	r2, [r3, #20]
}
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40012c00 	.word	0x40012c00
 8005ad8:	40014000 	.word	0x40014000
 8005adc:	40014400 	.word	0x40014400
 8005ae0:	40014800 	.word	0x40014800

08005ae4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b087      	sub	sp, #28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f023 0201 	bic.w	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 0303 	bic.w	r3, r3, #3
 8005b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f023 0302 	bic.w	r3, r3, #2
 8005b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a28      	ldr	r2, [pc, #160]	; (8005be0 <TIM_OC1_SetConfig+0xfc>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d00b      	beq.n	8005b5c <TIM_OC1_SetConfig+0x78>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a27      	ldr	r2, [pc, #156]	; (8005be4 <TIM_OC1_SetConfig+0x100>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d007      	beq.n	8005b5c <TIM_OC1_SetConfig+0x78>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a26      	ldr	r2, [pc, #152]	; (8005be8 <TIM_OC1_SetConfig+0x104>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d003      	beq.n	8005b5c <TIM_OC1_SetConfig+0x78>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a25      	ldr	r2, [pc, #148]	; (8005bec <TIM_OC1_SetConfig+0x108>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d10c      	bne.n	8005b76 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f023 0308 	bic.w	r3, r3, #8
 8005b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f023 0304 	bic.w	r3, r3, #4
 8005b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a19      	ldr	r2, [pc, #100]	; (8005be0 <TIM_OC1_SetConfig+0xfc>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00b      	beq.n	8005b96 <TIM_OC1_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a18      	ldr	r2, [pc, #96]	; (8005be4 <TIM_OC1_SetConfig+0x100>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d007      	beq.n	8005b96 <TIM_OC1_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a17      	ldr	r2, [pc, #92]	; (8005be8 <TIM_OC1_SetConfig+0x104>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d003      	beq.n	8005b96 <TIM_OC1_SetConfig+0xb2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a16      	ldr	r2, [pc, #88]	; (8005bec <TIM_OC1_SetConfig+0x108>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d111      	bne.n	8005bba <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	621a      	str	r2, [r3, #32]
}
 8005bd4:	bf00      	nop
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40012c00 	.word	0x40012c00
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40014400 	.word	0x40014400
 8005bec:	40014800 	.word	0x40014800

08005bf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	f023 0210 	bic.w	r2, r3, #16
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	021b      	lsls	r3, r3, #8
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f023 0320 	bic.w	r3, r3, #32
 8005c3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a24      	ldr	r2, [pc, #144]	; (8005ce0 <TIM_OC2_SetConfig+0xf0>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d10d      	bne.n	8005c70 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a1b      	ldr	r2, [pc, #108]	; (8005ce0 <TIM_OC2_SetConfig+0xf0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00b      	beq.n	8005c90 <TIM_OC2_SetConfig+0xa0>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ce4 <TIM_OC2_SetConfig+0xf4>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d007      	beq.n	8005c90 <TIM_OC2_SetConfig+0xa0>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a19      	ldr	r2, [pc, #100]	; (8005ce8 <TIM_OC2_SetConfig+0xf8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_OC2_SetConfig+0xa0>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a18      	ldr	r2, [pc, #96]	; (8005cec <TIM_OC2_SetConfig+0xfc>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d113      	bne.n	8005cb8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c96:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c9e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	621a      	str	r2, [r3, #32]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	40012c00 	.word	0x40012c00
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800

08005cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f023 0303 	bic.w	r3, r3, #3
 8005d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	021b      	lsls	r3, r3, #8
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a23      	ldr	r2, [pc, #140]	; (8005ddc <TIM_OC3_SetConfig+0xec>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d10d      	bne.n	8005d6e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	021b      	lsls	r3, r3, #8
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d6c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a1a      	ldr	r2, [pc, #104]	; (8005ddc <TIM_OC3_SetConfig+0xec>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00b      	beq.n	8005d8e <TIM_OC3_SetConfig+0x9e>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a19      	ldr	r2, [pc, #100]	; (8005de0 <TIM_OC3_SetConfig+0xf0>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d007      	beq.n	8005d8e <TIM_OC3_SetConfig+0x9e>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a18      	ldr	r2, [pc, #96]	; (8005de4 <TIM_OC3_SetConfig+0xf4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d003      	beq.n	8005d8e <TIM_OC3_SetConfig+0x9e>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a17      	ldr	r2, [pc, #92]	; (8005de8 <TIM_OC3_SetConfig+0xf8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d113      	bne.n	8005db6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	621a      	str	r2, [r3, #32]
}
 8005dd0:	bf00      	nop
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40014000 	.word	0x40014000
 8005de4:	40014400 	.word	0x40014400
 8005de8:	40014800 	.word	0x40014800

08005dec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	031b      	lsls	r3, r3, #12
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a16      	ldr	r2, [pc, #88]	; (8005ea4 <TIM_OC4_SetConfig+0xb8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d00b      	beq.n	8005e68 <TIM_OC4_SetConfig+0x7c>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a15      	ldr	r2, [pc, #84]	; (8005ea8 <TIM_OC4_SetConfig+0xbc>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d007      	beq.n	8005e68 <TIM_OC4_SetConfig+0x7c>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a14      	ldr	r2, [pc, #80]	; (8005eac <TIM_OC4_SetConfig+0xc0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d003      	beq.n	8005e68 <TIM_OC4_SetConfig+0x7c>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a13      	ldr	r2, [pc, #76]	; (8005eb0 <TIM_OC4_SetConfig+0xc4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d109      	bne.n	8005e7c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	019b      	lsls	r3, r3, #6
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40012c00 	.word	0x40012c00
 8005ea8:	40014000 	.word	0x40014000
 8005eac:	40014400 	.word	0x40014400
 8005eb0:	40014800 	.word	0x40014800

08005eb4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005ef8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	041b      	lsls	r3, r3, #16
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a15      	ldr	r2, [pc, #84]	; (8005f60 <TIM_OC5_SetConfig+0xac>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00b      	beq.n	8005f26 <TIM_OC5_SetConfig+0x72>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a14      	ldr	r2, [pc, #80]	; (8005f64 <TIM_OC5_SetConfig+0xb0>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d007      	beq.n	8005f26 <TIM_OC5_SetConfig+0x72>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a13      	ldr	r2, [pc, #76]	; (8005f68 <TIM_OC5_SetConfig+0xb4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d003      	beq.n	8005f26 <TIM_OC5_SetConfig+0x72>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a12      	ldr	r2, [pc, #72]	; (8005f6c <TIM_OC5_SetConfig+0xb8>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d109      	bne.n	8005f3a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	021b      	lsls	r3, r3, #8
 8005f34:	697a      	ldr	r2, [r7, #20]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685a      	ldr	r2, [r3, #4]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	621a      	str	r2, [r3, #32]
}
 8005f54:	bf00      	nop
 8005f56:	371c      	adds	r7, #28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	40012c00 	.word	0x40012c00
 8005f64:	40014000 	.word	0x40014000
 8005f68:	40014400 	.word	0x40014400
 8005f6c:	40014800 	.word	0x40014800

08005f70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	021b      	lsls	r3, r3, #8
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	051b      	lsls	r3, r3, #20
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a16      	ldr	r2, [pc, #88]	; (8006020 <TIM_OC6_SetConfig+0xb0>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d00b      	beq.n	8005fe4 <TIM_OC6_SetConfig+0x74>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a15      	ldr	r2, [pc, #84]	; (8006024 <TIM_OC6_SetConfig+0xb4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d007      	beq.n	8005fe4 <TIM_OC6_SetConfig+0x74>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a14      	ldr	r2, [pc, #80]	; (8006028 <TIM_OC6_SetConfig+0xb8>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d003      	beq.n	8005fe4 <TIM_OC6_SetConfig+0x74>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a13      	ldr	r2, [pc, #76]	; (800602c <TIM_OC6_SetConfig+0xbc>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d109      	bne.n	8005ff8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	029b      	lsls	r3, r3, #10
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	621a      	str	r2, [r3, #32]
}
 8006012:	bf00      	nop
 8006014:	371c      	adds	r7, #28
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	40012c00 	.word	0x40012c00
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800

08006030 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d109      	bne.n	8006054 <HAL_TIMEx_PWMN_Start+0x24>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b01      	cmp	r3, #1
 800604a:	bf14      	ite	ne
 800604c:	2301      	movne	r3, #1
 800604e:	2300      	moveq	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	e022      	b.n	800609a <HAL_TIMEx_PWMN_Start+0x6a>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2b04      	cmp	r3, #4
 8006058:	d109      	bne.n	800606e <HAL_TIMEx_PWMN_Start+0x3e>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b01      	cmp	r3, #1
 8006064:	bf14      	ite	ne
 8006066:	2301      	movne	r3, #1
 8006068:	2300      	moveq	r3, #0
 800606a:	b2db      	uxtb	r3, r3
 800606c:	e015      	b.n	800609a <HAL_TIMEx_PWMN_Start+0x6a>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b08      	cmp	r3, #8
 8006072:	d109      	bne.n	8006088 <HAL_TIMEx_PWMN_Start+0x58>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	bf14      	ite	ne
 8006080:	2301      	movne	r3, #1
 8006082:	2300      	moveq	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	e008      	b.n	800609a <HAL_TIMEx_PWMN_Start+0x6a>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b01      	cmp	r3, #1
 8006092:	bf14      	ite	ne
 8006094:	2301      	movne	r3, #1
 8006096:	2300      	moveq	r3, #0
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e05a      	b.n	8006158 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d104      	bne.n	80060b2 <HAL_TIMEx_PWMN_Start+0x82>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060b0:	e013      	b.n	80060da <HAL_TIMEx_PWMN_Start+0xaa>
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d104      	bne.n	80060c2 <HAL_TIMEx_PWMN_Start+0x92>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060c0:	e00b      	b.n	80060da <HAL_TIMEx_PWMN_Start+0xaa>
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d104      	bne.n	80060d2 <HAL_TIMEx_PWMN_Start+0xa2>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060d0:	e003      	b.n	80060da <HAL_TIMEx_PWMN_Start+0xaa>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2202      	movs	r2, #2
 80060d6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2204      	movs	r2, #4
 80060e0:	6839      	ldr	r1, [r7, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f000 f920 	bl	8006328 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060f6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a18      	ldr	r2, [pc, #96]	; (8006160 <HAL_TIMEx_PWMN_Start+0x130>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d009      	beq.n	8006116 <HAL_TIMEx_PWMN_Start+0xe6>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800610a:	d004      	beq.n	8006116 <HAL_TIMEx_PWMN_Start+0xe6>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a14      	ldr	r2, [pc, #80]	; (8006164 <HAL_TIMEx_PWMN_Start+0x134>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d115      	bne.n	8006142 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	689a      	ldr	r2, [r3, #8]
 800611c:	4b12      	ldr	r3, [pc, #72]	; (8006168 <HAL_TIMEx_PWMN_Start+0x138>)
 800611e:	4013      	ands	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2b06      	cmp	r3, #6
 8006126:	d015      	beq.n	8006154 <HAL_TIMEx_PWMN_Start+0x124>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800612e:	d011      	beq.n	8006154 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0201 	orr.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006140:	e008      	b.n	8006154 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0201 	orr.w	r2, r2, #1
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	e000      	b.n	8006156 <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006154:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	40012c00 	.word	0x40012c00
 8006164:	40014000 	.word	0x40014000
 8006168:	00010007 	.word	0x00010007

0800616c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800617c:	2b01      	cmp	r3, #1
 800617e:	d101      	bne.n	8006184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006180:	2302      	movs	r3, #2
 8006182:	e04f      	b.n	8006224 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a21      	ldr	r2, [pc, #132]	; (8006230 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d108      	bne.n	80061c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80061b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	4313      	orrs	r3, r2
 80061be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a14      	ldr	r2, [pc, #80]	; (8006230 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d009      	beq.n	80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ec:	d004      	beq.n	80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a10      	ldr	r2, [pc, #64]	; (8006234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d10c      	bne.n	8006212 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	4313      	orrs	r3, r2
 8006208:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	40012c00 	.word	0x40012c00
 8006234:	40014000 	.word	0x40014000

08006238 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006242:	2300      	movs	r3, #0
 8006244:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006250:	2302      	movs	r3, #2
 8006252:	e060      	b.n	8006316 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	4313      	orrs	r3, r2
 8006276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4313      	orrs	r3, r2
 8006292:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	041b      	lsls	r3, r3, #16
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a14      	ldr	r2, [pc, #80]	; (8006324 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d115      	bne.n	8006304 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e2:	051b      	lsls	r3, r3, #20
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	4313      	orrs	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40012c00 	.word	0x40012c00

08006328 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006328:	b480      	push	{r7}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f003 031f 	and.w	r3, r3, #31
 800633a:	2204      	movs	r2, #4
 800633c:	fa02 f303 	lsl.w	r3, r2, r3
 8006340:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a1a      	ldr	r2, [r3, #32]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	43db      	mvns	r3, r3
 800634a:	401a      	ands	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a1a      	ldr	r2, [r3, #32]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f003 031f 	and.w	r3, r3, #31
 800635a:	6879      	ldr	r1, [r7, #4]
 800635c:	fa01 f303 	lsl.w	r3, r1, r3
 8006360:	431a      	orrs	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	621a      	str	r2, [r3, #32]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b082      	sub	sp, #8
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e040      	b.n	8006406 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006388:	2b00      	cmp	r3, #0
 800638a:	d106      	bne.n	800639a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7fb fc03 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2224      	movs	r2, #36	; 0x24
 800639e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f022 0201 	bic.w	r2, r2, #1
 80063ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fc0d 	bl	8006bd0 <UART_SetConfig>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e022      	b.n	8006406 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fd37 	bl	8006e3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689a      	ldr	r2, [r3, #8]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f042 0201 	orr.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 fdbe 	bl	8006f80 <UART_CheckIdleState>
 8006404:	4603      	mov	r3, r0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b08a      	sub	sp, #40	; 0x28
 8006412:	af02      	add	r7, sp, #8
 8006414:	60f8      	str	r0, [r7, #12]
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	603b      	str	r3, [r7, #0]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006422:	2b20      	cmp	r3, #32
 8006424:	f040 8082 	bne.w	800652c <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_UART_Transmit+0x26>
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e07a      	b.n	800652e <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <HAL_UART_Transmit+0x38>
 8006442:	2302      	movs	r3, #2
 8006444:	e073      	b.n	800652e <HAL_UART_Transmit+0x120>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2221      	movs	r2, #33	; 0x21
 800645a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800645c:	f7fb fdd6 	bl	800200c <HAL_GetTick>
 8006460:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	88fa      	ldrh	r2, [r7, #6]
 8006466:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	88fa      	ldrh	r2, [r7, #6]
 800646e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800647a:	d108      	bne.n	800648e <HAL_UART_Transmit+0x80>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d104      	bne.n	800648e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006484:	2300      	movs	r3, #0
 8006486:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	61bb      	str	r3, [r7, #24]
 800648c:	e003      	b.n	8006496 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800649e:	e02d      	b.n	80064fc <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2200      	movs	r2, #0
 80064a8:	2180      	movs	r1, #128	; 0x80
 80064aa:	68f8      	ldr	r0, [r7, #12]
 80064ac:	f000 fdb1 	bl	8007012 <UART_WaitOnFlagUntilTimeout>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e039      	b.n	800652e <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d10b      	bne.n	80064d8 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	881a      	ldrh	r2, [r3, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064cc:	b292      	uxth	r2, r2
 80064ce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	3302      	adds	r3, #2
 80064d4:	61bb      	str	r3, [r7, #24]
 80064d6:	e008      	b.n	80064ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	781a      	ldrb	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	b292      	uxth	r2, r2
 80064e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	3301      	adds	r3, #1
 80064e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	3b01      	subs	r3, #1
 80064f4:	b29a      	uxth	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1cb      	bne.n	80064a0 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	2200      	movs	r2, #0
 8006510:	2140      	movs	r1, #64	; 0x40
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 fd7d 	bl	8007012 <UART_WaitOnFlagUntilTimeout>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d001      	beq.n	8006522 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e005      	b.n	800652e <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2220      	movs	r2, #32
 8006526:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	e000      	b.n	800652e <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800652c:	2302      	movs	r3, #2
  }
}
 800652e:	4618      	mov	r0, r3
 8006530:	3720      	adds	r7, #32
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b08a      	sub	sp, #40	; 0x28
 800653a:	af00      	add	r7, sp, #0
 800653c:	60f8      	str	r0, [r7, #12]
 800653e:	60b9      	str	r1, [r7, #8]
 8006540:	4613      	mov	r3, r2
 8006542:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006548:	2b20      	cmp	r3, #32
 800654a:	d13d      	bne.n	80065c8 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d002      	beq.n	8006558 <HAL_UART_Receive_IT+0x22>
 8006552:	88fb      	ldrh	r3, [r7, #6]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e036      	b.n	80065ca <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006562:	2b01      	cmp	r3, #1
 8006564:	d101      	bne.n	800656a <HAL_UART_Receive_IT+0x34>
 8006566:	2302      	movs	r3, #2
 8006568:	e02f      	b.n	80065ca <HAL_UART_Receive_IT+0x94>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d018      	beq.n	80065b8 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	613b      	str	r3, [r7, #16]
   return(result);
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800659a:	627b      	str	r3, [r7, #36]	; 0x24
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	461a      	mov	r2, r3
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a4:	623b      	str	r3, [r7, #32]
 80065a6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	69f9      	ldr	r1, [r7, #28]
 80065aa:	6a3a      	ldr	r2, [r7, #32]
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e6      	bne.n	8006586 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80065b8:	88fb      	ldrh	r3, [r7, #6]
 80065ba:	461a      	mov	r2, r3
 80065bc:	68b9      	ldr	r1, [r7, #8]
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f000 fdec 	bl	800719c <UART_Start_Receive_IT>
 80065c4:	4603      	mov	r3, r0
 80065c6:	e000      	b.n	80065ca <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065c8:	2302      	movs	r3, #2
  }
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3728      	adds	r7, #40	; 0x28
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
	...

080065d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b0ba      	sub	sp, #232	; 0xe8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80065fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8006602:	4013      	ands	r3, r2
 8006604:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006608:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800660c:	2b00      	cmp	r3, #0
 800660e:	d115      	bne.n	800663c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006614:	f003 0320 	and.w	r3, r3, #32
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00f      	beq.n	800663c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800661c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006620:	f003 0320 	and.w	r3, r3, #32
 8006624:	2b00      	cmp	r3, #0
 8006626:	d009      	beq.n	800663c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 82a3 	beq.w	8006b78 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	4798      	blx	r3
      }
      return;
 800663a:	e29d      	b.n	8006b78 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800663c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8117 	beq.w	8006874 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006652:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006656:	4b85      	ldr	r3, [pc, #532]	; (800686c <HAL_UART_IRQHandler+0x298>)
 8006658:	4013      	ands	r3, r2
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 810a 	beq.w	8006874 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006664:	f003 0301 	and.w	r3, r3, #1
 8006668:	2b00      	cmp	r3, #0
 800666a:	d011      	beq.n	8006690 <HAL_UART_IRQHandler+0xbc>
 800666c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00b      	beq.n	8006690 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2201      	movs	r2, #1
 800667e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006686:	f043 0201 	orr.w	r2, r3, #1
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d011      	beq.n	80066c0 <HAL_UART_IRQHandler+0xec>
 800669c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00b      	beq.n	80066c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2202      	movs	r2, #2
 80066ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066b6:	f043 0204 	orr.w	r2, r3, #4
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d011      	beq.n	80066f0 <HAL_UART_IRQHandler+0x11c>
 80066cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066d0:	f003 0301 	and.w	r3, r3, #1
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00b      	beq.n	80066f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2204      	movs	r2, #4
 80066de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066e6:	f043 0202 	orr.w	r2, r3, #2
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d017      	beq.n	800672c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006700:	f003 0320 	and.w	r3, r3, #32
 8006704:	2b00      	cmp	r3, #0
 8006706:	d105      	bne.n	8006714 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800670c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00b      	beq.n	800672c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2208      	movs	r2, #8
 800671a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006722:	f043 0208 	orr.w	r2, r3, #8
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800672c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006730:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006734:	2b00      	cmp	r3, #0
 8006736:	d012      	beq.n	800675e <HAL_UART_IRQHandler+0x18a>
 8006738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800673c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00c      	beq.n	800675e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800674c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006754:	f043 0220 	orr.w	r2, r3, #32
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 8209 	beq.w	8006b7c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800676a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800676e:	f003 0320 	and.w	r3, r3, #32
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00d      	beq.n	8006792 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800677a:	f003 0320 	and.w	r3, r3, #32
 800677e:	2b00      	cmp	r3, #0
 8006780:	d007      	beq.n	8006792 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006798:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a6:	2b40      	cmp	r3, #64	; 0x40
 80067a8:	d005      	beq.n	80067b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80067aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d04f      	beq.n	8006856 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 fd9c 	bl	80072f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c6:	2b40      	cmp	r3, #64	; 0x40
 80067c8:	d141      	bne.n	800684e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3308      	adds	r3, #8
 80067d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067d8:	e853 3f00 	ldrex	r3, [r3]
 80067dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3308      	adds	r3, #8
 80067f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006802:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006806:	e841 2300 	strex	r3, r2, [r1]
 800680a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800680e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1d9      	bne.n	80067ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800681a:	2b00      	cmp	r3, #0
 800681c:	d013      	beq.n	8006846 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006822:	4a13      	ldr	r2, [pc, #76]	; (8006870 <HAL_UART_IRQHandler+0x29c>)
 8006824:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682a:	4618      	mov	r0, r3
 800682c:	f7fc fcda 	bl	80031e4 <HAL_DMA_Abort_IT>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d017      	beq.n	8006866 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800683a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006840:	4610      	mov	r0, r2
 8006842:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006844:	e00f      	b.n	8006866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f9ac 	bl	8006ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800684c:	e00b      	b.n	8006866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f9a8 	bl	8006ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006854:	e007      	b.n	8006866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 f9a4 	bl	8006ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006864:	e18a      	b.n	8006b7c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006866:	bf00      	nop
    return;
 8006868:	e188      	b.n	8006b7c <HAL_UART_IRQHandler+0x5a8>
 800686a:	bf00      	nop
 800686c:	04000120 	.word	0x04000120
 8006870:	080073bb 	.word	0x080073bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006878:	2b01      	cmp	r3, #1
 800687a:	f040 8143 	bne.w	8006b04 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800687e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006882:	f003 0310 	and.w	r3, r3, #16
 8006886:	2b00      	cmp	r3, #0
 8006888:	f000 813c 	beq.w	8006b04 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800688c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006890:	f003 0310 	and.w	r3, r3, #16
 8006894:	2b00      	cmp	r3, #0
 8006896:	f000 8135 	beq.w	8006b04 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2210      	movs	r2, #16
 80068a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ac:	2b40      	cmp	r3, #64	; 0x40
 80068ae:	f040 80b1 	bne.w	8006a14 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f000 815c 	beq.w	8006b80 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80068ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068d2:	429a      	cmp	r2, r3
 80068d4:	f080 8154 	bcs.w	8006b80 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	f000 8085 	beq.w	80069f8 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068fa:	e853 3f00 	ldrex	r3, [r3]
 80068fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006902:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006906:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800690a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006918:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800691c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006920:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006924:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006928:	e841 2300 	strex	r3, r2, [r1]
 800692c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006930:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1da      	bne.n	80068ee <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3308      	adds	r3, #8
 800693e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006942:	e853 3f00 	ldrex	r3, [r3]
 8006946:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006948:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800694a:	f023 0301 	bic.w	r3, r3, #1
 800694e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3308      	adds	r3, #8
 8006958:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800695c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006960:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006962:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006964:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800696e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e1      	bne.n	8006938 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3308      	adds	r3, #8
 800697a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800697e:	e853 3f00 	ldrex	r3, [r3]
 8006982:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006984:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006986:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800698a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3308      	adds	r3, #8
 8006994:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006998:	66fa      	str	r2, [r7, #108]	; 0x6c
 800699a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800699e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80069a0:	e841 2300 	strex	r3, r2, [r1]
 80069a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80069a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e3      	bne.n	8006974 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2220      	movs	r2, #32
 80069b0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80069c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069c8:	f023 0310 	bic.w	r3, r3, #16
 80069cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	461a      	mov	r2, r3
 80069d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069da:	65bb      	str	r3, [r7, #88]	; 0x58
 80069dc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069de:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069e2:	e841 2300 	strex	r3, r2, [r1]
 80069e6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e4      	bne.n	80069b8 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7fc fbbd 	bl	8003172 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 f8d3 	bl	8006bb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a12:	e0b5      	b.n	8006b80 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	1ad3      	subs	r3, r2, r3
 8006a24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 80a7 	beq.w	8006b84 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8006a36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80a2 	beq.w	8006b84 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006a62:	647b      	str	r3, [r7, #68]	; 0x44
 8006a64:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e4      	bne.n	8006a40 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	623b      	str	r3, [r7, #32]
   return(result);
 8006a86:	6a3b      	ldr	r3, [r7, #32]
 8006a88:	f023 0301 	bic.w	r3, r3, #1
 8006a8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	3308      	adds	r3, #8
 8006a96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a9a:	633a      	str	r2, [r7, #48]	; 0x30
 8006a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1e3      	bne.n	8006a76 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2220      	movs	r2, #32
 8006ab2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f023 0310 	bic.w	r3, r3, #16
 8006ad4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	461a      	mov	r2, r3
 8006ade:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006ae2:	61fb      	str	r3, [r7, #28]
 8006ae4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae6:	69b9      	ldr	r1, [r7, #24]
 8006ae8:	69fa      	ldr	r2, [r7, #28]
 8006aea:	e841 2300 	strex	r3, r2, [r1]
 8006aee:	617b      	str	r3, [r7, #20]
   return(result);
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1e4      	bne.n	8006ac0 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006af6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006afa:	4619      	mov	r1, r3
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 f85b 	bl	8006bb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006b02:	e03f      	b.n	8006b84 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00e      	beq.n	8006b2e <HAL_UART_IRQHandler+0x55a>
 8006b10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d008      	beq.n	8006b2e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006b24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fde3 	bl	80076f2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b2c:	e02d      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00e      	beq.n	8006b58 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d008      	beq.n	8006b58 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d01c      	beq.n	8006b88 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	4798      	blx	r3
    }
    return;
 8006b56:	e017      	b.n	8006b88 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d012      	beq.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
 8006b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d00c      	beq.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fc38 	bl	80073e6 <UART_EndTransmit_IT>
    return;
 8006b76:	e008      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
      return;
 8006b78:	bf00      	nop
 8006b7a:	e006      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
    return;
 8006b7c:	bf00      	nop
 8006b7e:	e004      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
      return;
 8006b80:	bf00      	nop
 8006b82:	e002      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
      return;
 8006b84:	bf00      	nop
 8006b86:	e000      	b.n	8006b8a <HAL_UART_IRQHandler+0x5b6>
    return;
 8006b88:	bf00      	nop
  }

}
 8006b8a:	37e8      	adds	r7, #232	; 0xe8
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b088      	sub	sp, #32
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	431a      	orrs	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	431a      	orrs	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	69db      	ldr	r3, [r3, #28]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	4b8a      	ldr	r3, [pc, #552]	; (8006e24 <UART_SetConfig+0x254>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	6812      	ldr	r2, [r2, #0]
 8006c02:	6979      	ldr	r1, [r7, #20]
 8006c04:	430b      	orrs	r3, r1
 8006c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a78      	ldr	r2, [pc, #480]	; (8006e28 <UART_SetConfig+0x258>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d120      	bne.n	8006c8e <UART_SetConfig+0xbe>
 8006c4c:	4b77      	ldr	r3, [pc, #476]	; (8006e2c <UART_SetConfig+0x25c>)
 8006c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c50:	f003 0303 	and.w	r3, r3, #3
 8006c54:	2b03      	cmp	r3, #3
 8006c56:	d817      	bhi.n	8006c88 <UART_SetConfig+0xb8>
 8006c58:	a201      	add	r2, pc, #4	; (adr r2, 8006c60 <UART_SetConfig+0x90>)
 8006c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5e:	bf00      	nop
 8006c60:	08006c71 	.word	0x08006c71
 8006c64:	08006c7d 	.word	0x08006c7d
 8006c68:	08006c83 	.word	0x08006c83
 8006c6c:	08006c77 	.word	0x08006c77
 8006c70:	2300      	movs	r3, #0
 8006c72:	77fb      	strb	r3, [r7, #31]
 8006c74:	e01d      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c76:	2302      	movs	r3, #2
 8006c78:	77fb      	strb	r3, [r7, #31]
 8006c7a:	e01a      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c7c:	2304      	movs	r3, #4
 8006c7e:	77fb      	strb	r3, [r7, #31]
 8006c80:	e017      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c82:	2308      	movs	r3, #8
 8006c84:	77fb      	strb	r3, [r7, #31]
 8006c86:	e014      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c88:	2310      	movs	r3, #16
 8006c8a:	77fb      	strb	r3, [r7, #31]
 8006c8c:	e011      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a67      	ldr	r2, [pc, #412]	; (8006e30 <UART_SetConfig+0x260>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d102      	bne.n	8006c9e <UART_SetConfig+0xce>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	77fb      	strb	r3, [r7, #31]
 8006c9c:	e009      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a64      	ldr	r2, [pc, #400]	; (8006e34 <UART_SetConfig+0x264>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d102      	bne.n	8006cae <UART_SetConfig+0xde>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	77fb      	strb	r3, [r7, #31]
 8006cac:	e001      	b.n	8006cb2 <UART_SetConfig+0xe2>
 8006cae:	2310      	movs	r3, #16
 8006cb0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cba:	d15b      	bne.n	8006d74 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8006cbc:	7ffb      	ldrb	r3, [r7, #31]
 8006cbe:	2b08      	cmp	r3, #8
 8006cc0:	d827      	bhi.n	8006d12 <UART_SetConfig+0x142>
 8006cc2:	a201      	add	r2, pc, #4	; (adr r2, 8006cc8 <UART_SetConfig+0xf8>)
 8006cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc8:	08006ced 	.word	0x08006ced
 8006ccc:	08006cf5 	.word	0x08006cf5
 8006cd0:	08006cfd 	.word	0x08006cfd
 8006cd4:	08006d13 	.word	0x08006d13
 8006cd8:	08006d03 	.word	0x08006d03
 8006cdc:	08006d13 	.word	0x08006d13
 8006ce0:	08006d13 	.word	0x08006d13
 8006ce4:	08006d13 	.word	0x08006d13
 8006ce8:	08006d0b 	.word	0x08006d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cec:	f7fe fb4a 	bl	8005384 <HAL_RCC_GetPCLK1Freq>
 8006cf0:	61b8      	str	r0, [r7, #24]
        break;
 8006cf2:	e013      	b.n	8006d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cf4:	f7fe fb68 	bl	80053c8 <HAL_RCC_GetPCLK2Freq>
 8006cf8:	61b8      	str	r0, [r7, #24]
        break;
 8006cfa:	e00f      	b.n	8006d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cfc:	4b4e      	ldr	r3, [pc, #312]	; (8006e38 <UART_SetConfig+0x268>)
 8006cfe:	61bb      	str	r3, [r7, #24]
        break;
 8006d00:	e00c      	b.n	8006d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d02:	f7fe fac9 	bl	8005298 <HAL_RCC_GetSysClockFreq>
 8006d06:	61b8      	str	r0, [r7, #24]
        break;
 8006d08:	e008      	b.n	8006d1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d0e:	61bb      	str	r3, [r7, #24]
        break;
 8006d10:	e004      	b.n	8006d1c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	77bb      	strb	r3, [r7, #30]
        break;
 8006d1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d074      	beq.n	8006e0c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	005a      	lsls	r2, r3, #1
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	085b      	lsrs	r3, r3, #1
 8006d2c:	441a      	add	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	2b0f      	cmp	r3, #15
 8006d3e:	d916      	bls.n	8006d6e <UART_SetConfig+0x19e>
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d46:	d212      	bcs.n	8006d6e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	f023 030f 	bic.w	r3, r3, #15
 8006d50:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	085b      	lsrs	r3, r3, #1
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	f003 0307 	and.w	r3, r3, #7
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	89fb      	ldrh	r3, [r7, #14]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	89fa      	ldrh	r2, [r7, #14]
 8006d6a:	60da      	str	r2, [r3, #12]
 8006d6c:	e04e      	b.n	8006e0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	77bb      	strb	r3, [r7, #30]
 8006d72:	e04b      	b.n	8006e0c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d74:	7ffb      	ldrb	r3, [r7, #31]
 8006d76:	2b08      	cmp	r3, #8
 8006d78:	d827      	bhi.n	8006dca <UART_SetConfig+0x1fa>
 8006d7a:	a201      	add	r2, pc, #4	; (adr r2, 8006d80 <UART_SetConfig+0x1b0>)
 8006d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d80:	08006da5 	.word	0x08006da5
 8006d84:	08006dad 	.word	0x08006dad
 8006d88:	08006db5 	.word	0x08006db5
 8006d8c:	08006dcb 	.word	0x08006dcb
 8006d90:	08006dbb 	.word	0x08006dbb
 8006d94:	08006dcb 	.word	0x08006dcb
 8006d98:	08006dcb 	.word	0x08006dcb
 8006d9c:	08006dcb 	.word	0x08006dcb
 8006da0:	08006dc3 	.word	0x08006dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006da4:	f7fe faee 	bl	8005384 <HAL_RCC_GetPCLK1Freq>
 8006da8:	61b8      	str	r0, [r7, #24]
        break;
 8006daa:	e013      	b.n	8006dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dac:	f7fe fb0c 	bl	80053c8 <HAL_RCC_GetPCLK2Freq>
 8006db0:	61b8      	str	r0, [r7, #24]
        break;
 8006db2:	e00f      	b.n	8006dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006db4:	4b20      	ldr	r3, [pc, #128]	; (8006e38 <UART_SetConfig+0x268>)
 8006db6:	61bb      	str	r3, [r7, #24]
        break;
 8006db8:	e00c      	b.n	8006dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dba:	f7fe fa6d 	bl	8005298 <HAL_RCC_GetSysClockFreq>
 8006dbe:	61b8      	str	r0, [r7, #24]
        break;
 8006dc0:	e008      	b.n	8006dd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dc6:	61bb      	str	r3, [r7, #24]
        break;
 8006dc8:	e004      	b.n	8006dd4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	77bb      	strb	r3, [r7, #30]
        break;
 8006dd2:	bf00      	nop
    }

    if (pclk != 0U)
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d018      	beq.n	8006e0c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	085a      	lsrs	r2, r3, #1
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	441a      	add	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	2b0f      	cmp	r3, #15
 8006df4:	d908      	bls.n	8006e08 <UART_SetConfig+0x238>
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dfc:	d204      	bcs.n	8006e08 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	60da      	str	r2, [r3, #12]
 8006e06:	e001      	b.n	8006e0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006e18:	7fbb      	ldrb	r3, [r7, #30]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3720      	adds	r7, #32
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	efff69f3 	.word	0xefff69f3
 8006e28:	40013800 	.word	0x40013800
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	40004400 	.word	0x40004400
 8006e34:	40004800 	.word	0x40004800
 8006e38:	007a1200 	.word	0x007a1200

08006e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00a      	beq.n	8006e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00a      	beq.n	8006e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	430a      	orrs	r2, r1
 8006e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8c:	f003 0304 	and.w	r3, r3, #4
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00a      	beq.n	8006eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00a      	beq.n	8006ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00a      	beq.n	8006eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	430a      	orrs	r2, r1
 8006eec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef2:	f003 0320 	and.w	r3, r3, #32
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	430a      	orrs	r2, r1
 8006f0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01a      	beq.n	8006f52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f3a:	d10a      	bne.n	8006f52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	430a      	orrs	r2, r1
 8006f50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	430a      	orrs	r2, r1
 8006f72:	605a      	str	r2, [r3, #4]
  }
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af02      	add	r7, sp, #8
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f90:	f7fb f83c 	bl	800200c <HAL_GetTick>
 8006f94:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0308 	and.w	r3, r3, #8
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d10e      	bne.n	8006fc2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f82d 	bl	8007012 <UART_WaitOnFlagUntilTimeout>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e023      	b.n	800700a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0304 	and.w	r3, r3, #4
 8006fcc:	2b04      	cmp	r3, #4
 8006fce:	d10e      	bne.n	8006fee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fd4:	9300      	str	r3, [sp, #0]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f817 	bl	8007012 <UART_WaitOnFlagUntilTimeout>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e00d      	b.n	800700a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}

08007012 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007012:	b580      	push	{r7, lr}
 8007014:	b09c      	sub	sp, #112	; 0x70
 8007016:	af00      	add	r7, sp, #0
 8007018:	60f8      	str	r0, [r7, #12]
 800701a:	60b9      	str	r1, [r7, #8]
 800701c:	603b      	str	r3, [r7, #0]
 800701e:	4613      	mov	r3, r2
 8007020:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007022:	e0a5      	b.n	8007170 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702a:	f000 80a1 	beq.w	8007170 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800702e:	f7fa ffed 	bl	800200c <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800703a:	429a      	cmp	r2, r3
 800703c:	d302      	bcc.n	8007044 <UART_WaitOnFlagUntilTimeout+0x32>
 800703e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007040:	2b00      	cmp	r3, #0
 8007042:	d13e      	bne.n	80070c2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800704c:	e853 3f00 	ldrex	r3, [r3]
 8007050:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007054:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007058:	667b      	str	r3, [r7, #100]	; 0x64
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	461a      	mov	r2, r3
 8007060:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007062:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007064:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007068:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800706a:	e841 2300 	strex	r3, r2, [r1]
 800706e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007070:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1e6      	bne.n	8007044 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3308      	adds	r3, #8
 800707c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007088:	f023 0301 	bic.w	r3, r3, #1
 800708c:	663b      	str	r3, [r7, #96]	; 0x60
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	3308      	adds	r3, #8
 8007094:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007096:	64ba      	str	r2, [r7, #72]	; 0x48
 8007098:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800709c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80070a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e5      	bne.n	8007076 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2220      	movs	r2, #32
 80070ae:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2220      	movs	r2, #32
 80070b4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e067      	b.n	8007192 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d04f      	beq.n	8007170 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070de:	d147      	bne.n	8007170 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f2:	e853 3f00 	ldrex	r3, [r3]
 80070f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007108:	637b      	str	r3, [r7, #52]	; 0x34
 800710a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800710e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e6      	bne.n	80070ea <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3308      	adds	r3, #8
 8007122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	613b      	str	r3, [r7, #16]
   return(result);
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f023 0301 	bic.w	r3, r3, #1
 8007132:	66bb      	str	r3, [r7, #104]	; 0x68
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3308      	adds	r3, #8
 800713a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800713c:	623a      	str	r2, [r7, #32]
 800713e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007140:	69f9      	ldr	r1, [r7, #28]
 8007142:	6a3a      	ldr	r2, [r7, #32]
 8007144:	e841 2300 	strex	r3, r2, [r1]
 8007148:	61bb      	str	r3, [r7, #24]
   return(result);
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1e5      	bne.n	800711c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2220      	movs	r2, #32
 8007154:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2220      	movs	r2, #32
 800715a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2220      	movs	r2, #32
 8007160:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e010      	b.n	8007192 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69da      	ldr	r2, [r3, #28]
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	4013      	ands	r3, r2
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	429a      	cmp	r2, r3
 800717e:	bf0c      	ite	eq
 8007180:	2301      	moveq	r3, #1
 8007182:	2300      	movne	r3, #0
 8007184:	b2db      	uxtb	r3, r3
 8007186:	461a      	mov	r2, r3
 8007188:	79fb      	ldrb	r3, [r7, #7]
 800718a:	429a      	cmp	r2, r3
 800718c:	f43f af4a 	beq.w	8007024 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3770      	adds	r7, #112	; 0x70
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
	...

0800719c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800719c:	b480      	push	{r7}
 800719e:	b091      	sub	sp, #68	; 0x44
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	4613      	mov	r3, r2
 80071a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	88fa      	ldrh	r2, [r7, #6]
 80071b4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	88fa      	ldrh	r2, [r7, #6]
 80071bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ce:	d10e      	bne.n	80071ee <UART_Start_Receive_IT+0x52>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d105      	bne.n	80071e4 <UART_Start_Receive_IT+0x48>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f240 12ff 	movw	r2, #511	; 0x1ff
 80071de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071e2:	e02d      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	22ff      	movs	r2, #255	; 0xff
 80071e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80071ec:	e028      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10d      	bne.n	8007212 <UART_Start_Receive_IT+0x76>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d104      	bne.n	8007208 <UART_Start_Receive_IT+0x6c>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	22ff      	movs	r2, #255	; 0xff
 8007202:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007206:	e01b      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	227f      	movs	r2, #127	; 0x7f
 800720c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007210:	e016      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721a:	d10d      	bne.n	8007238 <UART_Start_Receive_IT+0x9c>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d104      	bne.n	800722e <UART_Start_Receive_IT+0x92>
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	227f      	movs	r2, #127	; 0x7f
 8007228:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800722c:	e008      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	223f      	movs	r2, #63	; 0x3f
 8007232:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007236:	e003      	b.n	8007240 <UART_Start_Receive_IT+0xa4>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2222      	movs	r2, #34	; 0x22
 800724c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	3308      	adds	r3, #8
 8007254:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007258:	e853 3f00 	ldrex	r3, [r3]
 800725c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800725e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007260:	f043 0301 	orr.w	r3, r3, #1
 8007264:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3308      	adds	r3, #8
 800726c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800726e:	637a      	str	r2, [r7, #52]	; 0x34
 8007270:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007274:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800727c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e5      	bne.n	800724e <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800728a:	d107      	bne.n	800729c <UART_Start_Receive_IT+0x100>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d103      	bne.n	800729c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	4a15      	ldr	r2, [pc, #84]	; (80072ec <UART_Start_Receive_IT+0x150>)
 8007298:	665a      	str	r2, [r3, #100]	; 0x64
 800729a:	e002      	b.n	80072a2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4a14      	ldr	r2, [pc, #80]	; (80072f0 <UART_Start_Receive_IT+0x154>)
 80072a0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	613b      	str	r3, [r7, #16]
   return(result);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80072be:	63bb      	str	r3, [r7, #56]	; 0x38
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	461a      	mov	r2, r3
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	623b      	str	r3, [r7, #32]
 80072ca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072cc:	69f9      	ldr	r1, [r7, #28]
 80072ce:	6a3a      	ldr	r2, [r7, #32]
 80072d0:	e841 2300 	strex	r3, r2, [r1]
 80072d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e6      	bne.n	80072aa <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3744      	adds	r7, #68	; 0x44
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	08007597 	.word	0x08007597
 80072f0:	0800743b 	.word	0x0800743b

080072f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b095      	sub	sp, #84	; 0x54
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007304:	e853 3f00 	ldrex	r3, [r3]
 8007308:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800730a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007310:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	461a      	mov	r2, r3
 8007318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800731a:	643b      	str	r3, [r7, #64]	; 0x40
 800731c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007320:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007322:	e841 2300 	strex	r3, r2, [r1]
 8007326:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1e6      	bne.n	80072fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	3308      	adds	r3, #8
 8007334:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007336:	6a3b      	ldr	r3, [r7, #32]
 8007338:	e853 3f00 	ldrex	r3, [r3]
 800733c:	61fb      	str	r3, [r7, #28]
   return(result);
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	f023 0301 	bic.w	r3, r3, #1
 8007344:	64bb      	str	r3, [r7, #72]	; 0x48
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	3308      	adds	r3, #8
 800734c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800734e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007350:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007356:	e841 2300 	strex	r3, r2, [r1]
 800735a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800735c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1e5      	bne.n	800732e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007366:	2b01      	cmp	r3, #1
 8007368:	d118      	bne.n	800739c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	e853 3f00 	ldrex	r3, [r3]
 8007376:	60bb      	str	r3, [r7, #8]
   return(result);
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f023 0310 	bic.w	r3, r3, #16
 800737e:	647b      	str	r3, [r7, #68]	; 0x44
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	461a      	mov	r2, r3
 8007386:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007388:	61bb      	str	r3, [r7, #24]
 800738a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738c:	6979      	ldr	r1, [r7, #20]
 800738e:	69ba      	ldr	r2, [r7, #24]
 8007390:	e841 2300 	strex	r3, r2, [r1]
 8007394:	613b      	str	r3, [r7, #16]
   return(result);
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1e6      	bne.n	800736a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2220      	movs	r2, #32
 80073a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	665a      	str	r2, [r3, #100]	; 0x64
}
 80073ae:	bf00      	nop
 80073b0:	3754      	adds	r7, #84	; 0x54
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr

080073ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b084      	sub	sp, #16
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f7ff fbe3 	bl	8006ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073de:	bf00      	nop
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b088      	sub	sp, #32
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	e853 3f00 	ldrex	r3, [r3]
 80073fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007402:	61fb      	str	r3, [r7, #28]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	461a      	mov	r2, r3
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	61bb      	str	r3, [r7, #24]
 800740e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007410:	6979      	ldr	r1, [r7, #20]
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	e841 2300 	strex	r3, r2, [r1]
 8007418:	613b      	str	r3, [r7, #16]
   return(result);
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1e6      	bne.n	80073ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2220      	movs	r2, #32
 8007424:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7ff fbaf 	bl	8006b90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007432:	bf00      	nop
 8007434:	3720      	adds	r7, #32
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800743a:	b580      	push	{r7, lr}
 800743c:	b096      	sub	sp, #88	; 0x58
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007448:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007450:	2b22      	cmp	r3, #34	; 0x22
 8007452:	f040 8094 	bne.w	800757e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800745c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007460:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007464:	b2d9      	uxtb	r1, r3
 8007466:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800746a:	b2da      	uxtb	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007470:	400a      	ands	r2, r1
 8007472:	b2d2      	uxtb	r2, r2
 8007474:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007498:	b29b      	uxth	r3, r3
 800749a:	2b00      	cmp	r3, #0
 800749c:	d177      	bne.n	800758e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074b2:	653b      	str	r3, [r7, #80]	; 0x50
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	461a      	mov	r2, r3
 80074ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074bc:	647b      	str	r3, [r7, #68]	; 0x44
 80074be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e6      	bne.n	800749e <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3308      	adds	r3, #8
 80074d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	623b      	str	r3, [r7, #32]
   return(result);
 80074e0:	6a3b      	ldr	r3, [r7, #32]
 80074e2:	f023 0301 	bic.w	r3, r3, #1
 80074e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	3308      	adds	r3, #8
 80074ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074f0:	633a      	str	r2, [r7, #48]	; 0x30
 80074f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074f8:	e841 2300 	strex	r3, r2, [r1]
 80074fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1e5      	bne.n	80074d0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2220      	movs	r2, #32
 8007508:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007514:	2b01      	cmp	r3, #1
 8007516:	d12e      	bne.n	8007576 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	e853 3f00 	ldrex	r3, [r3]
 800752a:	60fb      	str	r3, [r7, #12]
   return(result);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f023 0310 	bic.w	r3, r3, #16
 8007532:	64bb      	str	r3, [r7, #72]	; 0x48
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800753c:	61fb      	str	r3, [r7, #28]
 800753e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	69b9      	ldr	r1, [r7, #24]
 8007542:	69fa      	ldr	r2, [r7, #28]
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	617b      	str	r3, [r7, #20]
   return(result);
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e6      	bne.n	800751e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	69db      	ldr	r3, [r3, #28]
 8007556:	f003 0310 	and.w	r3, r3, #16
 800755a:	2b10      	cmp	r3, #16
 800755c:	d103      	bne.n	8007566 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2210      	movs	r2, #16
 8007564:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800756c:	4619      	mov	r1, r3
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7ff fb22 	bl	8006bb8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007574:	e00b      	b.n	800758e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7f9 fbfe 	bl	8000d78 <HAL_UART_RxCpltCallback>
}
 800757c:	e007      	b.n	800758e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	699a      	ldr	r2, [r3, #24]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0208 	orr.w	r2, r2, #8
 800758c:	619a      	str	r2, [r3, #24]
}
 800758e:	bf00      	nop
 8007590:	3758      	adds	r7, #88	; 0x58
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b096      	sub	sp, #88	; 0x58
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80075a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075ac:	2b22      	cmp	r3, #34	; 0x22
 80075ae:	f040 8094 	bne.w	80076da <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80075b8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80075c2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80075c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80075ca:	4013      	ands	r3, r2
 80075cc:	b29a      	uxth	r2, r3
 80075ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075d6:	1c9a      	adds	r2, r3, #2
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d177      	bne.n	80076ea <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800760a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800760e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007618:	643b      	str	r3, [r7, #64]	; 0x40
 800761a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800761e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e6      	bne.n	80075fa <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3308      	adds	r3, #8
 8007632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	e853 3f00 	ldrex	r3, [r3]
 800763a:	61fb      	str	r3, [r7, #28]
   return(result);
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	f023 0301 	bic.w	r3, r3, #1
 8007642:	64bb      	str	r3, [r7, #72]	; 0x48
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3308      	adds	r3, #8
 800764a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800764c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800764e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007652:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007654:	e841 2300 	strex	r3, r2, [r1]
 8007658:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800765a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e5      	bne.n	800762c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2220      	movs	r2, #32
 8007664:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007670:	2b01      	cmp	r3, #1
 8007672:	d12e      	bne.n	80076d2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	e853 3f00 	ldrex	r3, [r3]
 8007686:	60bb      	str	r3, [r7, #8]
   return(result);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f023 0310 	bic.w	r3, r3, #16
 800768e:	647b      	str	r3, [r7, #68]	; 0x44
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	461a      	mov	r2, r3
 8007696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007698:	61bb      	str	r3, [r7, #24]
 800769a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769c:	6979      	ldr	r1, [r7, #20]
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	e841 2300 	strex	r3, r2, [r1]
 80076a4:	613b      	str	r3, [r7, #16]
   return(result);
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d1e6      	bne.n	800767a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69db      	ldr	r3, [r3, #28]
 80076b2:	f003 0310 	and.w	r3, r3, #16
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d103      	bne.n	80076c2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2210      	movs	r2, #16
 80076c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076c8:	4619      	mov	r1, r3
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7ff fa74 	bl	8006bb8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076d0:	e00b      	b.n	80076ea <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7f9 fb50 	bl	8000d78 <HAL_UART_RxCpltCallback>
}
 80076d8:	e007      	b.n	80076ea <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	699a      	ldr	r2, [r3, #24]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f042 0208 	orr.w	r2, r2, #8
 80076e8:	619a      	str	r2, [r3, #24]
}
 80076ea:	bf00      	nop
 80076ec:	3758      	adds	r7, #88	; 0x58
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b083      	sub	sp, #12
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80076fa:	bf00      	nop
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
	...

08007708 <__errno>:
 8007708:	4b01      	ldr	r3, [pc, #4]	; (8007710 <__errno+0x8>)
 800770a:	6818      	ldr	r0, [r3, #0]
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	20000010 	.word	0x20000010

08007714 <__libc_init_array>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	4d0d      	ldr	r5, [pc, #52]	; (800774c <__libc_init_array+0x38>)
 8007718:	4c0d      	ldr	r4, [pc, #52]	; (8007750 <__libc_init_array+0x3c>)
 800771a:	1b64      	subs	r4, r4, r5
 800771c:	10a4      	asrs	r4, r4, #2
 800771e:	2600      	movs	r6, #0
 8007720:	42a6      	cmp	r6, r4
 8007722:	d109      	bne.n	8007738 <__libc_init_array+0x24>
 8007724:	4d0b      	ldr	r5, [pc, #44]	; (8007754 <__libc_init_array+0x40>)
 8007726:	4c0c      	ldr	r4, [pc, #48]	; (8007758 <__libc_init_array+0x44>)
 8007728:	f002 fec4 	bl	800a4b4 <_init>
 800772c:	1b64      	subs	r4, r4, r5
 800772e:	10a4      	asrs	r4, r4, #2
 8007730:	2600      	movs	r6, #0
 8007732:	42a6      	cmp	r6, r4
 8007734:	d105      	bne.n	8007742 <__libc_init_array+0x2e>
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	f855 3b04 	ldr.w	r3, [r5], #4
 800773c:	4798      	blx	r3
 800773e:	3601      	adds	r6, #1
 8007740:	e7ee      	b.n	8007720 <__libc_init_array+0xc>
 8007742:	f855 3b04 	ldr.w	r3, [r5], #4
 8007746:	4798      	blx	r3
 8007748:	3601      	adds	r6, #1
 800774a:	e7f2      	b.n	8007732 <__libc_init_array+0x1e>
 800774c:	0800a93c 	.word	0x0800a93c
 8007750:	0800a93c 	.word	0x0800a93c
 8007754:	0800a93c 	.word	0x0800a93c
 8007758:	0800a944 	.word	0x0800a944

0800775c <memset>:
 800775c:	4402      	add	r2, r0
 800775e:	4603      	mov	r3, r0
 8007760:	4293      	cmp	r3, r2
 8007762:	d100      	bne.n	8007766 <memset+0xa>
 8007764:	4770      	bx	lr
 8007766:	f803 1b01 	strb.w	r1, [r3], #1
 800776a:	e7f9      	b.n	8007760 <memset+0x4>

0800776c <__cvt>:
 800776c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007770:	ec55 4b10 	vmov	r4, r5, d0
 8007774:	2d00      	cmp	r5, #0
 8007776:	460e      	mov	r6, r1
 8007778:	4619      	mov	r1, r3
 800777a:	462b      	mov	r3, r5
 800777c:	bfbb      	ittet	lt
 800777e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007782:	461d      	movlt	r5, r3
 8007784:	2300      	movge	r3, #0
 8007786:	232d      	movlt	r3, #45	; 0x2d
 8007788:	700b      	strb	r3, [r1, #0]
 800778a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800778c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007790:	4691      	mov	r9, r2
 8007792:	f023 0820 	bic.w	r8, r3, #32
 8007796:	bfbc      	itt	lt
 8007798:	4622      	movlt	r2, r4
 800779a:	4614      	movlt	r4, r2
 800779c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077a0:	d005      	beq.n	80077ae <__cvt+0x42>
 80077a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80077a6:	d100      	bne.n	80077aa <__cvt+0x3e>
 80077a8:	3601      	adds	r6, #1
 80077aa:	2102      	movs	r1, #2
 80077ac:	e000      	b.n	80077b0 <__cvt+0x44>
 80077ae:	2103      	movs	r1, #3
 80077b0:	ab03      	add	r3, sp, #12
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	ab02      	add	r3, sp, #8
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	ec45 4b10 	vmov	d0, r4, r5
 80077bc:	4653      	mov	r3, sl
 80077be:	4632      	mov	r2, r6
 80077c0:	f000 fcfa 	bl	80081b8 <_dtoa_r>
 80077c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077c8:	4607      	mov	r7, r0
 80077ca:	d102      	bne.n	80077d2 <__cvt+0x66>
 80077cc:	f019 0f01 	tst.w	r9, #1
 80077d0:	d022      	beq.n	8007818 <__cvt+0xac>
 80077d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077d6:	eb07 0906 	add.w	r9, r7, r6
 80077da:	d110      	bne.n	80077fe <__cvt+0x92>
 80077dc:	783b      	ldrb	r3, [r7, #0]
 80077de:	2b30      	cmp	r3, #48	; 0x30
 80077e0:	d10a      	bne.n	80077f8 <__cvt+0x8c>
 80077e2:	2200      	movs	r2, #0
 80077e4:	2300      	movs	r3, #0
 80077e6:	4620      	mov	r0, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	f7f9 f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 80077ee:	b918      	cbnz	r0, 80077f8 <__cvt+0x8c>
 80077f0:	f1c6 0601 	rsb	r6, r6, #1
 80077f4:	f8ca 6000 	str.w	r6, [sl]
 80077f8:	f8da 3000 	ldr.w	r3, [sl]
 80077fc:	4499      	add	r9, r3
 80077fe:	2200      	movs	r2, #0
 8007800:	2300      	movs	r3, #0
 8007802:	4620      	mov	r0, r4
 8007804:	4629      	mov	r1, r5
 8007806:	f7f9 f95f 	bl	8000ac8 <__aeabi_dcmpeq>
 800780a:	b108      	cbz	r0, 8007810 <__cvt+0xa4>
 800780c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007810:	2230      	movs	r2, #48	; 0x30
 8007812:	9b03      	ldr	r3, [sp, #12]
 8007814:	454b      	cmp	r3, r9
 8007816:	d307      	bcc.n	8007828 <__cvt+0xbc>
 8007818:	9b03      	ldr	r3, [sp, #12]
 800781a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800781c:	1bdb      	subs	r3, r3, r7
 800781e:	4638      	mov	r0, r7
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	b004      	add	sp, #16
 8007824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007828:	1c59      	adds	r1, r3, #1
 800782a:	9103      	str	r1, [sp, #12]
 800782c:	701a      	strb	r2, [r3, #0]
 800782e:	e7f0      	b.n	8007812 <__cvt+0xa6>

08007830 <__exponent>:
 8007830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007832:	4603      	mov	r3, r0
 8007834:	2900      	cmp	r1, #0
 8007836:	bfb8      	it	lt
 8007838:	4249      	neglt	r1, r1
 800783a:	f803 2b02 	strb.w	r2, [r3], #2
 800783e:	bfb4      	ite	lt
 8007840:	222d      	movlt	r2, #45	; 0x2d
 8007842:	222b      	movge	r2, #43	; 0x2b
 8007844:	2909      	cmp	r1, #9
 8007846:	7042      	strb	r2, [r0, #1]
 8007848:	dd2a      	ble.n	80078a0 <__exponent+0x70>
 800784a:	f10d 0407 	add.w	r4, sp, #7
 800784e:	46a4      	mov	ip, r4
 8007850:	270a      	movs	r7, #10
 8007852:	46a6      	mov	lr, r4
 8007854:	460a      	mov	r2, r1
 8007856:	fb91 f6f7 	sdiv	r6, r1, r7
 800785a:	fb07 1516 	mls	r5, r7, r6, r1
 800785e:	3530      	adds	r5, #48	; 0x30
 8007860:	2a63      	cmp	r2, #99	; 0x63
 8007862:	f104 34ff 	add.w	r4, r4, #4294967295
 8007866:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800786a:	4631      	mov	r1, r6
 800786c:	dcf1      	bgt.n	8007852 <__exponent+0x22>
 800786e:	3130      	adds	r1, #48	; 0x30
 8007870:	f1ae 0502 	sub.w	r5, lr, #2
 8007874:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007878:	1c44      	adds	r4, r0, #1
 800787a:	4629      	mov	r1, r5
 800787c:	4561      	cmp	r1, ip
 800787e:	d30a      	bcc.n	8007896 <__exponent+0x66>
 8007880:	f10d 0209 	add.w	r2, sp, #9
 8007884:	eba2 020e 	sub.w	r2, r2, lr
 8007888:	4565      	cmp	r5, ip
 800788a:	bf88      	it	hi
 800788c:	2200      	movhi	r2, #0
 800788e:	4413      	add	r3, r2
 8007890:	1a18      	subs	r0, r3, r0
 8007892:	b003      	add	sp, #12
 8007894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007896:	f811 2b01 	ldrb.w	r2, [r1], #1
 800789a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800789e:	e7ed      	b.n	800787c <__exponent+0x4c>
 80078a0:	2330      	movs	r3, #48	; 0x30
 80078a2:	3130      	adds	r1, #48	; 0x30
 80078a4:	7083      	strb	r3, [r0, #2]
 80078a6:	70c1      	strb	r1, [r0, #3]
 80078a8:	1d03      	adds	r3, r0, #4
 80078aa:	e7f1      	b.n	8007890 <__exponent+0x60>

080078ac <_printf_float>:
 80078ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b0:	ed2d 8b02 	vpush	{d8}
 80078b4:	b08d      	sub	sp, #52	; 0x34
 80078b6:	460c      	mov	r4, r1
 80078b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078bc:	4616      	mov	r6, r2
 80078be:	461f      	mov	r7, r3
 80078c0:	4605      	mov	r5, r0
 80078c2:	f001 fa65 	bl	8008d90 <_localeconv_r>
 80078c6:	f8d0 a000 	ldr.w	sl, [r0]
 80078ca:	4650      	mov	r0, sl
 80078cc:	f7f8 fc80 	bl	80001d0 <strlen>
 80078d0:	2300      	movs	r3, #0
 80078d2:	930a      	str	r3, [sp, #40]	; 0x28
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	9305      	str	r3, [sp, #20]
 80078d8:	f8d8 3000 	ldr.w	r3, [r8]
 80078dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80078e0:	3307      	adds	r3, #7
 80078e2:	f023 0307 	bic.w	r3, r3, #7
 80078e6:	f103 0208 	add.w	r2, r3, #8
 80078ea:	f8c8 2000 	str.w	r2, [r8]
 80078ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80078f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80078fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078fe:	9307      	str	r3, [sp, #28]
 8007900:	f8cd 8018 	str.w	r8, [sp, #24]
 8007904:	ee08 0a10 	vmov	s16, r0
 8007908:	4b9f      	ldr	r3, [pc, #636]	; (8007b88 <_printf_float+0x2dc>)
 800790a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800790e:	f04f 32ff 	mov.w	r2, #4294967295
 8007912:	f7f9 f90b 	bl	8000b2c <__aeabi_dcmpun>
 8007916:	bb88      	cbnz	r0, 800797c <_printf_float+0xd0>
 8007918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800791c:	4b9a      	ldr	r3, [pc, #616]	; (8007b88 <_printf_float+0x2dc>)
 800791e:	f04f 32ff 	mov.w	r2, #4294967295
 8007922:	f7f9 f8e5 	bl	8000af0 <__aeabi_dcmple>
 8007926:	bb48      	cbnz	r0, 800797c <_printf_float+0xd0>
 8007928:	2200      	movs	r2, #0
 800792a:	2300      	movs	r3, #0
 800792c:	4640      	mov	r0, r8
 800792e:	4649      	mov	r1, r9
 8007930:	f7f9 f8d4 	bl	8000adc <__aeabi_dcmplt>
 8007934:	b110      	cbz	r0, 800793c <_printf_float+0x90>
 8007936:	232d      	movs	r3, #45	; 0x2d
 8007938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800793c:	4b93      	ldr	r3, [pc, #588]	; (8007b8c <_printf_float+0x2e0>)
 800793e:	4894      	ldr	r0, [pc, #592]	; (8007b90 <_printf_float+0x2e4>)
 8007940:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007944:	bf94      	ite	ls
 8007946:	4698      	movls	r8, r3
 8007948:	4680      	movhi	r8, r0
 800794a:	2303      	movs	r3, #3
 800794c:	6123      	str	r3, [r4, #16]
 800794e:	9b05      	ldr	r3, [sp, #20]
 8007950:	f023 0204 	bic.w	r2, r3, #4
 8007954:	6022      	str	r2, [r4, #0]
 8007956:	f04f 0900 	mov.w	r9, #0
 800795a:	9700      	str	r7, [sp, #0]
 800795c:	4633      	mov	r3, r6
 800795e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007960:	4621      	mov	r1, r4
 8007962:	4628      	mov	r0, r5
 8007964:	f000 f9d8 	bl	8007d18 <_printf_common>
 8007968:	3001      	adds	r0, #1
 800796a:	f040 8090 	bne.w	8007a8e <_printf_float+0x1e2>
 800796e:	f04f 30ff 	mov.w	r0, #4294967295
 8007972:	b00d      	add	sp, #52	; 0x34
 8007974:	ecbd 8b02 	vpop	{d8}
 8007978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797c:	4642      	mov	r2, r8
 800797e:	464b      	mov	r3, r9
 8007980:	4640      	mov	r0, r8
 8007982:	4649      	mov	r1, r9
 8007984:	f7f9 f8d2 	bl	8000b2c <__aeabi_dcmpun>
 8007988:	b140      	cbz	r0, 800799c <_printf_float+0xf0>
 800798a:	464b      	mov	r3, r9
 800798c:	2b00      	cmp	r3, #0
 800798e:	bfbc      	itt	lt
 8007990:	232d      	movlt	r3, #45	; 0x2d
 8007992:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007996:	487f      	ldr	r0, [pc, #508]	; (8007b94 <_printf_float+0x2e8>)
 8007998:	4b7f      	ldr	r3, [pc, #508]	; (8007b98 <_printf_float+0x2ec>)
 800799a:	e7d1      	b.n	8007940 <_printf_float+0x94>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80079a2:	9206      	str	r2, [sp, #24]
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	d13f      	bne.n	8007a28 <_printf_float+0x17c>
 80079a8:	2306      	movs	r3, #6
 80079aa:	6063      	str	r3, [r4, #4]
 80079ac:	9b05      	ldr	r3, [sp, #20]
 80079ae:	6861      	ldr	r1, [r4, #4]
 80079b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80079b4:	2300      	movs	r3, #0
 80079b6:	9303      	str	r3, [sp, #12]
 80079b8:	ab0a      	add	r3, sp, #40	; 0x28
 80079ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80079be:	ab09      	add	r3, sp, #36	; 0x24
 80079c0:	ec49 8b10 	vmov	d0, r8, r9
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	6022      	str	r2, [r4, #0]
 80079c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079cc:	4628      	mov	r0, r5
 80079ce:	f7ff fecd 	bl	800776c <__cvt>
 80079d2:	9b06      	ldr	r3, [sp, #24]
 80079d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079d6:	2b47      	cmp	r3, #71	; 0x47
 80079d8:	4680      	mov	r8, r0
 80079da:	d108      	bne.n	80079ee <_printf_float+0x142>
 80079dc:	1cc8      	adds	r0, r1, #3
 80079de:	db02      	blt.n	80079e6 <_printf_float+0x13a>
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	4299      	cmp	r1, r3
 80079e4:	dd41      	ble.n	8007a6a <_printf_float+0x1be>
 80079e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80079ea:	fa5f fb8b 	uxtb.w	fp, fp
 80079ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079f2:	d820      	bhi.n	8007a36 <_printf_float+0x18a>
 80079f4:	3901      	subs	r1, #1
 80079f6:	465a      	mov	r2, fp
 80079f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079fc:	9109      	str	r1, [sp, #36]	; 0x24
 80079fe:	f7ff ff17 	bl	8007830 <__exponent>
 8007a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a04:	1813      	adds	r3, r2, r0
 8007a06:	2a01      	cmp	r2, #1
 8007a08:	4681      	mov	r9, r0
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	dc02      	bgt.n	8007a14 <_printf_float+0x168>
 8007a0e:	6822      	ldr	r2, [r4, #0]
 8007a10:	07d2      	lsls	r2, r2, #31
 8007a12:	d501      	bpl.n	8007a18 <_printf_float+0x16c>
 8007a14:	3301      	adds	r3, #1
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d09c      	beq.n	800795a <_printf_float+0xae>
 8007a20:	232d      	movs	r3, #45	; 0x2d
 8007a22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a26:	e798      	b.n	800795a <_printf_float+0xae>
 8007a28:	9a06      	ldr	r2, [sp, #24]
 8007a2a:	2a47      	cmp	r2, #71	; 0x47
 8007a2c:	d1be      	bne.n	80079ac <_printf_float+0x100>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1bc      	bne.n	80079ac <_printf_float+0x100>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e7b9      	b.n	80079aa <_printf_float+0xfe>
 8007a36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007a3a:	d118      	bne.n	8007a6e <_printf_float+0x1c2>
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	6863      	ldr	r3, [r4, #4]
 8007a40:	dd0b      	ble.n	8007a5a <_printf_float+0x1ae>
 8007a42:	6121      	str	r1, [r4, #16]
 8007a44:	b913      	cbnz	r3, 8007a4c <_printf_float+0x1a0>
 8007a46:	6822      	ldr	r2, [r4, #0]
 8007a48:	07d0      	lsls	r0, r2, #31
 8007a4a:	d502      	bpl.n	8007a52 <_printf_float+0x1a6>
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	440b      	add	r3, r1
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a54:	f04f 0900 	mov.w	r9, #0
 8007a58:	e7de      	b.n	8007a18 <_printf_float+0x16c>
 8007a5a:	b913      	cbnz	r3, 8007a62 <_printf_float+0x1b6>
 8007a5c:	6822      	ldr	r2, [r4, #0]
 8007a5e:	07d2      	lsls	r2, r2, #31
 8007a60:	d501      	bpl.n	8007a66 <_printf_float+0x1ba>
 8007a62:	3302      	adds	r3, #2
 8007a64:	e7f4      	b.n	8007a50 <_printf_float+0x1a4>
 8007a66:	2301      	movs	r3, #1
 8007a68:	e7f2      	b.n	8007a50 <_printf_float+0x1a4>
 8007a6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a70:	4299      	cmp	r1, r3
 8007a72:	db05      	blt.n	8007a80 <_printf_float+0x1d4>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	6121      	str	r1, [r4, #16]
 8007a78:	07d8      	lsls	r0, r3, #31
 8007a7a:	d5ea      	bpl.n	8007a52 <_printf_float+0x1a6>
 8007a7c:	1c4b      	adds	r3, r1, #1
 8007a7e:	e7e7      	b.n	8007a50 <_printf_float+0x1a4>
 8007a80:	2900      	cmp	r1, #0
 8007a82:	bfd4      	ite	le
 8007a84:	f1c1 0202 	rsble	r2, r1, #2
 8007a88:	2201      	movgt	r2, #1
 8007a8a:	4413      	add	r3, r2
 8007a8c:	e7e0      	b.n	8007a50 <_printf_float+0x1a4>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	055a      	lsls	r2, r3, #21
 8007a92:	d407      	bmi.n	8007aa4 <_printf_float+0x1f8>
 8007a94:	6923      	ldr	r3, [r4, #16]
 8007a96:	4642      	mov	r2, r8
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	47b8      	blx	r7
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	d12c      	bne.n	8007afc <_printf_float+0x250>
 8007aa2:	e764      	b.n	800796e <_printf_float+0xc2>
 8007aa4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007aa8:	f240 80e0 	bls.w	8007c6c <_printf_float+0x3c0>
 8007aac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	f7f9 f808 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d034      	beq.n	8007b26 <_printf_float+0x27a>
 8007abc:	4a37      	ldr	r2, [pc, #220]	; (8007b9c <_printf_float+0x2f0>)
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b8      	blx	r7
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	f43f af51 	beq.w	800796e <_printf_float+0xc2>
 8007acc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	db02      	blt.n	8007ada <_printf_float+0x22e>
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	07d8      	lsls	r0, r3, #31
 8007ad8:	d510      	bpl.n	8007afc <_printf_float+0x250>
 8007ada:	ee18 3a10 	vmov	r3, s16
 8007ade:	4652      	mov	r2, sl
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	47b8      	blx	r7
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	f43f af41 	beq.w	800796e <_printf_float+0xc2>
 8007aec:	f04f 0800 	mov.w	r8, #0
 8007af0:	f104 091a 	add.w	r9, r4, #26
 8007af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af6:	3b01      	subs	r3, #1
 8007af8:	4543      	cmp	r3, r8
 8007afa:	dc09      	bgt.n	8007b10 <_printf_float+0x264>
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	079b      	lsls	r3, r3, #30
 8007b00:	f100 8105 	bmi.w	8007d0e <_printf_float+0x462>
 8007b04:	68e0      	ldr	r0, [r4, #12]
 8007b06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b08:	4298      	cmp	r0, r3
 8007b0a:	bfb8      	it	lt
 8007b0c:	4618      	movlt	r0, r3
 8007b0e:	e730      	b.n	8007972 <_printf_float+0xc6>
 8007b10:	2301      	movs	r3, #1
 8007b12:	464a      	mov	r2, r9
 8007b14:	4631      	mov	r1, r6
 8007b16:	4628      	mov	r0, r5
 8007b18:	47b8      	blx	r7
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	f43f af27 	beq.w	800796e <_printf_float+0xc2>
 8007b20:	f108 0801 	add.w	r8, r8, #1
 8007b24:	e7e6      	b.n	8007af4 <_printf_float+0x248>
 8007b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dc39      	bgt.n	8007ba0 <_printf_float+0x2f4>
 8007b2c:	4a1b      	ldr	r2, [pc, #108]	; (8007b9c <_printf_float+0x2f0>)
 8007b2e:	2301      	movs	r3, #1
 8007b30:	4631      	mov	r1, r6
 8007b32:	4628      	mov	r0, r5
 8007b34:	47b8      	blx	r7
 8007b36:	3001      	adds	r0, #1
 8007b38:	f43f af19 	beq.w	800796e <_printf_float+0xc2>
 8007b3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b40:	4313      	orrs	r3, r2
 8007b42:	d102      	bne.n	8007b4a <_printf_float+0x29e>
 8007b44:	6823      	ldr	r3, [r4, #0]
 8007b46:	07d9      	lsls	r1, r3, #31
 8007b48:	d5d8      	bpl.n	8007afc <_printf_float+0x250>
 8007b4a:	ee18 3a10 	vmov	r3, s16
 8007b4e:	4652      	mov	r2, sl
 8007b50:	4631      	mov	r1, r6
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b8      	blx	r7
 8007b56:	3001      	adds	r0, #1
 8007b58:	f43f af09 	beq.w	800796e <_printf_float+0xc2>
 8007b5c:	f04f 0900 	mov.w	r9, #0
 8007b60:	f104 0a1a 	add.w	sl, r4, #26
 8007b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b66:	425b      	negs	r3, r3
 8007b68:	454b      	cmp	r3, r9
 8007b6a:	dc01      	bgt.n	8007b70 <_printf_float+0x2c4>
 8007b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b6e:	e792      	b.n	8007a96 <_printf_float+0x1ea>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4652      	mov	r2, sl
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f aef7 	beq.w	800796e <_printf_float+0xc2>
 8007b80:	f109 0901 	add.w	r9, r9, #1
 8007b84:	e7ee      	b.n	8007b64 <_printf_float+0x2b8>
 8007b86:	bf00      	nop
 8007b88:	7fefffff 	.word	0x7fefffff
 8007b8c:	0800a55c 	.word	0x0800a55c
 8007b90:	0800a560 	.word	0x0800a560
 8007b94:	0800a568 	.word	0x0800a568
 8007b98:	0800a564 	.word	0x0800a564
 8007b9c:	0800a56c 	.word	0x0800a56c
 8007ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	bfa8      	it	ge
 8007ba8:	461a      	movge	r2, r3
 8007baa:	2a00      	cmp	r2, #0
 8007bac:	4691      	mov	r9, r2
 8007bae:	dc37      	bgt.n	8007c20 <_printf_float+0x374>
 8007bb0:	f04f 0b00 	mov.w	fp, #0
 8007bb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bb8:	f104 021a 	add.w	r2, r4, #26
 8007bbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bbe:	9305      	str	r3, [sp, #20]
 8007bc0:	eba3 0309 	sub.w	r3, r3, r9
 8007bc4:	455b      	cmp	r3, fp
 8007bc6:	dc33      	bgt.n	8007c30 <_printf_float+0x384>
 8007bc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	db3b      	blt.n	8007c48 <_printf_float+0x39c>
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	07da      	lsls	r2, r3, #31
 8007bd4:	d438      	bmi.n	8007c48 <_printf_float+0x39c>
 8007bd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd8:	9b05      	ldr	r3, [sp, #20]
 8007bda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bdc:	1ad3      	subs	r3, r2, r3
 8007bde:	eba2 0901 	sub.w	r9, r2, r1
 8007be2:	4599      	cmp	r9, r3
 8007be4:	bfa8      	it	ge
 8007be6:	4699      	movge	r9, r3
 8007be8:	f1b9 0f00 	cmp.w	r9, #0
 8007bec:	dc35      	bgt.n	8007c5a <_printf_float+0x3ae>
 8007bee:	f04f 0800 	mov.w	r8, #0
 8007bf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bf6:	f104 0a1a 	add.w	sl, r4, #26
 8007bfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bfe:	1a9b      	subs	r3, r3, r2
 8007c00:	eba3 0309 	sub.w	r3, r3, r9
 8007c04:	4543      	cmp	r3, r8
 8007c06:	f77f af79 	ble.w	8007afc <_printf_float+0x250>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4652      	mov	r2, sl
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	f43f aeaa 	beq.w	800796e <_printf_float+0xc2>
 8007c1a:	f108 0801 	add.w	r8, r8, #1
 8007c1e:	e7ec      	b.n	8007bfa <_printf_float+0x34e>
 8007c20:	4613      	mov	r3, r2
 8007c22:	4631      	mov	r1, r6
 8007c24:	4642      	mov	r2, r8
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b8      	blx	r7
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	d1c0      	bne.n	8007bb0 <_printf_float+0x304>
 8007c2e:	e69e      	b.n	800796e <_printf_float+0xc2>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	9205      	str	r2, [sp, #20]
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f ae97 	beq.w	800796e <_printf_float+0xc2>
 8007c40:	9a05      	ldr	r2, [sp, #20]
 8007c42:	f10b 0b01 	add.w	fp, fp, #1
 8007c46:	e7b9      	b.n	8007bbc <_printf_float+0x310>
 8007c48:	ee18 3a10 	vmov	r3, s16
 8007c4c:	4652      	mov	r2, sl
 8007c4e:	4631      	mov	r1, r6
 8007c50:	4628      	mov	r0, r5
 8007c52:	47b8      	blx	r7
 8007c54:	3001      	adds	r0, #1
 8007c56:	d1be      	bne.n	8007bd6 <_printf_float+0x32a>
 8007c58:	e689      	b.n	800796e <_printf_float+0xc2>
 8007c5a:	9a05      	ldr	r2, [sp, #20]
 8007c5c:	464b      	mov	r3, r9
 8007c5e:	4442      	add	r2, r8
 8007c60:	4631      	mov	r1, r6
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b8      	blx	r7
 8007c66:	3001      	adds	r0, #1
 8007c68:	d1c1      	bne.n	8007bee <_printf_float+0x342>
 8007c6a:	e680      	b.n	800796e <_printf_float+0xc2>
 8007c6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c6e:	2a01      	cmp	r2, #1
 8007c70:	dc01      	bgt.n	8007c76 <_printf_float+0x3ca>
 8007c72:	07db      	lsls	r3, r3, #31
 8007c74:	d538      	bpl.n	8007ce8 <_printf_float+0x43c>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4642      	mov	r2, r8
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	f43f ae74 	beq.w	800796e <_printf_float+0xc2>
 8007c86:	ee18 3a10 	vmov	r3, s16
 8007c8a:	4652      	mov	r2, sl
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	f43f ae6b 	beq.w	800796e <_printf_float+0xc2>
 8007c98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	f7f8 ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ca4:	b9d8      	cbnz	r0, 8007cde <_printf_float+0x432>
 8007ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca8:	f108 0201 	add.w	r2, r8, #1
 8007cac:	3b01      	subs	r3, #1
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b8      	blx	r7
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d10e      	bne.n	8007cd6 <_printf_float+0x42a>
 8007cb8:	e659      	b.n	800796e <_printf_float+0xc2>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f ae52 	beq.w	800796e <_printf_float+0xc2>
 8007cca:	f108 0801 	add.w	r8, r8, #1
 8007cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4543      	cmp	r3, r8
 8007cd4:	dcf1      	bgt.n	8007cba <_printf_float+0x40e>
 8007cd6:	464b      	mov	r3, r9
 8007cd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cdc:	e6dc      	b.n	8007a98 <_printf_float+0x1ec>
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	f104 0a1a 	add.w	sl, r4, #26
 8007ce6:	e7f2      	b.n	8007cce <_printf_float+0x422>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4642      	mov	r2, r8
 8007cec:	e7df      	b.n	8007cae <_printf_float+0x402>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	464a      	mov	r2, r9
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae38 	beq.w	800796e <_printf_float+0xc2>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	68e3      	ldr	r3, [r4, #12]
 8007d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d06:	1a5b      	subs	r3, r3, r1
 8007d08:	4543      	cmp	r3, r8
 8007d0a:	dcf0      	bgt.n	8007cee <_printf_float+0x442>
 8007d0c:	e6fa      	b.n	8007b04 <_printf_float+0x258>
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	f104 0919 	add.w	r9, r4, #25
 8007d16:	e7f4      	b.n	8007d02 <_printf_float+0x456>

08007d18 <_printf_common>:
 8007d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d1c:	4616      	mov	r6, r2
 8007d1e:	4699      	mov	r9, r3
 8007d20:	688a      	ldr	r2, [r1, #8]
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	bfb8      	it	lt
 8007d2c:	4613      	movlt	r3, r2
 8007d2e:	6033      	str	r3, [r6, #0]
 8007d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d34:	4607      	mov	r7, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b10a      	cbz	r2, 8007d3e <_printf_common+0x26>
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	0699      	lsls	r1, r3, #26
 8007d42:	bf42      	ittt	mi
 8007d44:	6833      	ldrmi	r3, [r6, #0]
 8007d46:	3302      	addmi	r3, #2
 8007d48:	6033      	strmi	r3, [r6, #0]
 8007d4a:	6825      	ldr	r5, [r4, #0]
 8007d4c:	f015 0506 	ands.w	r5, r5, #6
 8007d50:	d106      	bne.n	8007d60 <_printf_common+0x48>
 8007d52:	f104 0a19 	add.w	sl, r4, #25
 8007d56:	68e3      	ldr	r3, [r4, #12]
 8007d58:	6832      	ldr	r2, [r6, #0]
 8007d5a:	1a9b      	subs	r3, r3, r2
 8007d5c:	42ab      	cmp	r3, r5
 8007d5e:	dc26      	bgt.n	8007dae <_printf_common+0x96>
 8007d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d64:	1e13      	subs	r3, r2, #0
 8007d66:	6822      	ldr	r2, [r4, #0]
 8007d68:	bf18      	it	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	0692      	lsls	r2, r2, #26
 8007d6e:	d42b      	bmi.n	8007dc8 <_printf_common+0xb0>
 8007d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d74:	4649      	mov	r1, r9
 8007d76:	4638      	mov	r0, r7
 8007d78:	47c0      	blx	r8
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d01e      	beq.n	8007dbc <_printf_common+0xa4>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	68e5      	ldr	r5, [r4, #12]
 8007d82:	6832      	ldr	r2, [r6, #0]
 8007d84:	f003 0306 	and.w	r3, r3, #6
 8007d88:	2b04      	cmp	r3, #4
 8007d8a:	bf08      	it	eq
 8007d8c:	1aad      	subeq	r5, r5, r2
 8007d8e:	68a3      	ldr	r3, [r4, #8]
 8007d90:	6922      	ldr	r2, [r4, #16]
 8007d92:	bf0c      	ite	eq
 8007d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d98:	2500      	movne	r5, #0
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	bfc4      	itt	gt
 8007d9e:	1a9b      	subgt	r3, r3, r2
 8007da0:	18ed      	addgt	r5, r5, r3
 8007da2:	2600      	movs	r6, #0
 8007da4:	341a      	adds	r4, #26
 8007da6:	42b5      	cmp	r5, r6
 8007da8:	d11a      	bne.n	8007de0 <_printf_common+0xc8>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e008      	b.n	8007dc0 <_printf_common+0xa8>
 8007dae:	2301      	movs	r3, #1
 8007db0:	4652      	mov	r2, sl
 8007db2:	4649      	mov	r1, r9
 8007db4:	4638      	mov	r0, r7
 8007db6:	47c0      	blx	r8
 8007db8:	3001      	adds	r0, #1
 8007dba:	d103      	bne.n	8007dc4 <_printf_common+0xac>
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc4:	3501      	adds	r5, #1
 8007dc6:	e7c6      	b.n	8007d56 <_printf_common+0x3e>
 8007dc8:	18e1      	adds	r1, r4, r3
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	2030      	movs	r0, #48	; 0x30
 8007dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dd2:	4422      	add	r2, r4
 8007dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ddc:	3302      	adds	r3, #2
 8007dde:	e7c7      	b.n	8007d70 <_printf_common+0x58>
 8007de0:	2301      	movs	r3, #1
 8007de2:	4622      	mov	r2, r4
 8007de4:	4649      	mov	r1, r9
 8007de6:	4638      	mov	r0, r7
 8007de8:	47c0      	blx	r8
 8007dea:	3001      	adds	r0, #1
 8007dec:	d0e6      	beq.n	8007dbc <_printf_common+0xa4>
 8007dee:	3601      	adds	r6, #1
 8007df0:	e7d9      	b.n	8007da6 <_printf_common+0x8e>
	...

08007df4 <_printf_i>:
 8007df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007df8:	460c      	mov	r4, r1
 8007dfa:	4691      	mov	r9, r2
 8007dfc:	7e27      	ldrb	r7, [r4, #24]
 8007dfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007e00:	2f78      	cmp	r7, #120	; 0x78
 8007e02:	4680      	mov	r8, r0
 8007e04:	469a      	mov	sl, r3
 8007e06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e0a:	d807      	bhi.n	8007e1c <_printf_i+0x28>
 8007e0c:	2f62      	cmp	r7, #98	; 0x62
 8007e0e:	d80a      	bhi.n	8007e26 <_printf_i+0x32>
 8007e10:	2f00      	cmp	r7, #0
 8007e12:	f000 80d8 	beq.w	8007fc6 <_printf_i+0x1d2>
 8007e16:	2f58      	cmp	r7, #88	; 0x58
 8007e18:	f000 80a3 	beq.w	8007f62 <_printf_i+0x16e>
 8007e1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e24:	e03a      	b.n	8007e9c <_printf_i+0xa8>
 8007e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e2a:	2b15      	cmp	r3, #21
 8007e2c:	d8f6      	bhi.n	8007e1c <_printf_i+0x28>
 8007e2e:	a001      	add	r0, pc, #4	; (adr r0, 8007e34 <_printf_i+0x40>)
 8007e30:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007e34:	08007e8d 	.word	0x08007e8d
 8007e38:	08007ea1 	.word	0x08007ea1
 8007e3c:	08007e1d 	.word	0x08007e1d
 8007e40:	08007e1d 	.word	0x08007e1d
 8007e44:	08007e1d 	.word	0x08007e1d
 8007e48:	08007e1d 	.word	0x08007e1d
 8007e4c:	08007ea1 	.word	0x08007ea1
 8007e50:	08007e1d 	.word	0x08007e1d
 8007e54:	08007e1d 	.word	0x08007e1d
 8007e58:	08007e1d 	.word	0x08007e1d
 8007e5c:	08007e1d 	.word	0x08007e1d
 8007e60:	08007fad 	.word	0x08007fad
 8007e64:	08007ed1 	.word	0x08007ed1
 8007e68:	08007f8f 	.word	0x08007f8f
 8007e6c:	08007e1d 	.word	0x08007e1d
 8007e70:	08007e1d 	.word	0x08007e1d
 8007e74:	08007fcf 	.word	0x08007fcf
 8007e78:	08007e1d 	.word	0x08007e1d
 8007e7c:	08007ed1 	.word	0x08007ed1
 8007e80:	08007e1d 	.word	0x08007e1d
 8007e84:	08007e1d 	.word	0x08007e1d
 8007e88:	08007f97 	.word	0x08007f97
 8007e8c:	680b      	ldr	r3, [r1, #0]
 8007e8e:	1d1a      	adds	r2, r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	600a      	str	r2, [r1, #0]
 8007e94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e0a3      	b.n	8007fe8 <_printf_i+0x1f4>
 8007ea0:	6825      	ldr	r5, [r4, #0]
 8007ea2:	6808      	ldr	r0, [r1, #0]
 8007ea4:	062e      	lsls	r6, r5, #24
 8007ea6:	f100 0304 	add.w	r3, r0, #4
 8007eaa:	d50a      	bpl.n	8007ec2 <_printf_i+0xce>
 8007eac:	6805      	ldr	r5, [r0, #0]
 8007eae:	600b      	str	r3, [r1, #0]
 8007eb0:	2d00      	cmp	r5, #0
 8007eb2:	da03      	bge.n	8007ebc <_printf_i+0xc8>
 8007eb4:	232d      	movs	r3, #45	; 0x2d
 8007eb6:	426d      	negs	r5, r5
 8007eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ebc:	485e      	ldr	r0, [pc, #376]	; (8008038 <_printf_i+0x244>)
 8007ebe:	230a      	movs	r3, #10
 8007ec0:	e019      	b.n	8007ef6 <_printf_i+0x102>
 8007ec2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007ec6:	6805      	ldr	r5, [r0, #0]
 8007ec8:	600b      	str	r3, [r1, #0]
 8007eca:	bf18      	it	ne
 8007ecc:	b22d      	sxthne	r5, r5
 8007ece:	e7ef      	b.n	8007eb0 <_printf_i+0xbc>
 8007ed0:	680b      	ldr	r3, [r1, #0]
 8007ed2:	6825      	ldr	r5, [r4, #0]
 8007ed4:	1d18      	adds	r0, r3, #4
 8007ed6:	6008      	str	r0, [r1, #0]
 8007ed8:	0628      	lsls	r0, r5, #24
 8007eda:	d501      	bpl.n	8007ee0 <_printf_i+0xec>
 8007edc:	681d      	ldr	r5, [r3, #0]
 8007ede:	e002      	b.n	8007ee6 <_printf_i+0xf2>
 8007ee0:	0669      	lsls	r1, r5, #25
 8007ee2:	d5fb      	bpl.n	8007edc <_printf_i+0xe8>
 8007ee4:	881d      	ldrh	r5, [r3, #0]
 8007ee6:	4854      	ldr	r0, [pc, #336]	; (8008038 <_printf_i+0x244>)
 8007ee8:	2f6f      	cmp	r7, #111	; 0x6f
 8007eea:	bf0c      	ite	eq
 8007eec:	2308      	moveq	r3, #8
 8007eee:	230a      	movne	r3, #10
 8007ef0:	2100      	movs	r1, #0
 8007ef2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ef6:	6866      	ldr	r6, [r4, #4]
 8007ef8:	60a6      	str	r6, [r4, #8]
 8007efa:	2e00      	cmp	r6, #0
 8007efc:	bfa2      	ittt	ge
 8007efe:	6821      	ldrge	r1, [r4, #0]
 8007f00:	f021 0104 	bicge.w	r1, r1, #4
 8007f04:	6021      	strge	r1, [r4, #0]
 8007f06:	b90d      	cbnz	r5, 8007f0c <_printf_i+0x118>
 8007f08:	2e00      	cmp	r6, #0
 8007f0a:	d04d      	beq.n	8007fa8 <_printf_i+0x1b4>
 8007f0c:	4616      	mov	r6, r2
 8007f0e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f12:	fb03 5711 	mls	r7, r3, r1, r5
 8007f16:	5dc7      	ldrb	r7, [r0, r7]
 8007f18:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f1c:	462f      	mov	r7, r5
 8007f1e:	42bb      	cmp	r3, r7
 8007f20:	460d      	mov	r5, r1
 8007f22:	d9f4      	bls.n	8007f0e <_printf_i+0x11a>
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	d10b      	bne.n	8007f40 <_printf_i+0x14c>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	07df      	lsls	r7, r3, #31
 8007f2c:	d508      	bpl.n	8007f40 <_printf_i+0x14c>
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	6861      	ldr	r1, [r4, #4]
 8007f32:	4299      	cmp	r1, r3
 8007f34:	bfde      	ittt	le
 8007f36:	2330      	movle	r3, #48	; 0x30
 8007f38:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f3c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f40:	1b92      	subs	r2, r2, r6
 8007f42:	6122      	str	r2, [r4, #16]
 8007f44:	f8cd a000 	str.w	sl, [sp]
 8007f48:	464b      	mov	r3, r9
 8007f4a:	aa03      	add	r2, sp, #12
 8007f4c:	4621      	mov	r1, r4
 8007f4e:	4640      	mov	r0, r8
 8007f50:	f7ff fee2 	bl	8007d18 <_printf_common>
 8007f54:	3001      	adds	r0, #1
 8007f56:	d14c      	bne.n	8007ff2 <_printf_i+0x1fe>
 8007f58:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5c:	b004      	add	sp, #16
 8007f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f62:	4835      	ldr	r0, [pc, #212]	; (8008038 <_printf_i+0x244>)
 8007f64:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f68:	6823      	ldr	r3, [r4, #0]
 8007f6a:	680e      	ldr	r6, [r1, #0]
 8007f6c:	061f      	lsls	r7, r3, #24
 8007f6e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007f72:	600e      	str	r6, [r1, #0]
 8007f74:	d514      	bpl.n	8007fa0 <_printf_i+0x1ac>
 8007f76:	07d9      	lsls	r1, r3, #31
 8007f78:	bf44      	itt	mi
 8007f7a:	f043 0320 	orrmi.w	r3, r3, #32
 8007f7e:	6023      	strmi	r3, [r4, #0]
 8007f80:	b91d      	cbnz	r5, 8007f8a <_printf_i+0x196>
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	f023 0320 	bic.w	r3, r3, #32
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	2310      	movs	r3, #16
 8007f8c:	e7b0      	b.n	8007ef0 <_printf_i+0xfc>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	f043 0320 	orr.w	r3, r3, #32
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	2378      	movs	r3, #120	; 0x78
 8007f98:	4828      	ldr	r0, [pc, #160]	; (800803c <_printf_i+0x248>)
 8007f9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f9e:	e7e3      	b.n	8007f68 <_printf_i+0x174>
 8007fa0:	065e      	lsls	r6, r3, #25
 8007fa2:	bf48      	it	mi
 8007fa4:	b2ad      	uxthmi	r5, r5
 8007fa6:	e7e6      	b.n	8007f76 <_printf_i+0x182>
 8007fa8:	4616      	mov	r6, r2
 8007faa:	e7bb      	b.n	8007f24 <_printf_i+0x130>
 8007fac:	680b      	ldr	r3, [r1, #0]
 8007fae:	6826      	ldr	r6, [r4, #0]
 8007fb0:	6960      	ldr	r0, [r4, #20]
 8007fb2:	1d1d      	adds	r5, r3, #4
 8007fb4:	600d      	str	r5, [r1, #0]
 8007fb6:	0635      	lsls	r5, r6, #24
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	d501      	bpl.n	8007fc0 <_printf_i+0x1cc>
 8007fbc:	6018      	str	r0, [r3, #0]
 8007fbe:	e002      	b.n	8007fc6 <_printf_i+0x1d2>
 8007fc0:	0671      	lsls	r1, r6, #25
 8007fc2:	d5fb      	bpl.n	8007fbc <_printf_i+0x1c8>
 8007fc4:	8018      	strh	r0, [r3, #0]
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	6123      	str	r3, [r4, #16]
 8007fca:	4616      	mov	r6, r2
 8007fcc:	e7ba      	b.n	8007f44 <_printf_i+0x150>
 8007fce:	680b      	ldr	r3, [r1, #0]
 8007fd0:	1d1a      	adds	r2, r3, #4
 8007fd2:	600a      	str	r2, [r1, #0]
 8007fd4:	681e      	ldr	r6, [r3, #0]
 8007fd6:	6862      	ldr	r2, [r4, #4]
 8007fd8:	2100      	movs	r1, #0
 8007fda:	4630      	mov	r0, r6
 8007fdc:	f7f8 f900 	bl	80001e0 <memchr>
 8007fe0:	b108      	cbz	r0, 8007fe6 <_printf_i+0x1f2>
 8007fe2:	1b80      	subs	r0, r0, r6
 8007fe4:	6060      	str	r0, [r4, #4]
 8007fe6:	6863      	ldr	r3, [r4, #4]
 8007fe8:	6123      	str	r3, [r4, #16]
 8007fea:	2300      	movs	r3, #0
 8007fec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ff0:	e7a8      	b.n	8007f44 <_printf_i+0x150>
 8007ff2:	6923      	ldr	r3, [r4, #16]
 8007ff4:	4632      	mov	r2, r6
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	47d0      	blx	sl
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	d0ab      	beq.n	8007f58 <_printf_i+0x164>
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	079b      	lsls	r3, r3, #30
 8008004:	d413      	bmi.n	800802e <_printf_i+0x23a>
 8008006:	68e0      	ldr	r0, [r4, #12]
 8008008:	9b03      	ldr	r3, [sp, #12]
 800800a:	4298      	cmp	r0, r3
 800800c:	bfb8      	it	lt
 800800e:	4618      	movlt	r0, r3
 8008010:	e7a4      	b.n	8007f5c <_printf_i+0x168>
 8008012:	2301      	movs	r3, #1
 8008014:	4632      	mov	r2, r6
 8008016:	4649      	mov	r1, r9
 8008018:	4640      	mov	r0, r8
 800801a:	47d0      	blx	sl
 800801c:	3001      	adds	r0, #1
 800801e:	d09b      	beq.n	8007f58 <_printf_i+0x164>
 8008020:	3501      	adds	r5, #1
 8008022:	68e3      	ldr	r3, [r4, #12]
 8008024:	9903      	ldr	r1, [sp, #12]
 8008026:	1a5b      	subs	r3, r3, r1
 8008028:	42ab      	cmp	r3, r5
 800802a:	dcf2      	bgt.n	8008012 <_printf_i+0x21e>
 800802c:	e7eb      	b.n	8008006 <_printf_i+0x212>
 800802e:	2500      	movs	r5, #0
 8008030:	f104 0619 	add.w	r6, r4, #25
 8008034:	e7f5      	b.n	8008022 <_printf_i+0x22e>
 8008036:	bf00      	nop
 8008038:	0800a56e 	.word	0x0800a56e
 800803c:	0800a57f 	.word	0x0800a57f

08008040 <siprintf>:
 8008040:	b40e      	push	{r1, r2, r3}
 8008042:	b500      	push	{lr}
 8008044:	b09c      	sub	sp, #112	; 0x70
 8008046:	ab1d      	add	r3, sp, #116	; 0x74
 8008048:	9002      	str	r0, [sp, #8]
 800804a:	9006      	str	r0, [sp, #24]
 800804c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008050:	4809      	ldr	r0, [pc, #36]	; (8008078 <siprintf+0x38>)
 8008052:	9107      	str	r1, [sp, #28]
 8008054:	9104      	str	r1, [sp, #16]
 8008056:	4909      	ldr	r1, [pc, #36]	; (800807c <siprintf+0x3c>)
 8008058:	f853 2b04 	ldr.w	r2, [r3], #4
 800805c:	9105      	str	r1, [sp, #20]
 800805e:	6800      	ldr	r0, [r0, #0]
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	a902      	add	r1, sp, #8
 8008064:	f001 fb42 	bl	80096ec <_svfiprintf_r>
 8008068:	9b02      	ldr	r3, [sp, #8]
 800806a:	2200      	movs	r2, #0
 800806c:	701a      	strb	r2, [r3, #0]
 800806e:	b01c      	add	sp, #112	; 0x70
 8008070:	f85d eb04 	ldr.w	lr, [sp], #4
 8008074:	b003      	add	sp, #12
 8008076:	4770      	bx	lr
 8008078:	20000010 	.word	0x20000010
 800807c:	ffff0208 	.word	0xffff0208

08008080 <strcat>:
 8008080:	b510      	push	{r4, lr}
 8008082:	4602      	mov	r2, r0
 8008084:	7814      	ldrb	r4, [r2, #0]
 8008086:	4613      	mov	r3, r2
 8008088:	3201      	adds	r2, #1
 800808a:	2c00      	cmp	r4, #0
 800808c:	d1fa      	bne.n	8008084 <strcat+0x4>
 800808e:	3b01      	subs	r3, #1
 8008090:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008094:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008098:	2a00      	cmp	r2, #0
 800809a:	d1f9      	bne.n	8008090 <strcat+0x10>
 800809c:	bd10      	pop	{r4, pc}

0800809e <quorem>:
 800809e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a2:	6903      	ldr	r3, [r0, #16]
 80080a4:	690c      	ldr	r4, [r1, #16]
 80080a6:	42a3      	cmp	r3, r4
 80080a8:	4607      	mov	r7, r0
 80080aa:	f2c0 8081 	blt.w	80081b0 <quorem+0x112>
 80080ae:	3c01      	subs	r4, #1
 80080b0:	f101 0814 	add.w	r8, r1, #20
 80080b4:	f100 0514 	add.w	r5, r0, #20
 80080b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080bc:	9301      	str	r3, [sp, #4]
 80080be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080c6:	3301      	adds	r3, #1
 80080c8:	429a      	cmp	r2, r3
 80080ca:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80080d6:	d331      	bcc.n	800813c <quorem+0x9e>
 80080d8:	f04f 0e00 	mov.w	lr, #0
 80080dc:	4640      	mov	r0, r8
 80080de:	46ac      	mov	ip, r5
 80080e0:	46f2      	mov	sl, lr
 80080e2:	f850 2b04 	ldr.w	r2, [r0], #4
 80080e6:	b293      	uxth	r3, r2
 80080e8:	fb06 e303 	mla	r3, r6, r3, lr
 80080ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	ebaa 0303 	sub.w	r3, sl, r3
 80080f6:	0c12      	lsrs	r2, r2, #16
 80080f8:	f8dc a000 	ldr.w	sl, [ip]
 80080fc:	fb06 e202 	mla	r2, r6, r2, lr
 8008100:	fa13 f38a 	uxtah	r3, r3, sl
 8008104:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008108:	fa1f fa82 	uxth.w	sl, r2
 800810c:	f8dc 2000 	ldr.w	r2, [ip]
 8008110:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008114:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008118:	b29b      	uxth	r3, r3
 800811a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800811e:	4581      	cmp	r9, r0
 8008120:	f84c 3b04 	str.w	r3, [ip], #4
 8008124:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008128:	d2db      	bcs.n	80080e2 <quorem+0x44>
 800812a:	f855 300b 	ldr.w	r3, [r5, fp]
 800812e:	b92b      	cbnz	r3, 800813c <quorem+0x9e>
 8008130:	9b01      	ldr	r3, [sp, #4]
 8008132:	3b04      	subs	r3, #4
 8008134:	429d      	cmp	r5, r3
 8008136:	461a      	mov	r2, r3
 8008138:	d32e      	bcc.n	8008198 <quorem+0xfa>
 800813a:	613c      	str	r4, [r7, #16]
 800813c:	4638      	mov	r0, r7
 800813e:	f001 f8bf 	bl	80092c0 <__mcmp>
 8008142:	2800      	cmp	r0, #0
 8008144:	db24      	blt.n	8008190 <quorem+0xf2>
 8008146:	3601      	adds	r6, #1
 8008148:	4628      	mov	r0, r5
 800814a:	f04f 0c00 	mov.w	ip, #0
 800814e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008152:	f8d0 e000 	ldr.w	lr, [r0]
 8008156:	b293      	uxth	r3, r2
 8008158:	ebac 0303 	sub.w	r3, ip, r3
 800815c:	0c12      	lsrs	r2, r2, #16
 800815e:	fa13 f38e 	uxtah	r3, r3, lr
 8008162:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008166:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800816a:	b29b      	uxth	r3, r3
 800816c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008170:	45c1      	cmp	r9, r8
 8008172:	f840 3b04 	str.w	r3, [r0], #4
 8008176:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800817a:	d2e8      	bcs.n	800814e <quorem+0xb0>
 800817c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008180:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008184:	b922      	cbnz	r2, 8008190 <quorem+0xf2>
 8008186:	3b04      	subs	r3, #4
 8008188:	429d      	cmp	r5, r3
 800818a:	461a      	mov	r2, r3
 800818c:	d30a      	bcc.n	80081a4 <quorem+0x106>
 800818e:	613c      	str	r4, [r7, #16]
 8008190:	4630      	mov	r0, r6
 8008192:	b003      	add	sp, #12
 8008194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008198:	6812      	ldr	r2, [r2, #0]
 800819a:	3b04      	subs	r3, #4
 800819c:	2a00      	cmp	r2, #0
 800819e:	d1cc      	bne.n	800813a <quorem+0x9c>
 80081a0:	3c01      	subs	r4, #1
 80081a2:	e7c7      	b.n	8008134 <quorem+0x96>
 80081a4:	6812      	ldr	r2, [r2, #0]
 80081a6:	3b04      	subs	r3, #4
 80081a8:	2a00      	cmp	r2, #0
 80081aa:	d1f0      	bne.n	800818e <quorem+0xf0>
 80081ac:	3c01      	subs	r4, #1
 80081ae:	e7eb      	b.n	8008188 <quorem+0xea>
 80081b0:	2000      	movs	r0, #0
 80081b2:	e7ee      	b.n	8008192 <quorem+0xf4>
 80081b4:	0000      	movs	r0, r0
	...

080081b8 <_dtoa_r>:
 80081b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081bc:	ed2d 8b02 	vpush	{d8}
 80081c0:	ec57 6b10 	vmov	r6, r7, d0
 80081c4:	b095      	sub	sp, #84	; 0x54
 80081c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081cc:	9105      	str	r1, [sp, #20]
 80081ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80081d2:	4604      	mov	r4, r0
 80081d4:	9209      	str	r2, [sp, #36]	; 0x24
 80081d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80081d8:	b975      	cbnz	r5, 80081f8 <_dtoa_r+0x40>
 80081da:	2010      	movs	r0, #16
 80081dc:	f000 fddc 	bl	8008d98 <malloc>
 80081e0:	4602      	mov	r2, r0
 80081e2:	6260      	str	r0, [r4, #36]	; 0x24
 80081e4:	b920      	cbnz	r0, 80081f0 <_dtoa_r+0x38>
 80081e6:	4bb2      	ldr	r3, [pc, #712]	; (80084b0 <_dtoa_r+0x2f8>)
 80081e8:	21ea      	movs	r1, #234	; 0xea
 80081ea:	48b2      	ldr	r0, [pc, #712]	; (80084b4 <_dtoa_r+0x2fc>)
 80081ec:	f001 fb8e 	bl	800990c <__assert_func>
 80081f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081f4:	6005      	str	r5, [r0, #0]
 80081f6:	60c5      	str	r5, [r0, #12]
 80081f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081fa:	6819      	ldr	r1, [r3, #0]
 80081fc:	b151      	cbz	r1, 8008214 <_dtoa_r+0x5c>
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	604a      	str	r2, [r1, #4]
 8008202:	2301      	movs	r3, #1
 8008204:	4093      	lsls	r3, r2
 8008206:	608b      	str	r3, [r1, #8]
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fe1b 	bl	8008e44 <_Bfree>
 800820e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008210:	2200      	movs	r2, #0
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	1e3b      	subs	r3, r7, #0
 8008216:	bfb9      	ittee	lt
 8008218:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800821c:	9303      	strlt	r3, [sp, #12]
 800821e:	2300      	movge	r3, #0
 8008220:	f8c8 3000 	strge.w	r3, [r8]
 8008224:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008228:	4ba3      	ldr	r3, [pc, #652]	; (80084b8 <_dtoa_r+0x300>)
 800822a:	bfbc      	itt	lt
 800822c:	2201      	movlt	r2, #1
 800822e:	f8c8 2000 	strlt.w	r2, [r8]
 8008232:	ea33 0309 	bics.w	r3, r3, r9
 8008236:	d11b      	bne.n	8008270 <_dtoa_r+0xb8>
 8008238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800823a:	f242 730f 	movw	r3, #9999	; 0x270f
 800823e:	6013      	str	r3, [r2, #0]
 8008240:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008244:	4333      	orrs	r3, r6
 8008246:	f000 857a 	beq.w	8008d3e <_dtoa_r+0xb86>
 800824a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800824c:	b963      	cbnz	r3, 8008268 <_dtoa_r+0xb0>
 800824e:	4b9b      	ldr	r3, [pc, #620]	; (80084bc <_dtoa_r+0x304>)
 8008250:	e024      	b.n	800829c <_dtoa_r+0xe4>
 8008252:	4b9b      	ldr	r3, [pc, #620]	; (80084c0 <_dtoa_r+0x308>)
 8008254:	9300      	str	r3, [sp, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800825a:	6013      	str	r3, [r2, #0]
 800825c:	9800      	ldr	r0, [sp, #0]
 800825e:	b015      	add	sp, #84	; 0x54
 8008260:	ecbd 8b02 	vpop	{d8}
 8008264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008268:	4b94      	ldr	r3, [pc, #592]	; (80084bc <_dtoa_r+0x304>)
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	3303      	adds	r3, #3
 800826e:	e7f3      	b.n	8008258 <_dtoa_r+0xa0>
 8008270:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008274:	2200      	movs	r2, #0
 8008276:	ec51 0b17 	vmov	r0, r1, d7
 800827a:	2300      	movs	r3, #0
 800827c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008280:	f7f8 fc22 	bl	8000ac8 <__aeabi_dcmpeq>
 8008284:	4680      	mov	r8, r0
 8008286:	b158      	cbz	r0, 80082a0 <_dtoa_r+0xe8>
 8008288:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800828a:	2301      	movs	r3, #1
 800828c:	6013      	str	r3, [r2, #0]
 800828e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 8551 	beq.w	8008d38 <_dtoa_r+0xb80>
 8008296:	488b      	ldr	r0, [pc, #556]	; (80084c4 <_dtoa_r+0x30c>)
 8008298:	6018      	str	r0, [r3, #0]
 800829a:	1e43      	subs	r3, r0, #1
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	e7dd      	b.n	800825c <_dtoa_r+0xa4>
 80082a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80082a4:	aa12      	add	r2, sp, #72	; 0x48
 80082a6:	a913      	add	r1, sp, #76	; 0x4c
 80082a8:	4620      	mov	r0, r4
 80082aa:	f001 f8ad 	bl	8009408 <__d2b>
 80082ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082b2:	4683      	mov	fp, r0
 80082b4:	2d00      	cmp	r5, #0
 80082b6:	d07c      	beq.n	80083b2 <_dtoa_r+0x1fa>
 80082b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80082be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80082c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80082ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80082ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082d2:	4b7d      	ldr	r3, [pc, #500]	; (80084c8 <_dtoa_r+0x310>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	4630      	mov	r0, r6
 80082d8:	4639      	mov	r1, r7
 80082da:	f7f7 ffd5 	bl	8000288 <__aeabi_dsub>
 80082de:	a36e      	add	r3, pc, #440	; (adr r3, 8008498 <_dtoa_r+0x2e0>)
 80082e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e4:	f7f8 f988 	bl	80005f8 <__aeabi_dmul>
 80082e8:	a36d      	add	r3, pc, #436	; (adr r3, 80084a0 <_dtoa_r+0x2e8>)
 80082ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ee:	f7f7 ffcd 	bl	800028c <__adddf3>
 80082f2:	4606      	mov	r6, r0
 80082f4:	4628      	mov	r0, r5
 80082f6:	460f      	mov	r7, r1
 80082f8:	f7f8 f914 	bl	8000524 <__aeabi_i2d>
 80082fc:	a36a      	add	r3, pc, #424	; (adr r3, 80084a8 <_dtoa_r+0x2f0>)
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f7f8 f979 	bl	80005f8 <__aeabi_dmul>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4630      	mov	r0, r6
 800830c:	4639      	mov	r1, r7
 800830e:	f7f7 ffbd 	bl	800028c <__adddf3>
 8008312:	4606      	mov	r6, r0
 8008314:	460f      	mov	r7, r1
 8008316:	f7f8 fc1f 	bl	8000b58 <__aeabi_d2iz>
 800831a:	2200      	movs	r2, #0
 800831c:	4682      	mov	sl, r0
 800831e:	2300      	movs	r3, #0
 8008320:	4630      	mov	r0, r6
 8008322:	4639      	mov	r1, r7
 8008324:	f7f8 fbda 	bl	8000adc <__aeabi_dcmplt>
 8008328:	b148      	cbz	r0, 800833e <_dtoa_r+0x186>
 800832a:	4650      	mov	r0, sl
 800832c:	f7f8 f8fa 	bl	8000524 <__aeabi_i2d>
 8008330:	4632      	mov	r2, r6
 8008332:	463b      	mov	r3, r7
 8008334:	f7f8 fbc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008338:	b908      	cbnz	r0, 800833e <_dtoa_r+0x186>
 800833a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800833e:	f1ba 0f16 	cmp.w	sl, #22
 8008342:	d854      	bhi.n	80083ee <_dtoa_r+0x236>
 8008344:	4b61      	ldr	r3, [pc, #388]	; (80084cc <_dtoa_r+0x314>)
 8008346:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800834a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008352:	f7f8 fbc3 	bl	8000adc <__aeabi_dcmplt>
 8008356:	2800      	cmp	r0, #0
 8008358:	d04b      	beq.n	80083f2 <_dtoa_r+0x23a>
 800835a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800835e:	2300      	movs	r3, #0
 8008360:	930e      	str	r3, [sp, #56]	; 0x38
 8008362:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008364:	1b5d      	subs	r5, r3, r5
 8008366:	1e6b      	subs	r3, r5, #1
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	bf43      	ittte	mi
 800836c:	2300      	movmi	r3, #0
 800836e:	f1c5 0801 	rsbmi	r8, r5, #1
 8008372:	9304      	strmi	r3, [sp, #16]
 8008374:	f04f 0800 	movpl.w	r8, #0
 8008378:	f1ba 0f00 	cmp.w	sl, #0
 800837c:	db3b      	blt.n	80083f6 <_dtoa_r+0x23e>
 800837e:	9b04      	ldr	r3, [sp, #16]
 8008380:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008384:	4453      	add	r3, sl
 8008386:	9304      	str	r3, [sp, #16]
 8008388:	2300      	movs	r3, #0
 800838a:	9306      	str	r3, [sp, #24]
 800838c:	9b05      	ldr	r3, [sp, #20]
 800838e:	2b09      	cmp	r3, #9
 8008390:	d869      	bhi.n	8008466 <_dtoa_r+0x2ae>
 8008392:	2b05      	cmp	r3, #5
 8008394:	bfc4      	itt	gt
 8008396:	3b04      	subgt	r3, #4
 8008398:	9305      	strgt	r3, [sp, #20]
 800839a:	9b05      	ldr	r3, [sp, #20]
 800839c:	f1a3 0302 	sub.w	r3, r3, #2
 80083a0:	bfcc      	ite	gt
 80083a2:	2500      	movgt	r5, #0
 80083a4:	2501      	movle	r5, #1
 80083a6:	2b03      	cmp	r3, #3
 80083a8:	d869      	bhi.n	800847e <_dtoa_r+0x2c6>
 80083aa:	e8df f003 	tbb	[pc, r3]
 80083ae:	4e2c      	.short	0x4e2c
 80083b0:	5a4c      	.short	0x5a4c
 80083b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80083b6:	441d      	add	r5, r3
 80083b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083bc:	2b20      	cmp	r3, #32
 80083be:	bfc1      	itttt	gt
 80083c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80083c8:	fa09 f303 	lslgt.w	r3, r9, r3
 80083cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083d0:	bfda      	itte	le
 80083d2:	f1c3 0320 	rsble	r3, r3, #32
 80083d6:	fa06 f003 	lslle.w	r0, r6, r3
 80083da:	4318      	orrgt	r0, r3
 80083dc:	f7f8 f892 	bl	8000504 <__aeabi_ui2d>
 80083e0:	2301      	movs	r3, #1
 80083e2:	4606      	mov	r6, r0
 80083e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80083e8:	3d01      	subs	r5, #1
 80083ea:	9310      	str	r3, [sp, #64]	; 0x40
 80083ec:	e771      	b.n	80082d2 <_dtoa_r+0x11a>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e7b6      	b.n	8008360 <_dtoa_r+0x1a8>
 80083f2:	900e      	str	r0, [sp, #56]	; 0x38
 80083f4:	e7b5      	b.n	8008362 <_dtoa_r+0x1aa>
 80083f6:	f1ca 0300 	rsb	r3, sl, #0
 80083fa:	9306      	str	r3, [sp, #24]
 80083fc:	2300      	movs	r3, #0
 80083fe:	eba8 080a 	sub.w	r8, r8, sl
 8008402:	930d      	str	r3, [sp, #52]	; 0x34
 8008404:	e7c2      	b.n	800838c <_dtoa_r+0x1d4>
 8008406:	2300      	movs	r3, #0
 8008408:	9308      	str	r3, [sp, #32]
 800840a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	dc39      	bgt.n	8008484 <_dtoa_r+0x2cc>
 8008410:	f04f 0901 	mov.w	r9, #1
 8008414:	f8cd 9004 	str.w	r9, [sp, #4]
 8008418:	464b      	mov	r3, r9
 800841a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800841e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008420:	2200      	movs	r2, #0
 8008422:	6042      	str	r2, [r0, #4]
 8008424:	2204      	movs	r2, #4
 8008426:	f102 0614 	add.w	r6, r2, #20
 800842a:	429e      	cmp	r6, r3
 800842c:	6841      	ldr	r1, [r0, #4]
 800842e:	d92f      	bls.n	8008490 <_dtoa_r+0x2d8>
 8008430:	4620      	mov	r0, r4
 8008432:	f000 fcc7 	bl	8008dc4 <_Balloc>
 8008436:	9000      	str	r0, [sp, #0]
 8008438:	2800      	cmp	r0, #0
 800843a:	d14b      	bne.n	80084d4 <_dtoa_r+0x31c>
 800843c:	4b24      	ldr	r3, [pc, #144]	; (80084d0 <_dtoa_r+0x318>)
 800843e:	4602      	mov	r2, r0
 8008440:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008444:	e6d1      	b.n	80081ea <_dtoa_r+0x32>
 8008446:	2301      	movs	r3, #1
 8008448:	e7de      	b.n	8008408 <_dtoa_r+0x250>
 800844a:	2300      	movs	r3, #0
 800844c:	9308      	str	r3, [sp, #32]
 800844e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008450:	eb0a 0903 	add.w	r9, sl, r3
 8008454:	f109 0301 	add.w	r3, r9, #1
 8008458:	2b01      	cmp	r3, #1
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	bfb8      	it	lt
 800845e:	2301      	movlt	r3, #1
 8008460:	e7dd      	b.n	800841e <_dtoa_r+0x266>
 8008462:	2301      	movs	r3, #1
 8008464:	e7f2      	b.n	800844c <_dtoa_r+0x294>
 8008466:	2501      	movs	r5, #1
 8008468:	2300      	movs	r3, #0
 800846a:	9305      	str	r3, [sp, #20]
 800846c:	9508      	str	r5, [sp, #32]
 800846e:	f04f 39ff 	mov.w	r9, #4294967295
 8008472:	2200      	movs	r2, #0
 8008474:	f8cd 9004 	str.w	r9, [sp, #4]
 8008478:	2312      	movs	r3, #18
 800847a:	9209      	str	r2, [sp, #36]	; 0x24
 800847c:	e7cf      	b.n	800841e <_dtoa_r+0x266>
 800847e:	2301      	movs	r3, #1
 8008480:	9308      	str	r3, [sp, #32]
 8008482:	e7f4      	b.n	800846e <_dtoa_r+0x2b6>
 8008484:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008488:	f8cd 9004 	str.w	r9, [sp, #4]
 800848c:	464b      	mov	r3, r9
 800848e:	e7c6      	b.n	800841e <_dtoa_r+0x266>
 8008490:	3101      	adds	r1, #1
 8008492:	6041      	str	r1, [r0, #4]
 8008494:	0052      	lsls	r2, r2, #1
 8008496:	e7c6      	b.n	8008426 <_dtoa_r+0x26e>
 8008498:	636f4361 	.word	0x636f4361
 800849c:	3fd287a7 	.word	0x3fd287a7
 80084a0:	8b60c8b3 	.word	0x8b60c8b3
 80084a4:	3fc68a28 	.word	0x3fc68a28
 80084a8:	509f79fb 	.word	0x509f79fb
 80084ac:	3fd34413 	.word	0x3fd34413
 80084b0:	0800a59d 	.word	0x0800a59d
 80084b4:	0800a5b4 	.word	0x0800a5b4
 80084b8:	7ff00000 	.word	0x7ff00000
 80084bc:	0800a599 	.word	0x0800a599
 80084c0:	0800a590 	.word	0x0800a590
 80084c4:	0800a56d 	.word	0x0800a56d
 80084c8:	3ff80000 	.word	0x3ff80000
 80084cc:	0800a6b0 	.word	0x0800a6b0
 80084d0:	0800a613 	.word	0x0800a613
 80084d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084d6:	9a00      	ldr	r2, [sp, #0]
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	9b01      	ldr	r3, [sp, #4]
 80084dc:	2b0e      	cmp	r3, #14
 80084de:	f200 80ad 	bhi.w	800863c <_dtoa_r+0x484>
 80084e2:	2d00      	cmp	r5, #0
 80084e4:	f000 80aa 	beq.w	800863c <_dtoa_r+0x484>
 80084e8:	f1ba 0f00 	cmp.w	sl, #0
 80084ec:	dd36      	ble.n	800855c <_dtoa_r+0x3a4>
 80084ee:	4ac3      	ldr	r2, [pc, #780]	; (80087fc <_dtoa_r+0x644>)
 80084f0:	f00a 030f 	and.w	r3, sl, #15
 80084f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80084f8:	ed93 7b00 	vldr	d7, [r3]
 80084fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008500:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008504:	eeb0 8a47 	vmov.f32	s16, s14
 8008508:	eef0 8a67 	vmov.f32	s17, s15
 800850c:	d016      	beq.n	800853c <_dtoa_r+0x384>
 800850e:	4bbc      	ldr	r3, [pc, #752]	; (8008800 <_dtoa_r+0x648>)
 8008510:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008514:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008518:	f7f8 f998 	bl	800084c <__aeabi_ddiv>
 800851c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008520:	f007 070f 	and.w	r7, r7, #15
 8008524:	2503      	movs	r5, #3
 8008526:	4eb6      	ldr	r6, [pc, #728]	; (8008800 <_dtoa_r+0x648>)
 8008528:	b957      	cbnz	r7, 8008540 <_dtoa_r+0x388>
 800852a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800852e:	ec53 2b18 	vmov	r2, r3, d8
 8008532:	f7f8 f98b 	bl	800084c <__aeabi_ddiv>
 8008536:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800853a:	e029      	b.n	8008590 <_dtoa_r+0x3d8>
 800853c:	2502      	movs	r5, #2
 800853e:	e7f2      	b.n	8008526 <_dtoa_r+0x36e>
 8008540:	07f9      	lsls	r1, r7, #31
 8008542:	d508      	bpl.n	8008556 <_dtoa_r+0x39e>
 8008544:	ec51 0b18 	vmov	r0, r1, d8
 8008548:	e9d6 2300 	ldrd	r2, r3, [r6]
 800854c:	f7f8 f854 	bl	80005f8 <__aeabi_dmul>
 8008550:	ec41 0b18 	vmov	d8, r0, r1
 8008554:	3501      	adds	r5, #1
 8008556:	107f      	asrs	r7, r7, #1
 8008558:	3608      	adds	r6, #8
 800855a:	e7e5      	b.n	8008528 <_dtoa_r+0x370>
 800855c:	f000 80a6 	beq.w	80086ac <_dtoa_r+0x4f4>
 8008560:	f1ca 0600 	rsb	r6, sl, #0
 8008564:	4ba5      	ldr	r3, [pc, #660]	; (80087fc <_dtoa_r+0x644>)
 8008566:	4fa6      	ldr	r7, [pc, #664]	; (8008800 <_dtoa_r+0x648>)
 8008568:	f006 020f 	and.w	r2, r6, #15
 800856c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008574:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008578:	f7f8 f83e 	bl	80005f8 <__aeabi_dmul>
 800857c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008580:	1136      	asrs	r6, r6, #4
 8008582:	2300      	movs	r3, #0
 8008584:	2502      	movs	r5, #2
 8008586:	2e00      	cmp	r6, #0
 8008588:	f040 8085 	bne.w	8008696 <_dtoa_r+0x4de>
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1d2      	bne.n	8008536 <_dtoa_r+0x37e>
 8008590:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008592:	2b00      	cmp	r3, #0
 8008594:	f000 808c 	beq.w	80086b0 <_dtoa_r+0x4f8>
 8008598:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800859c:	4b99      	ldr	r3, [pc, #612]	; (8008804 <_dtoa_r+0x64c>)
 800859e:	2200      	movs	r2, #0
 80085a0:	4630      	mov	r0, r6
 80085a2:	4639      	mov	r1, r7
 80085a4:	f7f8 fa9a 	bl	8000adc <__aeabi_dcmplt>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	f000 8081 	beq.w	80086b0 <_dtoa_r+0x4f8>
 80085ae:	9b01      	ldr	r3, [sp, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d07d      	beq.n	80086b0 <_dtoa_r+0x4f8>
 80085b4:	f1b9 0f00 	cmp.w	r9, #0
 80085b8:	dd3c      	ble.n	8008634 <_dtoa_r+0x47c>
 80085ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 80085be:	9307      	str	r3, [sp, #28]
 80085c0:	2200      	movs	r2, #0
 80085c2:	4b91      	ldr	r3, [pc, #580]	; (8008808 <_dtoa_r+0x650>)
 80085c4:	4630      	mov	r0, r6
 80085c6:	4639      	mov	r1, r7
 80085c8:	f7f8 f816 	bl	80005f8 <__aeabi_dmul>
 80085cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085d0:	3501      	adds	r5, #1
 80085d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80085d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80085da:	4628      	mov	r0, r5
 80085dc:	f7f7 ffa2 	bl	8000524 <__aeabi_i2d>
 80085e0:	4632      	mov	r2, r6
 80085e2:	463b      	mov	r3, r7
 80085e4:	f7f8 f808 	bl	80005f8 <__aeabi_dmul>
 80085e8:	4b88      	ldr	r3, [pc, #544]	; (800880c <_dtoa_r+0x654>)
 80085ea:	2200      	movs	r2, #0
 80085ec:	f7f7 fe4e 	bl	800028c <__adddf3>
 80085f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80085f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085f8:	9303      	str	r3, [sp, #12]
 80085fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d15c      	bne.n	80086ba <_dtoa_r+0x502>
 8008600:	4b83      	ldr	r3, [pc, #524]	; (8008810 <_dtoa_r+0x658>)
 8008602:	2200      	movs	r2, #0
 8008604:	4630      	mov	r0, r6
 8008606:	4639      	mov	r1, r7
 8008608:	f7f7 fe3e 	bl	8000288 <__aeabi_dsub>
 800860c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008610:	4606      	mov	r6, r0
 8008612:	460f      	mov	r7, r1
 8008614:	f7f8 fa80 	bl	8000b18 <__aeabi_dcmpgt>
 8008618:	2800      	cmp	r0, #0
 800861a:	f040 8296 	bne.w	8008b4a <_dtoa_r+0x992>
 800861e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008622:	4630      	mov	r0, r6
 8008624:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008628:	4639      	mov	r1, r7
 800862a:	f7f8 fa57 	bl	8000adc <__aeabi_dcmplt>
 800862e:	2800      	cmp	r0, #0
 8008630:	f040 8288 	bne.w	8008b44 <_dtoa_r+0x98c>
 8008634:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008638:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800863c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800863e:	2b00      	cmp	r3, #0
 8008640:	f2c0 8158 	blt.w	80088f4 <_dtoa_r+0x73c>
 8008644:	f1ba 0f0e 	cmp.w	sl, #14
 8008648:	f300 8154 	bgt.w	80088f4 <_dtoa_r+0x73c>
 800864c:	4b6b      	ldr	r3, [pc, #428]	; (80087fc <_dtoa_r+0x644>)
 800864e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008652:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008658:	2b00      	cmp	r3, #0
 800865a:	f280 80e3 	bge.w	8008824 <_dtoa_r+0x66c>
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	2b00      	cmp	r3, #0
 8008662:	f300 80df 	bgt.w	8008824 <_dtoa_r+0x66c>
 8008666:	f040 826d 	bne.w	8008b44 <_dtoa_r+0x98c>
 800866a:	4b69      	ldr	r3, [pc, #420]	; (8008810 <_dtoa_r+0x658>)
 800866c:	2200      	movs	r2, #0
 800866e:	4640      	mov	r0, r8
 8008670:	4649      	mov	r1, r9
 8008672:	f7f7 ffc1 	bl	80005f8 <__aeabi_dmul>
 8008676:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800867a:	f7f8 fa43 	bl	8000b04 <__aeabi_dcmpge>
 800867e:	9e01      	ldr	r6, [sp, #4]
 8008680:	4637      	mov	r7, r6
 8008682:	2800      	cmp	r0, #0
 8008684:	f040 8243 	bne.w	8008b0e <_dtoa_r+0x956>
 8008688:	9d00      	ldr	r5, [sp, #0]
 800868a:	2331      	movs	r3, #49	; 0x31
 800868c:	f805 3b01 	strb.w	r3, [r5], #1
 8008690:	f10a 0a01 	add.w	sl, sl, #1
 8008694:	e23f      	b.n	8008b16 <_dtoa_r+0x95e>
 8008696:	07f2      	lsls	r2, r6, #31
 8008698:	d505      	bpl.n	80086a6 <_dtoa_r+0x4ee>
 800869a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800869e:	f7f7 ffab 	bl	80005f8 <__aeabi_dmul>
 80086a2:	3501      	adds	r5, #1
 80086a4:	2301      	movs	r3, #1
 80086a6:	1076      	asrs	r6, r6, #1
 80086a8:	3708      	adds	r7, #8
 80086aa:	e76c      	b.n	8008586 <_dtoa_r+0x3ce>
 80086ac:	2502      	movs	r5, #2
 80086ae:	e76f      	b.n	8008590 <_dtoa_r+0x3d8>
 80086b0:	9b01      	ldr	r3, [sp, #4]
 80086b2:	f8cd a01c 	str.w	sl, [sp, #28]
 80086b6:	930c      	str	r3, [sp, #48]	; 0x30
 80086b8:	e78d      	b.n	80085d6 <_dtoa_r+0x41e>
 80086ba:	9900      	ldr	r1, [sp, #0]
 80086bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80086be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086c0:	4b4e      	ldr	r3, [pc, #312]	; (80087fc <_dtoa_r+0x644>)
 80086c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086c6:	4401      	add	r1, r0
 80086c8:	9102      	str	r1, [sp, #8]
 80086ca:	9908      	ldr	r1, [sp, #32]
 80086cc:	eeb0 8a47 	vmov.f32	s16, s14
 80086d0:	eef0 8a67 	vmov.f32	s17, s15
 80086d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086dc:	2900      	cmp	r1, #0
 80086de:	d045      	beq.n	800876c <_dtoa_r+0x5b4>
 80086e0:	494c      	ldr	r1, [pc, #304]	; (8008814 <_dtoa_r+0x65c>)
 80086e2:	2000      	movs	r0, #0
 80086e4:	f7f8 f8b2 	bl	800084c <__aeabi_ddiv>
 80086e8:	ec53 2b18 	vmov	r2, r3, d8
 80086ec:	f7f7 fdcc 	bl	8000288 <__aeabi_dsub>
 80086f0:	9d00      	ldr	r5, [sp, #0]
 80086f2:	ec41 0b18 	vmov	d8, r0, r1
 80086f6:	4639      	mov	r1, r7
 80086f8:	4630      	mov	r0, r6
 80086fa:	f7f8 fa2d 	bl	8000b58 <__aeabi_d2iz>
 80086fe:	900c      	str	r0, [sp, #48]	; 0x30
 8008700:	f7f7 ff10 	bl	8000524 <__aeabi_i2d>
 8008704:	4602      	mov	r2, r0
 8008706:	460b      	mov	r3, r1
 8008708:	4630      	mov	r0, r6
 800870a:	4639      	mov	r1, r7
 800870c:	f7f7 fdbc 	bl	8000288 <__aeabi_dsub>
 8008710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008712:	3330      	adds	r3, #48	; 0x30
 8008714:	f805 3b01 	strb.w	r3, [r5], #1
 8008718:	ec53 2b18 	vmov	r2, r3, d8
 800871c:	4606      	mov	r6, r0
 800871e:	460f      	mov	r7, r1
 8008720:	f7f8 f9dc 	bl	8000adc <__aeabi_dcmplt>
 8008724:	2800      	cmp	r0, #0
 8008726:	d165      	bne.n	80087f4 <_dtoa_r+0x63c>
 8008728:	4632      	mov	r2, r6
 800872a:	463b      	mov	r3, r7
 800872c:	4935      	ldr	r1, [pc, #212]	; (8008804 <_dtoa_r+0x64c>)
 800872e:	2000      	movs	r0, #0
 8008730:	f7f7 fdaa 	bl	8000288 <__aeabi_dsub>
 8008734:	ec53 2b18 	vmov	r2, r3, d8
 8008738:	f7f8 f9d0 	bl	8000adc <__aeabi_dcmplt>
 800873c:	2800      	cmp	r0, #0
 800873e:	f040 80b9 	bne.w	80088b4 <_dtoa_r+0x6fc>
 8008742:	9b02      	ldr	r3, [sp, #8]
 8008744:	429d      	cmp	r5, r3
 8008746:	f43f af75 	beq.w	8008634 <_dtoa_r+0x47c>
 800874a:	4b2f      	ldr	r3, [pc, #188]	; (8008808 <_dtoa_r+0x650>)
 800874c:	ec51 0b18 	vmov	r0, r1, d8
 8008750:	2200      	movs	r2, #0
 8008752:	f7f7 ff51 	bl	80005f8 <__aeabi_dmul>
 8008756:	4b2c      	ldr	r3, [pc, #176]	; (8008808 <_dtoa_r+0x650>)
 8008758:	ec41 0b18 	vmov	d8, r0, r1
 800875c:	2200      	movs	r2, #0
 800875e:	4630      	mov	r0, r6
 8008760:	4639      	mov	r1, r7
 8008762:	f7f7 ff49 	bl	80005f8 <__aeabi_dmul>
 8008766:	4606      	mov	r6, r0
 8008768:	460f      	mov	r7, r1
 800876a:	e7c4      	b.n	80086f6 <_dtoa_r+0x53e>
 800876c:	ec51 0b17 	vmov	r0, r1, d7
 8008770:	f7f7 ff42 	bl	80005f8 <__aeabi_dmul>
 8008774:	9b02      	ldr	r3, [sp, #8]
 8008776:	9d00      	ldr	r5, [sp, #0]
 8008778:	930c      	str	r3, [sp, #48]	; 0x30
 800877a:	ec41 0b18 	vmov	d8, r0, r1
 800877e:	4639      	mov	r1, r7
 8008780:	4630      	mov	r0, r6
 8008782:	f7f8 f9e9 	bl	8000b58 <__aeabi_d2iz>
 8008786:	9011      	str	r0, [sp, #68]	; 0x44
 8008788:	f7f7 fecc 	bl	8000524 <__aeabi_i2d>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4630      	mov	r0, r6
 8008792:	4639      	mov	r1, r7
 8008794:	f7f7 fd78 	bl	8000288 <__aeabi_dsub>
 8008798:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800879a:	3330      	adds	r3, #48	; 0x30
 800879c:	f805 3b01 	strb.w	r3, [r5], #1
 80087a0:	9b02      	ldr	r3, [sp, #8]
 80087a2:	429d      	cmp	r5, r3
 80087a4:	4606      	mov	r6, r0
 80087a6:	460f      	mov	r7, r1
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	d134      	bne.n	8008818 <_dtoa_r+0x660>
 80087ae:	4b19      	ldr	r3, [pc, #100]	; (8008814 <_dtoa_r+0x65c>)
 80087b0:	ec51 0b18 	vmov	r0, r1, d8
 80087b4:	f7f7 fd6a 	bl	800028c <__adddf3>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4630      	mov	r0, r6
 80087be:	4639      	mov	r1, r7
 80087c0:	f7f8 f9aa 	bl	8000b18 <__aeabi_dcmpgt>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	d175      	bne.n	80088b4 <_dtoa_r+0x6fc>
 80087c8:	ec53 2b18 	vmov	r2, r3, d8
 80087cc:	4911      	ldr	r1, [pc, #68]	; (8008814 <_dtoa_r+0x65c>)
 80087ce:	2000      	movs	r0, #0
 80087d0:	f7f7 fd5a 	bl	8000288 <__aeabi_dsub>
 80087d4:	4602      	mov	r2, r0
 80087d6:	460b      	mov	r3, r1
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	f7f8 f97e 	bl	8000adc <__aeabi_dcmplt>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	f43f af27 	beq.w	8008634 <_dtoa_r+0x47c>
 80087e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087e8:	1e6b      	subs	r3, r5, #1
 80087ea:	930c      	str	r3, [sp, #48]	; 0x30
 80087ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087f0:	2b30      	cmp	r3, #48	; 0x30
 80087f2:	d0f8      	beq.n	80087e6 <_dtoa_r+0x62e>
 80087f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80087f8:	e04a      	b.n	8008890 <_dtoa_r+0x6d8>
 80087fa:	bf00      	nop
 80087fc:	0800a6b0 	.word	0x0800a6b0
 8008800:	0800a688 	.word	0x0800a688
 8008804:	3ff00000 	.word	0x3ff00000
 8008808:	40240000 	.word	0x40240000
 800880c:	401c0000 	.word	0x401c0000
 8008810:	40140000 	.word	0x40140000
 8008814:	3fe00000 	.word	0x3fe00000
 8008818:	4baf      	ldr	r3, [pc, #700]	; (8008ad8 <_dtoa_r+0x920>)
 800881a:	f7f7 feed 	bl	80005f8 <__aeabi_dmul>
 800881e:	4606      	mov	r6, r0
 8008820:	460f      	mov	r7, r1
 8008822:	e7ac      	b.n	800877e <_dtoa_r+0x5c6>
 8008824:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008828:	9d00      	ldr	r5, [sp, #0]
 800882a:	4642      	mov	r2, r8
 800882c:	464b      	mov	r3, r9
 800882e:	4630      	mov	r0, r6
 8008830:	4639      	mov	r1, r7
 8008832:	f7f8 f80b 	bl	800084c <__aeabi_ddiv>
 8008836:	f7f8 f98f 	bl	8000b58 <__aeabi_d2iz>
 800883a:	9002      	str	r0, [sp, #8]
 800883c:	f7f7 fe72 	bl	8000524 <__aeabi_i2d>
 8008840:	4642      	mov	r2, r8
 8008842:	464b      	mov	r3, r9
 8008844:	f7f7 fed8 	bl	80005f8 <__aeabi_dmul>
 8008848:	4602      	mov	r2, r0
 800884a:	460b      	mov	r3, r1
 800884c:	4630      	mov	r0, r6
 800884e:	4639      	mov	r1, r7
 8008850:	f7f7 fd1a 	bl	8000288 <__aeabi_dsub>
 8008854:	9e02      	ldr	r6, [sp, #8]
 8008856:	9f01      	ldr	r7, [sp, #4]
 8008858:	3630      	adds	r6, #48	; 0x30
 800885a:	f805 6b01 	strb.w	r6, [r5], #1
 800885e:	9e00      	ldr	r6, [sp, #0]
 8008860:	1bae      	subs	r6, r5, r6
 8008862:	42b7      	cmp	r7, r6
 8008864:	4602      	mov	r2, r0
 8008866:	460b      	mov	r3, r1
 8008868:	d137      	bne.n	80088da <_dtoa_r+0x722>
 800886a:	f7f7 fd0f 	bl	800028c <__adddf3>
 800886e:	4642      	mov	r2, r8
 8008870:	464b      	mov	r3, r9
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	f7f8 f94f 	bl	8000b18 <__aeabi_dcmpgt>
 800887a:	b9c8      	cbnz	r0, 80088b0 <_dtoa_r+0x6f8>
 800887c:	4642      	mov	r2, r8
 800887e:	464b      	mov	r3, r9
 8008880:	4630      	mov	r0, r6
 8008882:	4639      	mov	r1, r7
 8008884:	f7f8 f920 	bl	8000ac8 <__aeabi_dcmpeq>
 8008888:	b110      	cbz	r0, 8008890 <_dtoa_r+0x6d8>
 800888a:	9b02      	ldr	r3, [sp, #8]
 800888c:	07d9      	lsls	r1, r3, #31
 800888e:	d40f      	bmi.n	80088b0 <_dtoa_r+0x6f8>
 8008890:	4620      	mov	r0, r4
 8008892:	4659      	mov	r1, fp
 8008894:	f000 fad6 	bl	8008e44 <_Bfree>
 8008898:	2300      	movs	r3, #0
 800889a:	702b      	strb	r3, [r5, #0]
 800889c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800889e:	f10a 0001 	add.w	r0, sl, #1
 80088a2:	6018      	str	r0, [r3, #0]
 80088a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f43f acd8 	beq.w	800825c <_dtoa_r+0xa4>
 80088ac:	601d      	str	r5, [r3, #0]
 80088ae:	e4d5      	b.n	800825c <_dtoa_r+0xa4>
 80088b0:	f8cd a01c 	str.w	sl, [sp, #28]
 80088b4:	462b      	mov	r3, r5
 80088b6:	461d      	mov	r5, r3
 80088b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088bc:	2a39      	cmp	r2, #57	; 0x39
 80088be:	d108      	bne.n	80088d2 <_dtoa_r+0x71a>
 80088c0:	9a00      	ldr	r2, [sp, #0]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d1f7      	bne.n	80088b6 <_dtoa_r+0x6fe>
 80088c6:	9a07      	ldr	r2, [sp, #28]
 80088c8:	9900      	ldr	r1, [sp, #0]
 80088ca:	3201      	adds	r2, #1
 80088cc:	9207      	str	r2, [sp, #28]
 80088ce:	2230      	movs	r2, #48	; 0x30
 80088d0:	700a      	strb	r2, [r1, #0]
 80088d2:	781a      	ldrb	r2, [r3, #0]
 80088d4:	3201      	adds	r2, #1
 80088d6:	701a      	strb	r2, [r3, #0]
 80088d8:	e78c      	b.n	80087f4 <_dtoa_r+0x63c>
 80088da:	4b7f      	ldr	r3, [pc, #508]	; (8008ad8 <_dtoa_r+0x920>)
 80088dc:	2200      	movs	r2, #0
 80088de:	f7f7 fe8b 	bl	80005f8 <__aeabi_dmul>
 80088e2:	2200      	movs	r2, #0
 80088e4:	2300      	movs	r3, #0
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	f7f8 f8ed 	bl	8000ac8 <__aeabi_dcmpeq>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d09b      	beq.n	800882a <_dtoa_r+0x672>
 80088f2:	e7cd      	b.n	8008890 <_dtoa_r+0x6d8>
 80088f4:	9a08      	ldr	r2, [sp, #32]
 80088f6:	2a00      	cmp	r2, #0
 80088f8:	f000 80c4 	beq.w	8008a84 <_dtoa_r+0x8cc>
 80088fc:	9a05      	ldr	r2, [sp, #20]
 80088fe:	2a01      	cmp	r2, #1
 8008900:	f300 80a8 	bgt.w	8008a54 <_dtoa_r+0x89c>
 8008904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008906:	2a00      	cmp	r2, #0
 8008908:	f000 80a0 	beq.w	8008a4c <_dtoa_r+0x894>
 800890c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008910:	9e06      	ldr	r6, [sp, #24]
 8008912:	4645      	mov	r5, r8
 8008914:	9a04      	ldr	r2, [sp, #16]
 8008916:	2101      	movs	r1, #1
 8008918:	441a      	add	r2, r3
 800891a:	4620      	mov	r0, r4
 800891c:	4498      	add	r8, r3
 800891e:	9204      	str	r2, [sp, #16]
 8008920:	f000 fb4c 	bl	8008fbc <__i2b>
 8008924:	4607      	mov	r7, r0
 8008926:	2d00      	cmp	r5, #0
 8008928:	dd0b      	ble.n	8008942 <_dtoa_r+0x78a>
 800892a:	9b04      	ldr	r3, [sp, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	dd08      	ble.n	8008942 <_dtoa_r+0x78a>
 8008930:	42ab      	cmp	r3, r5
 8008932:	9a04      	ldr	r2, [sp, #16]
 8008934:	bfa8      	it	ge
 8008936:	462b      	movge	r3, r5
 8008938:	eba8 0803 	sub.w	r8, r8, r3
 800893c:	1aed      	subs	r5, r5, r3
 800893e:	1ad3      	subs	r3, r2, r3
 8008940:	9304      	str	r3, [sp, #16]
 8008942:	9b06      	ldr	r3, [sp, #24]
 8008944:	b1fb      	cbz	r3, 8008986 <_dtoa_r+0x7ce>
 8008946:	9b08      	ldr	r3, [sp, #32]
 8008948:	2b00      	cmp	r3, #0
 800894a:	f000 809f 	beq.w	8008a8c <_dtoa_r+0x8d4>
 800894e:	2e00      	cmp	r6, #0
 8008950:	dd11      	ble.n	8008976 <_dtoa_r+0x7be>
 8008952:	4639      	mov	r1, r7
 8008954:	4632      	mov	r2, r6
 8008956:	4620      	mov	r0, r4
 8008958:	f000 fbec 	bl	8009134 <__pow5mult>
 800895c:	465a      	mov	r2, fp
 800895e:	4601      	mov	r1, r0
 8008960:	4607      	mov	r7, r0
 8008962:	4620      	mov	r0, r4
 8008964:	f000 fb40 	bl	8008fe8 <__multiply>
 8008968:	4659      	mov	r1, fp
 800896a:	9007      	str	r0, [sp, #28]
 800896c:	4620      	mov	r0, r4
 800896e:	f000 fa69 	bl	8008e44 <_Bfree>
 8008972:	9b07      	ldr	r3, [sp, #28]
 8008974:	469b      	mov	fp, r3
 8008976:	9b06      	ldr	r3, [sp, #24]
 8008978:	1b9a      	subs	r2, r3, r6
 800897a:	d004      	beq.n	8008986 <_dtoa_r+0x7ce>
 800897c:	4659      	mov	r1, fp
 800897e:	4620      	mov	r0, r4
 8008980:	f000 fbd8 	bl	8009134 <__pow5mult>
 8008984:	4683      	mov	fp, r0
 8008986:	2101      	movs	r1, #1
 8008988:	4620      	mov	r0, r4
 800898a:	f000 fb17 	bl	8008fbc <__i2b>
 800898e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008990:	2b00      	cmp	r3, #0
 8008992:	4606      	mov	r6, r0
 8008994:	dd7c      	ble.n	8008a90 <_dtoa_r+0x8d8>
 8008996:	461a      	mov	r2, r3
 8008998:	4601      	mov	r1, r0
 800899a:	4620      	mov	r0, r4
 800899c:	f000 fbca 	bl	8009134 <__pow5mult>
 80089a0:	9b05      	ldr	r3, [sp, #20]
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	4606      	mov	r6, r0
 80089a6:	dd76      	ble.n	8008a96 <_dtoa_r+0x8de>
 80089a8:	2300      	movs	r3, #0
 80089aa:	9306      	str	r3, [sp, #24]
 80089ac:	6933      	ldr	r3, [r6, #16]
 80089ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089b2:	6918      	ldr	r0, [r3, #16]
 80089b4:	f000 fab2 	bl	8008f1c <__hi0bits>
 80089b8:	f1c0 0020 	rsb	r0, r0, #32
 80089bc:	9b04      	ldr	r3, [sp, #16]
 80089be:	4418      	add	r0, r3
 80089c0:	f010 001f 	ands.w	r0, r0, #31
 80089c4:	f000 8086 	beq.w	8008ad4 <_dtoa_r+0x91c>
 80089c8:	f1c0 0320 	rsb	r3, r0, #32
 80089cc:	2b04      	cmp	r3, #4
 80089ce:	dd7f      	ble.n	8008ad0 <_dtoa_r+0x918>
 80089d0:	f1c0 001c 	rsb	r0, r0, #28
 80089d4:	9b04      	ldr	r3, [sp, #16]
 80089d6:	4403      	add	r3, r0
 80089d8:	4480      	add	r8, r0
 80089da:	4405      	add	r5, r0
 80089dc:	9304      	str	r3, [sp, #16]
 80089de:	f1b8 0f00 	cmp.w	r8, #0
 80089e2:	dd05      	ble.n	80089f0 <_dtoa_r+0x838>
 80089e4:	4659      	mov	r1, fp
 80089e6:	4642      	mov	r2, r8
 80089e8:	4620      	mov	r0, r4
 80089ea:	f000 fbfd 	bl	80091e8 <__lshift>
 80089ee:	4683      	mov	fp, r0
 80089f0:	9b04      	ldr	r3, [sp, #16]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	dd05      	ble.n	8008a02 <_dtoa_r+0x84a>
 80089f6:	4631      	mov	r1, r6
 80089f8:	461a      	mov	r2, r3
 80089fa:	4620      	mov	r0, r4
 80089fc:	f000 fbf4 	bl	80091e8 <__lshift>
 8008a00:	4606      	mov	r6, r0
 8008a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d069      	beq.n	8008adc <_dtoa_r+0x924>
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4658      	mov	r0, fp
 8008a0c:	f000 fc58 	bl	80092c0 <__mcmp>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	da63      	bge.n	8008adc <_dtoa_r+0x924>
 8008a14:	2300      	movs	r3, #0
 8008a16:	4659      	mov	r1, fp
 8008a18:	220a      	movs	r2, #10
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f000 fa34 	bl	8008e88 <__multadd>
 8008a20:	9b08      	ldr	r3, [sp, #32]
 8008a22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a26:	4683      	mov	fp, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 818f 	beq.w	8008d4c <_dtoa_r+0xb94>
 8008a2e:	4639      	mov	r1, r7
 8008a30:	2300      	movs	r3, #0
 8008a32:	220a      	movs	r2, #10
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 fa27 	bl	8008e88 <__multadd>
 8008a3a:	f1b9 0f00 	cmp.w	r9, #0
 8008a3e:	4607      	mov	r7, r0
 8008a40:	f300 808e 	bgt.w	8008b60 <_dtoa_r+0x9a8>
 8008a44:	9b05      	ldr	r3, [sp, #20]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	dc50      	bgt.n	8008aec <_dtoa_r+0x934>
 8008a4a:	e089      	b.n	8008b60 <_dtoa_r+0x9a8>
 8008a4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a52:	e75d      	b.n	8008910 <_dtoa_r+0x758>
 8008a54:	9b01      	ldr	r3, [sp, #4]
 8008a56:	1e5e      	subs	r6, r3, #1
 8008a58:	9b06      	ldr	r3, [sp, #24]
 8008a5a:	42b3      	cmp	r3, r6
 8008a5c:	bfbf      	itttt	lt
 8008a5e:	9b06      	ldrlt	r3, [sp, #24]
 8008a60:	9606      	strlt	r6, [sp, #24]
 8008a62:	1af2      	sublt	r2, r6, r3
 8008a64:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008a66:	bfb6      	itet	lt
 8008a68:	189b      	addlt	r3, r3, r2
 8008a6a:	1b9e      	subge	r6, r3, r6
 8008a6c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008a6e:	9b01      	ldr	r3, [sp, #4]
 8008a70:	bfb8      	it	lt
 8008a72:	2600      	movlt	r6, #0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	bfb5      	itete	lt
 8008a78:	eba8 0503 	sublt.w	r5, r8, r3
 8008a7c:	9b01      	ldrge	r3, [sp, #4]
 8008a7e:	2300      	movlt	r3, #0
 8008a80:	4645      	movge	r5, r8
 8008a82:	e747      	b.n	8008914 <_dtoa_r+0x75c>
 8008a84:	9e06      	ldr	r6, [sp, #24]
 8008a86:	9f08      	ldr	r7, [sp, #32]
 8008a88:	4645      	mov	r5, r8
 8008a8a:	e74c      	b.n	8008926 <_dtoa_r+0x76e>
 8008a8c:	9a06      	ldr	r2, [sp, #24]
 8008a8e:	e775      	b.n	800897c <_dtoa_r+0x7c4>
 8008a90:	9b05      	ldr	r3, [sp, #20]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	dc18      	bgt.n	8008ac8 <_dtoa_r+0x910>
 8008a96:	9b02      	ldr	r3, [sp, #8]
 8008a98:	b9b3      	cbnz	r3, 8008ac8 <_dtoa_r+0x910>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa0:	b9a3      	cbnz	r3, 8008acc <_dtoa_r+0x914>
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008aa8:	0d1b      	lsrs	r3, r3, #20
 8008aaa:	051b      	lsls	r3, r3, #20
 8008aac:	b12b      	cbz	r3, 8008aba <_dtoa_r+0x902>
 8008aae:	9b04      	ldr	r3, [sp, #16]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	9304      	str	r3, [sp, #16]
 8008ab4:	f108 0801 	add.w	r8, r8, #1
 8008ab8:	2301      	movs	r3, #1
 8008aba:	9306      	str	r3, [sp, #24]
 8008abc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	f47f af74 	bne.w	80089ac <_dtoa_r+0x7f4>
 8008ac4:	2001      	movs	r0, #1
 8008ac6:	e779      	b.n	80089bc <_dtoa_r+0x804>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	e7f6      	b.n	8008aba <_dtoa_r+0x902>
 8008acc:	9b02      	ldr	r3, [sp, #8]
 8008ace:	e7f4      	b.n	8008aba <_dtoa_r+0x902>
 8008ad0:	d085      	beq.n	80089de <_dtoa_r+0x826>
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	301c      	adds	r0, #28
 8008ad6:	e77d      	b.n	80089d4 <_dtoa_r+0x81c>
 8008ad8:	40240000 	.word	0x40240000
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dc38      	bgt.n	8008b54 <_dtoa_r+0x99c>
 8008ae2:	9b05      	ldr	r3, [sp, #20]
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	dd35      	ble.n	8008b54 <_dtoa_r+0x99c>
 8008ae8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008aec:	f1b9 0f00 	cmp.w	r9, #0
 8008af0:	d10d      	bne.n	8008b0e <_dtoa_r+0x956>
 8008af2:	4631      	mov	r1, r6
 8008af4:	464b      	mov	r3, r9
 8008af6:	2205      	movs	r2, #5
 8008af8:	4620      	mov	r0, r4
 8008afa:	f000 f9c5 	bl	8008e88 <__multadd>
 8008afe:	4601      	mov	r1, r0
 8008b00:	4606      	mov	r6, r0
 8008b02:	4658      	mov	r0, fp
 8008b04:	f000 fbdc 	bl	80092c0 <__mcmp>
 8008b08:	2800      	cmp	r0, #0
 8008b0a:	f73f adbd 	bgt.w	8008688 <_dtoa_r+0x4d0>
 8008b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b10:	9d00      	ldr	r5, [sp, #0]
 8008b12:	ea6f 0a03 	mvn.w	sl, r3
 8008b16:	f04f 0800 	mov.w	r8, #0
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	f000 f991 	bl	8008e44 <_Bfree>
 8008b22:	2f00      	cmp	r7, #0
 8008b24:	f43f aeb4 	beq.w	8008890 <_dtoa_r+0x6d8>
 8008b28:	f1b8 0f00 	cmp.w	r8, #0
 8008b2c:	d005      	beq.n	8008b3a <_dtoa_r+0x982>
 8008b2e:	45b8      	cmp	r8, r7
 8008b30:	d003      	beq.n	8008b3a <_dtoa_r+0x982>
 8008b32:	4641      	mov	r1, r8
 8008b34:	4620      	mov	r0, r4
 8008b36:	f000 f985 	bl	8008e44 <_Bfree>
 8008b3a:	4639      	mov	r1, r7
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f000 f981 	bl	8008e44 <_Bfree>
 8008b42:	e6a5      	b.n	8008890 <_dtoa_r+0x6d8>
 8008b44:	2600      	movs	r6, #0
 8008b46:	4637      	mov	r7, r6
 8008b48:	e7e1      	b.n	8008b0e <_dtoa_r+0x956>
 8008b4a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008b4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008b50:	4637      	mov	r7, r6
 8008b52:	e599      	b.n	8008688 <_dtoa_r+0x4d0>
 8008b54:	9b08      	ldr	r3, [sp, #32]
 8008b56:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f000 80fd 	beq.w	8008d5a <_dtoa_r+0xba2>
 8008b60:	2d00      	cmp	r5, #0
 8008b62:	dd05      	ble.n	8008b70 <_dtoa_r+0x9b8>
 8008b64:	4639      	mov	r1, r7
 8008b66:	462a      	mov	r2, r5
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f000 fb3d 	bl	80091e8 <__lshift>
 8008b6e:	4607      	mov	r7, r0
 8008b70:	9b06      	ldr	r3, [sp, #24]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d05c      	beq.n	8008c30 <_dtoa_r+0xa78>
 8008b76:	6879      	ldr	r1, [r7, #4]
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f000 f923 	bl	8008dc4 <_Balloc>
 8008b7e:	4605      	mov	r5, r0
 8008b80:	b928      	cbnz	r0, 8008b8e <_dtoa_r+0x9d6>
 8008b82:	4b80      	ldr	r3, [pc, #512]	; (8008d84 <_dtoa_r+0xbcc>)
 8008b84:	4602      	mov	r2, r0
 8008b86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b8a:	f7ff bb2e 	b.w	80081ea <_dtoa_r+0x32>
 8008b8e:	693a      	ldr	r2, [r7, #16]
 8008b90:	3202      	adds	r2, #2
 8008b92:	0092      	lsls	r2, r2, #2
 8008b94:	f107 010c 	add.w	r1, r7, #12
 8008b98:	300c      	adds	r0, #12
 8008b9a:	f000 f905 	bl	8008da8 <memcpy>
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f000 fb20 	bl	80091e8 <__lshift>
 8008ba8:	9b00      	ldr	r3, [sp, #0]
 8008baa:	3301      	adds	r3, #1
 8008bac:	9301      	str	r3, [sp, #4]
 8008bae:	9b00      	ldr	r3, [sp, #0]
 8008bb0:	444b      	add	r3, r9
 8008bb2:	9307      	str	r3, [sp, #28]
 8008bb4:	9b02      	ldr	r3, [sp, #8]
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	46b8      	mov	r8, r7
 8008bbc:	9306      	str	r3, [sp, #24]
 8008bbe:	4607      	mov	r7, r0
 8008bc0:	9b01      	ldr	r3, [sp, #4]
 8008bc2:	4631      	mov	r1, r6
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	4658      	mov	r0, fp
 8008bc8:	9302      	str	r3, [sp, #8]
 8008bca:	f7ff fa68 	bl	800809e <quorem>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	3330      	adds	r3, #48	; 0x30
 8008bd2:	9004      	str	r0, [sp, #16]
 8008bd4:	4641      	mov	r1, r8
 8008bd6:	4658      	mov	r0, fp
 8008bd8:	9308      	str	r3, [sp, #32]
 8008bda:	f000 fb71 	bl	80092c0 <__mcmp>
 8008bde:	463a      	mov	r2, r7
 8008be0:	4681      	mov	r9, r0
 8008be2:	4631      	mov	r1, r6
 8008be4:	4620      	mov	r0, r4
 8008be6:	f000 fb87 	bl	80092f8 <__mdiff>
 8008bea:	68c2      	ldr	r2, [r0, #12]
 8008bec:	9b08      	ldr	r3, [sp, #32]
 8008bee:	4605      	mov	r5, r0
 8008bf0:	bb02      	cbnz	r2, 8008c34 <_dtoa_r+0xa7c>
 8008bf2:	4601      	mov	r1, r0
 8008bf4:	4658      	mov	r0, fp
 8008bf6:	f000 fb63 	bl	80092c0 <__mcmp>
 8008bfa:	9b08      	ldr	r3, [sp, #32]
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	4629      	mov	r1, r5
 8008c00:	4620      	mov	r0, r4
 8008c02:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008c06:	f000 f91d 	bl	8008e44 <_Bfree>
 8008c0a:	9b05      	ldr	r3, [sp, #20]
 8008c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c0e:	9d01      	ldr	r5, [sp, #4]
 8008c10:	ea43 0102 	orr.w	r1, r3, r2
 8008c14:	9b06      	ldr	r3, [sp, #24]
 8008c16:	430b      	orrs	r3, r1
 8008c18:	9b08      	ldr	r3, [sp, #32]
 8008c1a:	d10d      	bne.n	8008c38 <_dtoa_r+0xa80>
 8008c1c:	2b39      	cmp	r3, #57	; 0x39
 8008c1e:	d029      	beq.n	8008c74 <_dtoa_r+0xabc>
 8008c20:	f1b9 0f00 	cmp.w	r9, #0
 8008c24:	dd01      	ble.n	8008c2a <_dtoa_r+0xa72>
 8008c26:	9b04      	ldr	r3, [sp, #16]
 8008c28:	3331      	adds	r3, #49	; 0x31
 8008c2a:	9a02      	ldr	r2, [sp, #8]
 8008c2c:	7013      	strb	r3, [r2, #0]
 8008c2e:	e774      	b.n	8008b1a <_dtoa_r+0x962>
 8008c30:	4638      	mov	r0, r7
 8008c32:	e7b9      	b.n	8008ba8 <_dtoa_r+0x9f0>
 8008c34:	2201      	movs	r2, #1
 8008c36:	e7e2      	b.n	8008bfe <_dtoa_r+0xa46>
 8008c38:	f1b9 0f00 	cmp.w	r9, #0
 8008c3c:	db06      	blt.n	8008c4c <_dtoa_r+0xa94>
 8008c3e:	9905      	ldr	r1, [sp, #20]
 8008c40:	ea41 0909 	orr.w	r9, r1, r9
 8008c44:	9906      	ldr	r1, [sp, #24]
 8008c46:	ea59 0101 	orrs.w	r1, r9, r1
 8008c4a:	d120      	bne.n	8008c8e <_dtoa_r+0xad6>
 8008c4c:	2a00      	cmp	r2, #0
 8008c4e:	ddec      	ble.n	8008c2a <_dtoa_r+0xa72>
 8008c50:	4659      	mov	r1, fp
 8008c52:	2201      	movs	r2, #1
 8008c54:	4620      	mov	r0, r4
 8008c56:	9301      	str	r3, [sp, #4]
 8008c58:	f000 fac6 	bl	80091e8 <__lshift>
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4683      	mov	fp, r0
 8008c60:	f000 fb2e 	bl	80092c0 <__mcmp>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	9b01      	ldr	r3, [sp, #4]
 8008c68:	dc02      	bgt.n	8008c70 <_dtoa_r+0xab8>
 8008c6a:	d1de      	bne.n	8008c2a <_dtoa_r+0xa72>
 8008c6c:	07da      	lsls	r2, r3, #31
 8008c6e:	d5dc      	bpl.n	8008c2a <_dtoa_r+0xa72>
 8008c70:	2b39      	cmp	r3, #57	; 0x39
 8008c72:	d1d8      	bne.n	8008c26 <_dtoa_r+0xa6e>
 8008c74:	9a02      	ldr	r2, [sp, #8]
 8008c76:	2339      	movs	r3, #57	; 0x39
 8008c78:	7013      	strb	r3, [r2, #0]
 8008c7a:	462b      	mov	r3, r5
 8008c7c:	461d      	mov	r5, r3
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c84:	2a39      	cmp	r2, #57	; 0x39
 8008c86:	d050      	beq.n	8008d2a <_dtoa_r+0xb72>
 8008c88:	3201      	adds	r2, #1
 8008c8a:	701a      	strb	r2, [r3, #0]
 8008c8c:	e745      	b.n	8008b1a <_dtoa_r+0x962>
 8008c8e:	2a00      	cmp	r2, #0
 8008c90:	dd03      	ble.n	8008c9a <_dtoa_r+0xae2>
 8008c92:	2b39      	cmp	r3, #57	; 0x39
 8008c94:	d0ee      	beq.n	8008c74 <_dtoa_r+0xabc>
 8008c96:	3301      	adds	r3, #1
 8008c98:	e7c7      	b.n	8008c2a <_dtoa_r+0xa72>
 8008c9a:	9a01      	ldr	r2, [sp, #4]
 8008c9c:	9907      	ldr	r1, [sp, #28]
 8008c9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ca2:	428a      	cmp	r2, r1
 8008ca4:	d02a      	beq.n	8008cfc <_dtoa_r+0xb44>
 8008ca6:	4659      	mov	r1, fp
 8008ca8:	2300      	movs	r3, #0
 8008caa:	220a      	movs	r2, #10
 8008cac:	4620      	mov	r0, r4
 8008cae:	f000 f8eb 	bl	8008e88 <__multadd>
 8008cb2:	45b8      	cmp	r8, r7
 8008cb4:	4683      	mov	fp, r0
 8008cb6:	f04f 0300 	mov.w	r3, #0
 8008cba:	f04f 020a 	mov.w	r2, #10
 8008cbe:	4641      	mov	r1, r8
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	d107      	bne.n	8008cd4 <_dtoa_r+0xb1c>
 8008cc4:	f000 f8e0 	bl	8008e88 <__multadd>
 8008cc8:	4680      	mov	r8, r0
 8008cca:	4607      	mov	r7, r0
 8008ccc:	9b01      	ldr	r3, [sp, #4]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	e775      	b.n	8008bc0 <_dtoa_r+0xa08>
 8008cd4:	f000 f8d8 	bl	8008e88 <__multadd>
 8008cd8:	4639      	mov	r1, r7
 8008cda:	4680      	mov	r8, r0
 8008cdc:	2300      	movs	r3, #0
 8008cde:	220a      	movs	r2, #10
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	f000 f8d1 	bl	8008e88 <__multadd>
 8008ce6:	4607      	mov	r7, r0
 8008ce8:	e7f0      	b.n	8008ccc <_dtoa_r+0xb14>
 8008cea:	f1b9 0f00 	cmp.w	r9, #0
 8008cee:	9a00      	ldr	r2, [sp, #0]
 8008cf0:	bfcc      	ite	gt
 8008cf2:	464d      	movgt	r5, r9
 8008cf4:	2501      	movle	r5, #1
 8008cf6:	4415      	add	r5, r2
 8008cf8:	f04f 0800 	mov.w	r8, #0
 8008cfc:	4659      	mov	r1, fp
 8008cfe:	2201      	movs	r2, #1
 8008d00:	4620      	mov	r0, r4
 8008d02:	9301      	str	r3, [sp, #4]
 8008d04:	f000 fa70 	bl	80091e8 <__lshift>
 8008d08:	4631      	mov	r1, r6
 8008d0a:	4683      	mov	fp, r0
 8008d0c:	f000 fad8 	bl	80092c0 <__mcmp>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	dcb2      	bgt.n	8008c7a <_dtoa_r+0xac2>
 8008d14:	d102      	bne.n	8008d1c <_dtoa_r+0xb64>
 8008d16:	9b01      	ldr	r3, [sp, #4]
 8008d18:	07db      	lsls	r3, r3, #31
 8008d1a:	d4ae      	bmi.n	8008c7a <_dtoa_r+0xac2>
 8008d1c:	462b      	mov	r3, r5
 8008d1e:	461d      	mov	r5, r3
 8008d20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d24:	2a30      	cmp	r2, #48	; 0x30
 8008d26:	d0fa      	beq.n	8008d1e <_dtoa_r+0xb66>
 8008d28:	e6f7      	b.n	8008b1a <_dtoa_r+0x962>
 8008d2a:	9a00      	ldr	r2, [sp, #0]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d1a5      	bne.n	8008c7c <_dtoa_r+0xac4>
 8008d30:	f10a 0a01 	add.w	sl, sl, #1
 8008d34:	2331      	movs	r3, #49	; 0x31
 8008d36:	e779      	b.n	8008c2c <_dtoa_r+0xa74>
 8008d38:	4b13      	ldr	r3, [pc, #76]	; (8008d88 <_dtoa_r+0xbd0>)
 8008d3a:	f7ff baaf 	b.w	800829c <_dtoa_r+0xe4>
 8008d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f47f aa86 	bne.w	8008252 <_dtoa_r+0x9a>
 8008d46:	4b11      	ldr	r3, [pc, #68]	; (8008d8c <_dtoa_r+0xbd4>)
 8008d48:	f7ff baa8 	b.w	800829c <_dtoa_r+0xe4>
 8008d4c:	f1b9 0f00 	cmp.w	r9, #0
 8008d50:	dc03      	bgt.n	8008d5a <_dtoa_r+0xba2>
 8008d52:	9b05      	ldr	r3, [sp, #20]
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	f73f aec9 	bgt.w	8008aec <_dtoa_r+0x934>
 8008d5a:	9d00      	ldr	r5, [sp, #0]
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4658      	mov	r0, fp
 8008d60:	f7ff f99d 	bl	800809e <quorem>
 8008d64:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008d68:	f805 3b01 	strb.w	r3, [r5], #1
 8008d6c:	9a00      	ldr	r2, [sp, #0]
 8008d6e:	1aaa      	subs	r2, r5, r2
 8008d70:	4591      	cmp	r9, r2
 8008d72:	ddba      	ble.n	8008cea <_dtoa_r+0xb32>
 8008d74:	4659      	mov	r1, fp
 8008d76:	2300      	movs	r3, #0
 8008d78:	220a      	movs	r2, #10
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 f884 	bl	8008e88 <__multadd>
 8008d80:	4683      	mov	fp, r0
 8008d82:	e7eb      	b.n	8008d5c <_dtoa_r+0xba4>
 8008d84:	0800a613 	.word	0x0800a613
 8008d88:	0800a56c 	.word	0x0800a56c
 8008d8c:	0800a590 	.word	0x0800a590

08008d90 <_localeconv_r>:
 8008d90:	4800      	ldr	r0, [pc, #0]	; (8008d94 <_localeconv_r+0x4>)
 8008d92:	4770      	bx	lr
 8008d94:	20000164 	.word	0x20000164

08008d98 <malloc>:
 8008d98:	4b02      	ldr	r3, [pc, #8]	; (8008da4 <malloc+0xc>)
 8008d9a:	4601      	mov	r1, r0
 8008d9c:	6818      	ldr	r0, [r3, #0]
 8008d9e:	f000 bbef 	b.w	8009580 <_malloc_r>
 8008da2:	bf00      	nop
 8008da4:	20000010 	.word	0x20000010

08008da8 <memcpy>:
 8008da8:	440a      	add	r2, r1
 8008daa:	4291      	cmp	r1, r2
 8008dac:	f100 33ff 	add.w	r3, r0, #4294967295
 8008db0:	d100      	bne.n	8008db4 <memcpy+0xc>
 8008db2:	4770      	bx	lr
 8008db4:	b510      	push	{r4, lr}
 8008db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dbe:	4291      	cmp	r1, r2
 8008dc0:	d1f9      	bne.n	8008db6 <memcpy+0xe>
 8008dc2:	bd10      	pop	{r4, pc}

08008dc4 <_Balloc>:
 8008dc4:	b570      	push	{r4, r5, r6, lr}
 8008dc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008dc8:	4604      	mov	r4, r0
 8008dca:	460d      	mov	r5, r1
 8008dcc:	b976      	cbnz	r6, 8008dec <_Balloc+0x28>
 8008dce:	2010      	movs	r0, #16
 8008dd0:	f7ff ffe2 	bl	8008d98 <malloc>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	6260      	str	r0, [r4, #36]	; 0x24
 8008dd8:	b920      	cbnz	r0, 8008de4 <_Balloc+0x20>
 8008dda:	4b18      	ldr	r3, [pc, #96]	; (8008e3c <_Balloc+0x78>)
 8008ddc:	4818      	ldr	r0, [pc, #96]	; (8008e40 <_Balloc+0x7c>)
 8008dde:	2166      	movs	r1, #102	; 0x66
 8008de0:	f000 fd94 	bl	800990c <__assert_func>
 8008de4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008de8:	6006      	str	r6, [r0, #0]
 8008dea:	60c6      	str	r6, [r0, #12]
 8008dec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008dee:	68f3      	ldr	r3, [r6, #12]
 8008df0:	b183      	cbz	r3, 8008e14 <_Balloc+0x50>
 8008df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008dfa:	b9b8      	cbnz	r0, 8008e2c <_Balloc+0x68>
 8008dfc:	2101      	movs	r1, #1
 8008dfe:	fa01 f605 	lsl.w	r6, r1, r5
 8008e02:	1d72      	adds	r2, r6, #5
 8008e04:	0092      	lsls	r2, r2, #2
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 fb5a 	bl	80094c0 <_calloc_r>
 8008e0c:	b160      	cbz	r0, 8008e28 <_Balloc+0x64>
 8008e0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e12:	e00e      	b.n	8008e32 <_Balloc+0x6e>
 8008e14:	2221      	movs	r2, #33	; 0x21
 8008e16:	2104      	movs	r1, #4
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f000 fb51 	bl	80094c0 <_calloc_r>
 8008e1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e20:	60f0      	str	r0, [r6, #12]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1e4      	bne.n	8008df2 <_Balloc+0x2e>
 8008e28:	2000      	movs	r0, #0
 8008e2a:	bd70      	pop	{r4, r5, r6, pc}
 8008e2c:	6802      	ldr	r2, [r0, #0]
 8008e2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e32:	2300      	movs	r3, #0
 8008e34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e38:	e7f7      	b.n	8008e2a <_Balloc+0x66>
 8008e3a:	bf00      	nop
 8008e3c:	0800a59d 	.word	0x0800a59d
 8008e40:	0800a624 	.word	0x0800a624

08008e44 <_Bfree>:
 8008e44:	b570      	push	{r4, r5, r6, lr}
 8008e46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e48:	4605      	mov	r5, r0
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	b976      	cbnz	r6, 8008e6c <_Bfree+0x28>
 8008e4e:	2010      	movs	r0, #16
 8008e50:	f7ff ffa2 	bl	8008d98 <malloc>
 8008e54:	4602      	mov	r2, r0
 8008e56:	6268      	str	r0, [r5, #36]	; 0x24
 8008e58:	b920      	cbnz	r0, 8008e64 <_Bfree+0x20>
 8008e5a:	4b09      	ldr	r3, [pc, #36]	; (8008e80 <_Bfree+0x3c>)
 8008e5c:	4809      	ldr	r0, [pc, #36]	; (8008e84 <_Bfree+0x40>)
 8008e5e:	218a      	movs	r1, #138	; 0x8a
 8008e60:	f000 fd54 	bl	800990c <__assert_func>
 8008e64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e68:	6006      	str	r6, [r0, #0]
 8008e6a:	60c6      	str	r6, [r0, #12]
 8008e6c:	b13c      	cbz	r4, 8008e7e <_Bfree+0x3a>
 8008e6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008e70:	6862      	ldr	r2, [r4, #4]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e78:	6021      	str	r1, [r4, #0]
 8008e7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}
 8008e80:	0800a59d 	.word	0x0800a59d
 8008e84:	0800a624 	.word	0x0800a624

08008e88 <__multadd>:
 8008e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8c:	690e      	ldr	r6, [r1, #16]
 8008e8e:	4607      	mov	r7, r0
 8008e90:	4698      	mov	r8, r3
 8008e92:	460c      	mov	r4, r1
 8008e94:	f101 0014 	add.w	r0, r1, #20
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6805      	ldr	r5, [r0, #0]
 8008e9c:	b2a9      	uxth	r1, r5
 8008e9e:	fb02 8101 	mla	r1, r2, r1, r8
 8008ea2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008ea6:	0c2d      	lsrs	r5, r5, #16
 8008ea8:	fb02 c505 	mla	r5, r2, r5, ip
 8008eac:	b289      	uxth	r1, r1
 8008eae:	3301      	adds	r3, #1
 8008eb0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008eb4:	429e      	cmp	r6, r3
 8008eb6:	f840 1b04 	str.w	r1, [r0], #4
 8008eba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008ebe:	dcec      	bgt.n	8008e9a <__multadd+0x12>
 8008ec0:	f1b8 0f00 	cmp.w	r8, #0
 8008ec4:	d022      	beq.n	8008f0c <__multadd+0x84>
 8008ec6:	68a3      	ldr	r3, [r4, #8]
 8008ec8:	42b3      	cmp	r3, r6
 8008eca:	dc19      	bgt.n	8008f00 <__multadd+0x78>
 8008ecc:	6861      	ldr	r1, [r4, #4]
 8008ece:	4638      	mov	r0, r7
 8008ed0:	3101      	adds	r1, #1
 8008ed2:	f7ff ff77 	bl	8008dc4 <_Balloc>
 8008ed6:	4605      	mov	r5, r0
 8008ed8:	b928      	cbnz	r0, 8008ee6 <__multadd+0x5e>
 8008eda:	4602      	mov	r2, r0
 8008edc:	4b0d      	ldr	r3, [pc, #52]	; (8008f14 <__multadd+0x8c>)
 8008ede:	480e      	ldr	r0, [pc, #56]	; (8008f18 <__multadd+0x90>)
 8008ee0:	21b5      	movs	r1, #181	; 0xb5
 8008ee2:	f000 fd13 	bl	800990c <__assert_func>
 8008ee6:	6922      	ldr	r2, [r4, #16]
 8008ee8:	3202      	adds	r2, #2
 8008eea:	f104 010c 	add.w	r1, r4, #12
 8008eee:	0092      	lsls	r2, r2, #2
 8008ef0:	300c      	adds	r0, #12
 8008ef2:	f7ff ff59 	bl	8008da8 <memcpy>
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	4638      	mov	r0, r7
 8008efa:	f7ff ffa3 	bl	8008e44 <_Bfree>
 8008efe:	462c      	mov	r4, r5
 8008f00:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008f04:	3601      	adds	r6, #1
 8008f06:	f8c3 8014 	str.w	r8, [r3, #20]
 8008f0a:	6126      	str	r6, [r4, #16]
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f12:	bf00      	nop
 8008f14:	0800a613 	.word	0x0800a613
 8008f18:	0800a624 	.word	0x0800a624

08008f1c <__hi0bits>:
 8008f1c:	0c03      	lsrs	r3, r0, #16
 8008f1e:	041b      	lsls	r3, r3, #16
 8008f20:	b9d3      	cbnz	r3, 8008f58 <__hi0bits+0x3c>
 8008f22:	0400      	lsls	r0, r0, #16
 8008f24:	2310      	movs	r3, #16
 8008f26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f2a:	bf04      	itt	eq
 8008f2c:	0200      	lsleq	r0, r0, #8
 8008f2e:	3308      	addeq	r3, #8
 8008f30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f34:	bf04      	itt	eq
 8008f36:	0100      	lsleq	r0, r0, #4
 8008f38:	3304      	addeq	r3, #4
 8008f3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f3e:	bf04      	itt	eq
 8008f40:	0080      	lsleq	r0, r0, #2
 8008f42:	3302      	addeq	r3, #2
 8008f44:	2800      	cmp	r0, #0
 8008f46:	db05      	blt.n	8008f54 <__hi0bits+0x38>
 8008f48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f4c:	f103 0301 	add.w	r3, r3, #1
 8008f50:	bf08      	it	eq
 8008f52:	2320      	moveq	r3, #32
 8008f54:	4618      	mov	r0, r3
 8008f56:	4770      	bx	lr
 8008f58:	2300      	movs	r3, #0
 8008f5a:	e7e4      	b.n	8008f26 <__hi0bits+0xa>

08008f5c <__lo0bits>:
 8008f5c:	6803      	ldr	r3, [r0, #0]
 8008f5e:	f013 0207 	ands.w	r2, r3, #7
 8008f62:	4601      	mov	r1, r0
 8008f64:	d00b      	beq.n	8008f7e <__lo0bits+0x22>
 8008f66:	07da      	lsls	r2, r3, #31
 8008f68:	d424      	bmi.n	8008fb4 <__lo0bits+0x58>
 8008f6a:	0798      	lsls	r0, r3, #30
 8008f6c:	bf49      	itett	mi
 8008f6e:	085b      	lsrmi	r3, r3, #1
 8008f70:	089b      	lsrpl	r3, r3, #2
 8008f72:	2001      	movmi	r0, #1
 8008f74:	600b      	strmi	r3, [r1, #0]
 8008f76:	bf5c      	itt	pl
 8008f78:	600b      	strpl	r3, [r1, #0]
 8008f7a:	2002      	movpl	r0, #2
 8008f7c:	4770      	bx	lr
 8008f7e:	b298      	uxth	r0, r3
 8008f80:	b9b0      	cbnz	r0, 8008fb0 <__lo0bits+0x54>
 8008f82:	0c1b      	lsrs	r3, r3, #16
 8008f84:	2010      	movs	r0, #16
 8008f86:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f8a:	bf04      	itt	eq
 8008f8c:	0a1b      	lsreq	r3, r3, #8
 8008f8e:	3008      	addeq	r0, #8
 8008f90:	071a      	lsls	r2, r3, #28
 8008f92:	bf04      	itt	eq
 8008f94:	091b      	lsreq	r3, r3, #4
 8008f96:	3004      	addeq	r0, #4
 8008f98:	079a      	lsls	r2, r3, #30
 8008f9a:	bf04      	itt	eq
 8008f9c:	089b      	lsreq	r3, r3, #2
 8008f9e:	3002      	addeq	r0, #2
 8008fa0:	07da      	lsls	r2, r3, #31
 8008fa2:	d403      	bmi.n	8008fac <__lo0bits+0x50>
 8008fa4:	085b      	lsrs	r3, r3, #1
 8008fa6:	f100 0001 	add.w	r0, r0, #1
 8008faa:	d005      	beq.n	8008fb8 <__lo0bits+0x5c>
 8008fac:	600b      	str	r3, [r1, #0]
 8008fae:	4770      	bx	lr
 8008fb0:	4610      	mov	r0, r2
 8008fb2:	e7e8      	b.n	8008f86 <__lo0bits+0x2a>
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	4770      	bx	lr
 8008fb8:	2020      	movs	r0, #32
 8008fba:	4770      	bx	lr

08008fbc <__i2b>:
 8008fbc:	b510      	push	{r4, lr}
 8008fbe:	460c      	mov	r4, r1
 8008fc0:	2101      	movs	r1, #1
 8008fc2:	f7ff feff 	bl	8008dc4 <_Balloc>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	b928      	cbnz	r0, 8008fd6 <__i2b+0x1a>
 8008fca:	4b05      	ldr	r3, [pc, #20]	; (8008fe0 <__i2b+0x24>)
 8008fcc:	4805      	ldr	r0, [pc, #20]	; (8008fe4 <__i2b+0x28>)
 8008fce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008fd2:	f000 fc9b 	bl	800990c <__assert_func>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	6144      	str	r4, [r0, #20]
 8008fda:	6103      	str	r3, [r0, #16]
 8008fdc:	bd10      	pop	{r4, pc}
 8008fde:	bf00      	nop
 8008fe0:	0800a613 	.word	0x0800a613
 8008fe4:	0800a624 	.word	0x0800a624

08008fe8 <__multiply>:
 8008fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fec:	4614      	mov	r4, r2
 8008fee:	690a      	ldr	r2, [r1, #16]
 8008ff0:	6923      	ldr	r3, [r4, #16]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	bfb8      	it	lt
 8008ff6:	460b      	movlt	r3, r1
 8008ff8:	460d      	mov	r5, r1
 8008ffa:	bfbc      	itt	lt
 8008ffc:	4625      	movlt	r5, r4
 8008ffe:	461c      	movlt	r4, r3
 8009000:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009004:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009008:	68ab      	ldr	r3, [r5, #8]
 800900a:	6869      	ldr	r1, [r5, #4]
 800900c:	eb0a 0709 	add.w	r7, sl, r9
 8009010:	42bb      	cmp	r3, r7
 8009012:	b085      	sub	sp, #20
 8009014:	bfb8      	it	lt
 8009016:	3101      	addlt	r1, #1
 8009018:	f7ff fed4 	bl	8008dc4 <_Balloc>
 800901c:	b930      	cbnz	r0, 800902c <__multiply+0x44>
 800901e:	4602      	mov	r2, r0
 8009020:	4b42      	ldr	r3, [pc, #264]	; (800912c <__multiply+0x144>)
 8009022:	4843      	ldr	r0, [pc, #268]	; (8009130 <__multiply+0x148>)
 8009024:	f240 115d 	movw	r1, #349	; 0x15d
 8009028:	f000 fc70 	bl	800990c <__assert_func>
 800902c:	f100 0614 	add.w	r6, r0, #20
 8009030:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009034:	4633      	mov	r3, r6
 8009036:	2200      	movs	r2, #0
 8009038:	4543      	cmp	r3, r8
 800903a:	d31e      	bcc.n	800907a <__multiply+0x92>
 800903c:	f105 0c14 	add.w	ip, r5, #20
 8009040:	f104 0314 	add.w	r3, r4, #20
 8009044:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009048:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800904c:	9202      	str	r2, [sp, #8]
 800904e:	ebac 0205 	sub.w	r2, ip, r5
 8009052:	3a15      	subs	r2, #21
 8009054:	f022 0203 	bic.w	r2, r2, #3
 8009058:	3204      	adds	r2, #4
 800905a:	f105 0115 	add.w	r1, r5, #21
 800905e:	458c      	cmp	ip, r1
 8009060:	bf38      	it	cc
 8009062:	2204      	movcc	r2, #4
 8009064:	9201      	str	r2, [sp, #4]
 8009066:	9a02      	ldr	r2, [sp, #8]
 8009068:	9303      	str	r3, [sp, #12]
 800906a:	429a      	cmp	r2, r3
 800906c:	d808      	bhi.n	8009080 <__multiply+0x98>
 800906e:	2f00      	cmp	r7, #0
 8009070:	dc55      	bgt.n	800911e <__multiply+0x136>
 8009072:	6107      	str	r7, [r0, #16]
 8009074:	b005      	add	sp, #20
 8009076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907a:	f843 2b04 	str.w	r2, [r3], #4
 800907e:	e7db      	b.n	8009038 <__multiply+0x50>
 8009080:	f8b3 a000 	ldrh.w	sl, [r3]
 8009084:	f1ba 0f00 	cmp.w	sl, #0
 8009088:	d020      	beq.n	80090cc <__multiply+0xe4>
 800908a:	f105 0e14 	add.w	lr, r5, #20
 800908e:	46b1      	mov	r9, r6
 8009090:	2200      	movs	r2, #0
 8009092:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009096:	f8d9 b000 	ldr.w	fp, [r9]
 800909a:	b2a1      	uxth	r1, r4
 800909c:	fa1f fb8b 	uxth.w	fp, fp
 80090a0:	fb0a b101 	mla	r1, sl, r1, fp
 80090a4:	4411      	add	r1, r2
 80090a6:	f8d9 2000 	ldr.w	r2, [r9]
 80090aa:	0c24      	lsrs	r4, r4, #16
 80090ac:	0c12      	lsrs	r2, r2, #16
 80090ae:	fb0a 2404 	mla	r4, sl, r4, r2
 80090b2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80090b6:	b289      	uxth	r1, r1
 80090b8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80090bc:	45f4      	cmp	ip, lr
 80090be:	f849 1b04 	str.w	r1, [r9], #4
 80090c2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80090c6:	d8e4      	bhi.n	8009092 <__multiply+0xaa>
 80090c8:	9901      	ldr	r1, [sp, #4]
 80090ca:	5072      	str	r2, [r6, r1]
 80090cc:	9a03      	ldr	r2, [sp, #12]
 80090ce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80090d2:	3304      	adds	r3, #4
 80090d4:	f1b9 0f00 	cmp.w	r9, #0
 80090d8:	d01f      	beq.n	800911a <__multiply+0x132>
 80090da:	6834      	ldr	r4, [r6, #0]
 80090dc:	f105 0114 	add.w	r1, r5, #20
 80090e0:	46b6      	mov	lr, r6
 80090e2:	f04f 0a00 	mov.w	sl, #0
 80090e6:	880a      	ldrh	r2, [r1, #0]
 80090e8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80090ec:	fb09 b202 	mla	r2, r9, r2, fp
 80090f0:	4492      	add	sl, r2
 80090f2:	b2a4      	uxth	r4, r4
 80090f4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80090f8:	f84e 4b04 	str.w	r4, [lr], #4
 80090fc:	f851 4b04 	ldr.w	r4, [r1], #4
 8009100:	f8be 2000 	ldrh.w	r2, [lr]
 8009104:	0c24      	lsrs	r4, r4, #16
 8009106:	fb09 2404 	mla	r4, r9, r4, r2
 800910a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800910e:	458c      	cmp	ip, r1
 8009110:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009114:	d8e7      	bhi.n	80090e6 <__multiply+0xfe>
 8009116:	9a01      	ldr	r2, [sp, #4]
 8009118:	50b4      	str	r4, [r6, r2]
 800911a:	3604      	adds	r6, #4
 800911c:	e7a3      	b.n	8009066 <__multiply+0x7e>
 800911e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1a5      	bne.n	8009072 <__multiply+0x8a>
 8009126:	3f01      	subs	r7, #1
 8009128:	e7a1      	b.n	800906e <__multiply+0x86>
 800912a:	bf00      	nop
 800912c:	0800a613 	.word	0x0800a613
 8009130:	0800a624 	.word	0x0800a624

08009134 <__pow5mult>:
 8009134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009138:	4615      	mov	r5, r2
 800913a:	f012 0203 	ands.w	r2, r2, #3
 800913e:	4606      	mov	r6, r0
 8009140:	460f      	mov	r7, r1
 8009142:	d007      	beq.n	8009154 <__pow5mult+0x20>
 8009144:	4c25      	ldr	r4, [pc, #148]	; (80091dc <__pow5mult+0xa8>)
 8009146:	3a01      	subs	r2, #1
 8009148:	2300      	movs	r3, #0
 800914a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800914e:	f7ff fe9b 	bl	8008e88 <__multadd>
 8009152:	4607      	mov	r7, r0
 8009154:	10ad      	asrs	r5, r5, #2
 8009156:	d03d      	beq.n	80091d4 <__pow5mult+0xa0>
 8009158:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800915a:	b97c      	cbnz	r4, 800917c <__pow5mult+0x48>
 800915c:	2010      	movs	r0, #16
 800915e:	f7ff fe1b 	bl	8008d98 <malloc>
 8009162:	4602      	mov	r2, r0
 8009164:	6270      	str	r0, [r6, #36]	; 0x24
 8009166:	b928      	cbnz	r0, 8009174 <__pow5mult+0x40>
 8009168:	4b1d      	ldr	r3, [pc, #116]	; (80091e0 <__pow5mult+0xac>)
 800916a:	481e      	ldr	r0, [pc, #120]	; (80091e4 <__pow5mult+0xb0>)
 800916c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009170:	f000 fbcc 	bl	800990c <__assert_func>
 8009174:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009178:	6004      	str	r4, [r0, #0]
 800917a:	60c4      	str	r4, [r0, #12]
 800917c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009180:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009184:	b94c      	cbnz	r4, 800919a <__pow5mult+0x66>
 8009186:	f240 2171 	movw	r1, #625	; 0x271
 800918a:	4630      	mov	r0, r6
 800918c:	f7ff ff16 	bl	8008fbc <__i2b>
 8009190:	2300      	movs	r3, #0
 8009192:	f8c8 0008 	str.w	r0, [r8, #8]
 8009196:	4604      	mov	r4, r0
 8009198:	6003      	str	r3, [r0, #0]
 800919a:	f04f 0900 	mov.w	r9, #0
 800919e:	07eb      	lsls	r3, r5, #31
 80091a0:	d50a      	bpl.n	80091b8 <__pow5mult+0x84>
 80091a2:	4639      	mov	r1, r7
 80091a4:	4622      	mov	r2, r4
 80091a6:	4630      	mov	r0, r6
 80091a8:	f7ff ff1e 	bl	8008fe8 <__multiply>
 80091ac:	4639      	mov	r1, r7
 80091ae:	4680      	mov	r8, r0
 80091b0:	4630      	mov	r0, r6
 80091b2:	f7ff fe47 	bl	8008e44 <_Bfree>
 80091b6:	4647      	mov	r7, r8
 80091b8:	106d      	asrs	r5, r5, #1
 80091ba:	d00b      	beq.n	80091d4 <__pow5mult+0xa0>
 80091bc:	6820      	ldr	r0, [r4, #0]
 80091be:	b938      	cbnz	r0, 80091d0 <__pow5mult+0x9c>
 80091c0:	4622      	mov	r2, r4
 80091c2:	4621      	mov	r1, r4
 80091c4:	4630      	mov	r0, r6
 80091c6:	f7ff ff0f 	bl	8008fe8 <__multiply>
 80091ca:	6020      	str	r0, [r4, #0]
 80091cc:	f8c0 9000 	str.w	r9, [r0]
 80091d0:	4604      	mov	r4, r0
 80091d2:	e7e4      	b.n	800919e <__pow5mult+0x6a>
 80091d4:	4638      	mov	r0, r7
 80091d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091da:	bf00      	nop
 80091dc:	0800a778 	.word	0x0800a778
 80091e0:	0800a59d 	.word	0x0800a59d
 80091e4:	0800a624 	.word	0x0800a624

080091e8 <__lshift>:
 80091e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091ec:	460c      	mov	r4, r1
 80091ee:	6849      	ldr	r1, [r1, #4]
 80091f0:	6923      	ldr	r3, [r4, #16]
 80091f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091f6:	68a3      	ldr	r3, [r4, #8]
 80091f8:	4607      	mov	r7, r0
 80091fa:	4691      	mov	r9, r2
 80091fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009200:	f108 0601 	add.w	r6, r8, #1
 8009204:	42b3      	cmp	r3, r6
 8009206:	db0b      	blt.n	8009220 <__lshift+0x38>
 8009208:	4638      	mov	r0, r7
 800920a:	f7ff fddb 	bl	8008dc4 <_Balloc>
 800920e:	4605      	mov	r5, r0
 8009210:	b948      	cbnz	r0, 8009226 <__lshift+0x3e>
 8009212:	4602      	mov	r2, r0
 8009214:	4b28      	ldr	r3, [pc, #160]	; (80092b8 <__lshift+0xd0>)
 8009216:	4829      	ldr	r0, [pc, #164]	; (80092bc <__lshift+0xd4>)
 8009218:	f240 11d9 	movw	r1, #473	; 0x1d9
 800921c:	f000 fb76 	bl	800990c <__assert_func>
 8009220:	3101      	adds	r1, #1
 8009222:	005b      	lsls	r3, r3, #1
 8009224:	e7ee      	b.n	8009204 <__lshift+0x1c>
 8009226:	2300      	movs	r3, #0
 8009228:	f100 0114 	add.w	r1, r0, #20
 800922c:	f100 0210 	add.w	r2, r0, #16
 8009230:	4618      	mov	r0, r3
 8009232:	4553      	cmp	r3, sl
 8009234:	db33      	blt.n	800929e <__lshift+0xb6>
 8009236:	6920      	ldr	r0, [r4, #16]
 8009238:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800923c:	f104 0314 	add.w	r3, r4, #20
 8009240:	f019 091f 	ands.w	r9, r9, #31
 8009244:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009248:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800924c:	d02b      	beq.n	80092a6 <__lshift+0xbe>
 800924e:	f1c9 0e20 	rsb	lr, r9, #32
 8009252:	468a      	mov	sl, r1
 8009254:	2200      	movs	r2, #0
 8009256:	6818      	ldr	r0, [r3, #0]
 8009258:	fa00 f009 	lsl.w	r0, r0, r9
 800925c:	4302      	orrs	r2, r0
 800925e:	f84a 2b04 	str.w	r2, [sl], #4
 8009262:	f853 2b04 	ldr.w	r2, [r3], #4
 8009266:	459c      	cmp	ip, r3
 8009268:	fa22 f20e 	lsr.w	r2, r2, lr
 800926c:	d8f3      	bhi.n	8009256 <__lshift+0x6e>
 800926e:	ebac 0304 	sub.w	r3, ip, r4
 8009272:	3b15      	subs	r3, #21
 8009274:	f023 0303 	bic.w	r3, r3, #3
 8009278:	3304      	adds	r3, #4
 800927a:	f104 0015 	add.w	r0, r4, #21
 800927e:	4584      	cmp	ip, r0
 8009280:	bf38      	it	cc
 8009282:	2304      	movcc	r3, #4
 8009284:	50ca      	str	r2, [r1, r3]
 8009286:	b10a      	cbz	r2, 800928c <__lshift+0xa4>
 8009288:	f108 0602 	add.w	r6, r8, #2
 800928c:	3e01      	subs	r6, #1
 800928e:	4638      	mov	r0, r7
 8009290:	612e      	str	r6, [r5, #16]
 8009292:	4621      	mov	r1, r4
 8009294:	f7ff fdd6 	bl	8008e44 <_Bfree>
 8009298:	4628      	mov	r0, r5
 800929a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800929e:	f842 0f04 	str.w	r0, [r2, #4]!
 80092a2:	3301      	adds	r3, #1
 80092a4:	e7c5      	b.n	8009232 <__lshift+0x4a>
 80092a6:	3904      	subs	r1, #4
 80092a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80092b0:	459c      	cmp	ip, r3
 80092b2:	d8f9      	bhi.n	80092a8 <__lshift+0xc0>
 80092b4:	e7ea      	b.n	800928c <__lshift+0xa4>
 80092b6:	bf00      	nop
 80092b8:	0800a613 	.word	0x0800a613
 80092bc:	0800a624 	.word	0x0800a624

080092c0 <__mcmp>:
 80092c0:	b530      	push	{r4, r5, lr}
 80092c2:	6902      	ldr	r2, [r0, #16]
 80092c4:	690c      	ldr	r4, [r1, #16]
 80092c6:	1b12      	subs	r2, r2, r4
 80092c8:	d10e      	bne.n	80092e8 <__mcmp+0x28>
 80092ca:	f100 0314 	add.w	r3, r0, #20
 80092ce:	3114      	adds	r1, #20
 80092d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80092d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80092d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80092dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80092e0:	42a5      	cmp	r5, r4
 80092e2:	d003      	beq.n	80092ec <__mcmp+0x2c>
 80092e4:	d305      	bcc.n	80092f2 <__mcmp+0x32>
 80092e6:	2201      	movs	r2, #1
 80092e8:	4610      	mov	r0, r2
 80092ea:	bd30      	pop	{r4, r5, pc}
 80092ec:	4283      	cmp	r3, r0
 80092ee:	d3f3      	bcc.n	80092d8 <__mcmp+0x18>
 80092f0:	e7fa      	b.n	80092e8 <__mcmp+0x28>
 80092f2:	f04f 32ff 	mov.w	r2, #4294967295
 80092f6:	e7f7      	b.n	80092e8 <__mcmp+0x28>

080092f8 <__mdiff>:
 80092f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	460c      	mov	r4, r1
 80092fe:	4606      	mov	r6, r0
 8009300:	4611      	mov	r1, r2
 8009302:	4620      	mov	r0, r4
 8009304:	4617      	mov	r7, r2
 8009306:	f7ff ffdb 	bl	80092c0 <__mcmp>
 800930a:	1e05      	subs	r5, r0, #0
 800930c:	d110      	bne.n	8009330 <__mdiff+0x38>
 800930e:	4629      	mov	r1, r5
 8009310:	4630      	mov	r0, r6
 8009312:	f7ff fd57 	bl	8008dc4 <_Balloc>
 8009316:	b930      	cbnz	r0, 8009326 <__mdiff+0x2e>
 8009318:	4b39      	ldr	r3, [pc, #228]	; (8009400 <__mdiff+0x108>)
 800931a:	4602      	mov	r2, r0
 800931c:	f240 2132 	movw	r1, #562	; 0x232
 8009320:	4838      	ldr	r0, [pc, #224]	; (8009404 <__mdiff+0x10c>)
 8009322:	f000 faf3 	bl	800990c <__assert_func>
 8009326:	2301      	movs	r3, #1
 8009328:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800932c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009330:	bfa4      	itt	ge
 8009332:	463b      	movge	r3, r7
 8009334:	4627      	movge	r7, r4
 8009336:	4630      	mov	r0, r6
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	bfa6      	itte	ge
 800933c:	461c      	movge	r4, r3
 800933e:	2500      	movge	r5, #0
 8009340:	2501      	movlt	r5, #1
 8009342:	f7ff fd3f 	bl	8008dc4 <_Balloc>
 8009346:	b920      	cbnz	r0, 8009352 <__mdiff+0x5a>
 8009348:	4b2d      	ldr	r3, [pc, #180]	; (8009400 <__mdiff+0x108>)
 800934a:	4602      	mov	r2, r0
 800934c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009350:	e7e6      	b.n	8009320 <__mdiff+0x28>
 8009352:	693e      	ldr	r6, [r7, #16]
 8009354:	60c5      	str	r5, [r0, #12]
 8009356:	6925      	ldr	r5, [r4, #16]
 8009358:	f107 0114 	add.w	r1, r7, #20
 800935c:	f104 0914 	add.w	r9, r4, #20
 8009360:	f100 0e14 	add.w	lr, r0, #20
 8009364:	f107 0210 	add.w	r2, r7, #16
 8009368:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800936c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009370:	46f2      	mov	sl, lr
 8009372:	2700      	movs	r7, #0
 8009374:	f859 3b04 	ldr.w	r3, [r9], #4
 8009378:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800937c:	fa1f f883 	uxth.w	r8, r3
 8009380:	fa17 f78b 	uxtah	r7, r7, fp
 8009384:	0c1b      	lsrs	r3, r3, #16
 8009386:	eba7 0808 	sub.w	r8, r7, r8
 800938a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800938e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009392:	fa1f f888 	uxth.w	r8, r8
 8009396:	141f      	asrs	r7, r3, #16
 8009398:	454d      	cmp	r5, r9
 800939a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800939e:	f84a 3b04 	str.w	r3, [sl], #4
 80093a2:	d8e7      	bhi.n	8009374 <__mdiff+0x7c>
 80093a4:	1b2b      	subs	r3, r5, r4
 80093a6:	3b15      	subs	r3, #21
 80093a8:	f023 0303 	bic.w	r3, r3, #3
 80093ac:	3304      	adds	r3, #4
 80093ae:	3415      	adds	r4, #21
 80093b0:	42a5      	cmp	r5, r4
 80093b2:	bf38      	it	cc
 80093b4:	2304      	movcc	r3, #4
 80093b6:	4419      	add	r1, r3
 80093b8:	4473      	add	r3, lr
 80093ba:	469e      	mov	lr, r3
 80093bc:	460d      	mov	r5, r1
 80093be:	4565      	cmp	r5, ip
 80093c0:	d30e      	bcc.n	80093e0 <__mdiff+0xe8>
 80093c2:	f10c 0203 	add.w	r2, ip, #3
 80093c6:	1a52      	subs	r2, r2, r1
 80093c8:	f022 0203 	bic.w	r2, r2, #3
 80093cc:	3903      	subs	r1, #3
 80093ce:	458c      	cmp	ip, r1
 80093d0:	bf38      	it	cc
 80093d2:	2200      	movcc	r2, #0
 80093d4:	441a      	add	r2, r3
 80093d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80093da:	b17b      	cbz	r3, 80093fc <__mdiff+0x104>
 80093dc:	6106      	str	r6, [r0, #16]
 80093de:	e7a5      	b.n	800932c <__mdiff+0x34>
 80093e0:	f855 8b04 	ldr.w	r8, [r5], #4
 80093e4:	fa17 f488 	uxtah	r4, r7, r8
 80093e8:	1422      	asrs	r2, r4, #16
 80093ea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80093ee:	b2a4      	uxth	r4, r4
 80093f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80093f4:	f84e 4b04 	str.w	r4, [lr], #4
 80093f8:	1417      	asrs	r7, r2, #16
 80093fa:	e7e0      	b.n	80093be <__mdiff+0xc6>
 80093fc:	3e01      	subs	r6, #1
 80093fe:	e7ea      	b.n	80093d6 <__mdiff+0xde>
 8009400:	0800a613 	.word	0x0800a613
 8009404:	0800a624 	.word	0x0800a624

08009408 <__d2b>:
 8009408:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800940c:	4689      	mov	r9, r1
 800940e:	2101      	movs	r1, #1
 8009410:	ec57 6b10 	vmov	r6, r7, d0
 8009414:	4690      	mov	r8, r2
 8009416:	f7ff fcd5 	bl	8008dc4 <_Balloc>
 800941a:	4604      	mov	r4, r0
 800941c:	b930      	cbnz	r0, 800942c <__d2b+0x24>
 800941e:	4602      	mov	r2, r0
 8009420:	4b25      	ldr	r3, [pc, #148]	; (80094b8 <__d2b+0xb0>)
 8009422:	4826      	ldr	r0, [pc, #152]	; (80094bc <__d2b+0xb4>)
 8009424:	f240 310a 	movw	r1, #778	; 0x30a
 8009428:	f000 fa70 	bl	800990c <__assert_func>
 800942c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009430:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009434:	bb35      	cbnz	r5, 8009484 <__d2b+0x7c>
 8009436:	2e00      	cmp	r6, #0
 8009438:	9301      	str	r3, [sp, #4]
 800943a:	d028      	beq.n	800948e <__d2b+0x86>
 800943c:	4668      	mov	r0, sp
 800943e:	9600      	str	r6, [sp, #0]
 8009440:	f7ff fd8c 	bl	8008f5c <__lo0bits>
 8009444:	9900      	ldr	r1, [sp, #0]
 8009446:	b300      	cbz	r0, 800948a <__d2b+0x82>
 8009448:	9a01      	ldr	r2, [sp, #4]
 800944a:	f1c0 0320 	rsb	r3, r0, #32
 800944e:	fa02 f303 	lsl.w	r3, r2, r3
 8009452:	430b      	orrs	r3, r1
 8009454:	40c2      	lsrs	r2, r0
 8009456:	6163      	str	r3, [r4, #20]
 8009458:	9201      	str	r2, [sp, #4]
 800945a:	9b01      	ldr	r3, [sp, #4]
 800945c:	61a3      	str	r3, [r4, #24]
 800945e:	2b00      	cmp	r3, #0
 8009460:	bf14      	ite	ne
 8009462:	2202      	movne	r2, #2
 8009464:	2201      	moveq	r2, #1
 8009466:	6122      	str	r2, [r4, #16]
 8009468:	b1d5      	cbz	r5, 80094a0 <__d2b+0x98>
 800946a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800946e:	4405      	add	r5, r0
 8009470:	f8c9 5000 	str.w	r5, [r9]
 8009474:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009478:	f8c8 0000 	str.w	r0, [r8]
 800947c:	4620      	mov	r0, r4
 800947e:	b003      	add	sp, #12
 8009480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009484:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009488:	e7d5      	b.n	8009436 <__d2b+0x2e>
 800948a:	6161      	str	r1, [r4, #20]
 800948c:	e7e5      	b.n	800945a <__d2b+0x52>
 800948e:	a801      	add	r0, sp, #4
 8009490:	f7ff fd64 	bl	8008f5c <__lo0bits>
 8009494:	9b01      	ldr	r3, [sp, #4]
 8009496:	6163      	str	r3, [r4, #20]
 8009498:	2201      	movs	r2, #1
 800949a:	6122      	str	r2, [r4, #16]
 800949c:	3020      	adds	r0, #32
 800949e:	e7e3      	b.n	8009468 <__d2b+0x60>
 80094a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094a8:	f8c9 0000 	str.w	r0, [r9]
 80094ac:	6918      	ldr	r0, [r3, #16]
 80094ae:	f7ff fd35 	bl	8008f1c <__hi0bits>
 80094b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094b6:	e7df      	b.n	8009478 <__d2b+0x70>
 80094b8:	0800a613 	.word	0x0800a613
 80094bc:	0800a624 	.word	0x0800a624

080094c0 <_calloc_r>:
 80094c0:	b513      	push	{r0, r1, r4, lr}
 80094c2:	434a      	muls	r2, r1
 80094c4:	4611      	mov	r1, r2
 80094c6:	9201      	str	r2, [sp, #4]
 80094c8:	f000 f85a 	bl	8009580 <_malloc_r>
 80094cc:	4604      	mov	r4, r0
 80094ce:	b118      	cbz	r0, 80094d8 <_calloc_r+0x18>
 80094d0:	9a01      	ldr	r2, [sp, #4]
 80094d2:	2100      	movs	r1, #0
 80094d4:	f7fe f942 	bl	800775c <memset>
 80094d8:	4620      	mov	r0, r4
 80094da:	b002      	add	sp, #8
 80094dc:	bd10      	pop	{r4, pc}
	...

080094e0 <_free_r>:
 80094e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094e2:	2900      	cmp	r1, #0
 80094e4:	d048      	beq.n	8009578 <_free_r+0x98>
 80094e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ea:	9001      	str	r0, [sp, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f1a1 0404 	sub.w	r4, r1, #4
 80094f2:	bfb8      	it	lt
 80094f4:	18e4      	addlt	r4, r4, r3
 80094f6:	f000 fa65 	bl	80099c4 <__malloc_lock>
 80094fa:	4a20      	ldr	r2, [pc, #128]	; (800957c <_free_r+0x9c>)
 80094fc:	9801      	ldr	r0, [sp, #4]
 80094fe:	6813      	ldr	r3, [r2, #0]
 8009500:	4615      	mov	r5, r2
 8009502:	b933      	cbnz	r3, 8009512 <_free_r+0x32>
 8009504:	6063      	str	r3, [r4, #4]
 8009506:	6014      	str	r4, [r2, #0]
 8009508:	b003      	add	sp, #12
 800950a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800950e:	f000 ba5f 	b.w	80099d0 <__malloc_unlock>
 8009512:	42a3      	cmp	r3, r4
 8009514:	d90b      	bls.n	800952e <_free_r+0x4e>
 8009516:	6821      	ldr	r1, [r4, #0]
 8009518:	1862      	adds	r2, r4, r1
 800951a:	4293      	cmp	r3, r2
 800951c:	bf04      	itt	eq
 800951e:	681a      	ldreq	r2, [r3, #0]
 8009520:	685b      	ldreq	r3, [r3, #4]
 8009522:	6063      	str	r3, [r4, #4]
 8009524:	bf04      	itt	eq
 8009526:	1852      	addeq	r2, r2, r1
 8009528:	6022      	streq	r2, [r4, #0]
 800952a:	602c      	str	r4, [r5, #0]
 800952c:	e7ec      	b.n	8009508 <_free_r+0x28>
 800952e:	461a      	mov	r2, r3
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	b10b      	cbz	r3, 8009538 <_free_r+0x58>
 8009534:	42a3      	cmp	r3, r4
 8009536:	d9fa      	bls.n	800952e <_free_r+0x4e>
 8009538:	6811      	ldr	r1, [r2, #0]
 800953a:	1855      	adds	r5, r2, r1
 800953c:	42a5      	cmp	r5, r4
 800953e:	d10b      	bne.n	8009558 <_free_r+0x78>
 8009540:	6824      	ldr	r4, [r4, #0]
 8009542:	4421      	add	r1, r4
 8009544:	1854      	adds	r4, r2, r1
 8009546:	42a3      	cmp	r3, r4
 8009548:	6011      	str	r1, [r2, #0]
 800954a:	d1dd      	bne.n	8009508 <_free_r+0x28>
 800954c:	681c      	ldr	r4, [r3, #0]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	6053      	str	r3, [r2, #4]
 8009552:	4421      	add	r1, r4
 8009554:	6011      	str	r1, [r2, #0]
 8009556:	e7d7      	b.n	8009508 <_free_r+0x28>
 8009558:	d902      	bls.n	8009560 <_free_r+0x80>
 800955a:	230c      	movs	r3, #12
 800955c:	6003      	str	r3, [r0, #0]
 800955e:	e7d3      	b.n	8009508 <_free_r+0x28>
 8009560:	6825      	ldr	r5, [r4, #0]
 8009562:	1961      	adds	r1, r4, r5
 8009564:	428b      	cmp	r3, r1
 8009566:	bf04      	itt	eq
 8009568:	6819      	ldreq	r1, [r3, #0]
 800956a:	685b      	ldreq	r3, [r3, #4]
 800956c:	6063      	str	r3, [r4, #4]
 800956e:	bf04      	itt	eq
 8009570:	1949      	addeq	r1, r1, r5
 8009572:	6021      	streq	r1, [r4, #0]
 8009574:	6054      	str	r4, [r2, #4]
 8009576:	e7c7      	b.n	8009508 <_free_r+0x28>
 8009578:	b003      	add	sp, #12
 800957a:	bd30      	pop	{r4, r5, pc}
 800957c:	20000310 	.word	0x20000310

08009580 <_malloc_r>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	1ccd      	adds	r5, r1, #3
 8009584:	f025 0503 	bic.w	r5, r5, #3
 8009588:	3508      	adds	r5, #8
 800958a:	2d0c      	cmp	r5, #12
 800958c:	bf38      	it	cc
 800958e:	250c      	movcc	r5, #12
 8009590:	2d00      	cmp	r5, #0
 8009592:	4606      	mov	r6, r0
 8009594:	db01      	blt.n	800959a <_malloc_r+0x1a>
 8009596:	42a9      	cmp	r1, r5
 8009598:	d903      	bls.n	80095a2 <_malloc_r+0x22>
 800959a:	230c      	movs	r3, #12
 800959c:	6033      	str	r3, [r6, #0]
 800959e:	2000      	movs	r0, #0
 80095a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095a2:	f000 fa0f 	bl	80099c4 <__malloc_lock>
 80095a6:	4921      	ldr	r1, [pc, #132]	; (800962c <_malloc_r+0xac>)
 80095a8:	680a      	ldr	r2, [r1, #0]
 80095aa:	4614      	mov	r4, r2
 80095ac:	b99c      	cbnz	r4, 80095d6 <_malloc_r+0x56>
 80095ae:	4f20      	ldr	r7, [pc, #128]	; (8009630 <_malloc_r+0xb0>)
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	b923      	cbnz	r3, 80095be <_malloc_r+0x3e>
 80095b4:	4621      	mov	r1, r4
 80095b6:	4630      	mov	r0, r6
 80095b8:	f000 f998 	bl	80098ec <_sbrk_r>
 80095bc:	6038      	str	r0, [r7, #0]
 80095be:	4629      	mov	r1, r5
 80095c0:	4630      	mov	r0, r6
 80095c2:	f000 f993 	bl	80098ec <_sbrk_r>
 80095c6:	1c43      	adds	r3, r0, #1
 80095c8:	d123      	bne.n	8009612 <_malloc_r+0x92>
 80095ca:	230c      	movs	r3, #12
 80095cc:	6033      	str	r3, [r6, #0]
 80095ce:	4630      	mov	r0, r6
 80095d0:	f000 f9fe 	bl	80099d0 <__malloc_unlock>
 80095d4:	e7e3      	b.n	800959e <_malloc_r+0x1e>
 80095d6:	6823      	ldr	r3, [r4, #0]
 80095d8:	1b5b      	subs	r3, r3, r5
 80095da:	d417      	bmi.n	800960c <_malloc_r+0x8c>
 80095dc:	2b0b      	cmp	r3, #11
 80095de:	d903      	bls.n	80095e8 <_malloc_r+0x68>
 80095e0:	6023      	str	r3, [r4, #0]
 80095e2:	441c      	add	r4, r3
 80095e4:	6025      	str	r5, [r4, #0]
 80095e6:	e004      	b.n	80095f2 <_malloc_r+0x72>
 80095e8:	6863      	ldr	r3, [r4, #4]
 80095ea:	42a2      	cmp	r2, r4
 80095ec:	bf0c      	ite	eq
 80095ee:	600b      	streq	r3, [r1, #0]
 80095f0:	6053      	strne	r3, [r2, #4]
 80095f2:	4630      	mov	r0, r6
 80095f4:	f000 f9ec 	bl	80099d0 <__malloc_unlock>
 80095f8:	f104 000b 	add.w	r0, r4, #11
 80095fc:	1d23      	adds	r3, r4, #4
 80095fe:	f020 0007 	bic.w	r0, r0, #7
 8009602:	1ac2      	subs	r2, r0, r3
 8009604:	d0cc      	beq.n	80095a0 <_malloc_r+0x20>
 8009606:	1a1b      	subs	r3, r3, r0
 8009608:	50a3      	str	r3, [r4, r2]
 800960a:	e7c9      	b.n	80095a0 <_malloc_r+0x20>
 800960c:	4622      	mov	r2, r4
 800960e:	6864      	ldr	r4, [r4, #4]
 8009610:	e7cc      	b.n	80095ac <_malloc_r+0x2c>
 8009612:	1cc4      	adds	r4, r0, #3
 8009614:	f024 0403 	bic.w	r4, r4, #3
 8009618:	42a0      	cmp	r0, r4
 800961a:	d0e3      	beq.n	80095e4 <_malloc_r+0x64>
 800961c:	1a21      	subs	r1, r4, r0
 800961e:	4630      	mov	r0, r6
 8009620:	f000 f964 	bl	80098ec <_sbrk_r>
 8009624:	3001      	adds	r0, #1
 8009626:	d1dd      	bne.n	80095e4 <_malloc_r+0x64>
 8009628:	e7cf      	b.n	80095ca <_malloc_r+0x4a>
 800962a:	bf00      	nop
 800962c:	20000310 	.word	0x20000310
 8009630:	20000314 	.word	0x20000314

08009634 <__ssputs_r>:
 8009634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009638:	688e      	ldr	r6, [r1, #8]
 800963a:	429e      	cmp	r6, r3
 800963c:	4682      	mov	sl, r0
 800963e:	460c      	mov	r4, r1
 8009640:	4690      	mov	r8, r2
 8009642:	461f      	mov	r7, r3
 8009644:	d838      	bhi.n	80096b8 <__ssputs_r+0x84>
 8009646:	898a      	ldrh	r2, [r1, #12]
 8009648:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800964c:	d032      	beq.n	80096b4 <__ssputs_r+0x80>
 800964e:	6825      	ldr	r5, [r4, #0]
 8009650:	6909      	ldr	r1, [r1, #16]
 8009652:	eba5 0901 	sub.w	r9, r5, r1
 8009656:	6965      	ldr	r5, [r4, #20]
 8009658:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800965c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009660:	3301      	adds	r3, #1
 8009662:	444b      	add	r3, r9
 8009664:	106d      	asrs	r5, r5, #1
 8009666:	429d      	cmp	r5, r3
 8009668:	bf38      	it	cc
 800966a:	461d      	movcc	r5, r3
 800966c:	0553      	lsls	r3, r2, #21
 800966e:	d531      	bpl.n	80096d4 <__ssputs_r+0xa0>
 8009670:	4629      	mov	r1, r5
 8009672:	f7ff ff85 	bl	8009580 <_malloc_r>
 8009676:	4606      	mov	r6, r0
 8009678:	b950      	cbnz	r0, 8009690 <__ssputs_r+0x5c>
 800967a:	230c      	movs	r3, #12
 800967c:	f8ca 3000 	str.w	r3, [sl]
 8009680:	89a3      	ldrh	r3, [r4, #12]
 8009682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009686:	81a3      	strh	r3, [r4, #12]
 8009688:	f04f 30ff 	mov.w	r0, #4294967295
 800968c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009690:	6921      	ldr	r1, [r4, #16]
 8009692:	464a      	mov	r2, r9
 8009694:	f7ff fb88 	bl	8008da8 <memcpy>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800969e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096a2:	81a3      	strh	r3, [r4, #12]
 80096a4:	6126      	str	r6, [r4, #16]
 80096a6:	6165      	str	r5, [r4, #20]
 80096a8:	444e      	add	r6, r9
 80096aa:	eba5 0509 	sub.w	r5, r5, r9
 80096ae:	6026      	str	r6, [r4, #0]
 80096b0:	60a5      	str	r5, [r4, #8]
 80096b2:	463e      	mov	r6, r7
 80096b4:	42be      	cmp	r6, r7
 80096b6:	d900      	bls.n	80096ba <__ssputs_r+0x86>
 80096b8:	463e      	mov	r6, r7
 80096ba:	4632      	mov	r2, r6
 80096bc:	6820      	ldr	r0, [r4, #0]
 80096be:	4641      	mov	r1, r8
 80096c0:	f000 f966 	bl	8009990 <memmove>
 80096c4:	68a3      	ldr	r3, [r4, #8]
 80096c6:	6822      	ldr	r2, [r4, #0]
 80096c8:	1b9b      	subs	r3, r3, r6
 80096ca:	4432      	add	r2, r6
 80096cc:	60a3      	str	r3, [r4, #8]
 80096ce:	6022      	str	r2, [r4, #0]
 80096d0:	2000      	movs	r0, #0
 80096d2:	e7db      	b.n	800968c <__ssputs_r+0x58>
 80096d4:	462a      	mov	r2, r5
 80096d6:	f000 f981 	bl	80099dc <_realloc_r>
 80096da:	4606      	mov	r6, r0
 80096dc:	2800      	cmp	r0, #0
 80096de:	d1e1      	bne.n	80096a4 <__ssputs_r+0x70>
 80096e0:	6921      	ldr	r1, [r4, #16]
 80096e2:	4650      	mov	r0, sl
 80096e4:	f7ff fefc 	bl	80094e0 <_free_r>
 80096e8:	e7c7      	b.n	800967a <__ssputs_r+0x46>
	...

080096ec <_svfiprintf_r>:
 80096ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f0:	4698      	mov	r8, r3
 80096f2:	898b      	ldrh	r3, [r1, #12]
 80096f4:	061b      	lsls	r3, r3, #24
 80096f6:	b09d      	sub	sp, #116	; 0x74
 80096f8:	4607      	mov	r7, r0
 80096fa:	460d      	mov	r5, r1
 80096fc:	4614      	mov	r4, r2
 80096fe:	d50e      	bpl.n	800971e <_svfiprintf_r+0x32>
 8009700:	690b      	ldr	r3, [r1, #16]
 8009702:	b963      	cbnz	r3, 800971e <_svfiprintf_r+0x32>
 8009704:	2140      	movs	r1, #64	; 0x40
 8009706:	f7ff ff3b 	bl	8009580 <_malloc_r>
 800970a:	6028      	str	r0, [r5, #0]
 800970c:	6128      	str	r0, [r5, #16]
 800970e:	b920      	cbnz	r0, 800971a <_svfiprintf_r+0x2e>
 8009710:	230c      	movs	r3, #12
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	f04f 30ff 	mov.w	r0, #4294967295
 8009718:	e0d1      	b.n	80098be <_svfiprintf_r+0x1d2>
 800971a:	2340      	movs	r3, #64	; 0x40
 800971c:	616b      	str	r3, [r5, #20]
 800971e:	2300      	movs	r3, #0
 8009720:	9309      	str	r3, [sp, #36]	; 0x24
 8009722:	2320      	movs	r3, #32
 8009724:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009728:	f8cd 800c 	str.w	r8, [sp, #12]
 800972c:	2330      	movs	r3, #48	; 0x30
 800972e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80098d8 <_svfiprintf_r+0x1ec>
 8009732:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009736:	f04f 0901 	mov.w	r9, #1
 800973a:	4623      	mov	r3, r4
 800973c:	469a      	mov	sl, r3
 800973e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009742:	b10a      	cbz	r2, 8009748 <_svfiprintf_r+0x5c>
 8009744:	2a25      	cmp	r2, #37	; 0x25
 8009746:	d1f9      	bne.n	800973c <_svfiprintf_r+0x50>
 8009748:	ebba 0b04 	subs.w	fp, sl, r4
 800974c:	d00b      	beq.n	8009766 <_svfiprintf_r+0x7a>
 800974e:	465b      	mov	r3, fp
 8009750:	4622      	mov	r2, r4
 8009752:	4629      	mov	r1, r5
 8009754:	4638      	mov	r0, r7
 8009756:	f7ff ff6d 	bl	8009634 <__ssputs_r>
 800975a:	3001      	adds	r0, #1
 800975c:	f000 80aa 	beq.w	80098b4 <_svfiprintf_r+0x1c8>
 8009760:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009762:	445a      	add	r2, fp
 8009764:	9209      	str	r2, [sp, #36]	; 0x24
 8009766:	f89a 3000 	ldrb.w	r3, [sl]
 800976a:	2b00      	cmp	r3, #0
 800976c:	f000 80a2 	beq.w	80098b4 <_svfiprintf_r+0x1c8>
 8009770:	2300      	movs	r3, #0
 8009772:	f04f 32ff 	mov.w	r2, #4294967295
 8009776:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800977a:	f10a 0a01 	add.w	sl, sl, #1
 800977e:	9304      	str	r3, [sp, #16]
 8009780:	9307      	str	r3, [sp, #28]
 8009782:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009786:	931a      	str	r3, [sp, #104]	; 0x68
 8009788:	4654      	mov	r4, sl
 800978a:	2205      	movs	r2, #5
 800978c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009790:	4851      	ldr	r0, [pc, #324]	; (80098d8 <_svfiprintf_r+0x1ec>)
 8009792:	f7f6 fd25 	bl	80001e0 <memchr>
 8009796:	9a04      	ldr	r2, [sp, #16]
 8009798:	b9d8      	cbnz	r0, 80097d2 <_svfiprintf_r+0xe6>
 800979a:	06d0      	lsls	r0, r2, #27
 800979c:	bf44      	itt	mi
 800979e:	2320      	movmi	r3, #32
 80097a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097a4:	0711      	lsls	r1, r2, #28
 80097a6:	bf44      	itt	mi
 80097a8:	232b      	movmi	r3, #43	; 0x2b
 80097aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097ae:	f89a 3000 	ldrb.w	r3, [sl]
 80097b2:	2b2a      	cmp	r3, #42	; 0x2a
 80097b4:	d015      	beq.n	80097e2 <_svfiprintf_r+0xf6>
 80097b6:	9a07      	ldr	r2, [sp, #28]
 80097b8:	4654      	mov	r4, sl
 80097ba:	2000      	movs	r0, #0
 80097bc:	f04f 0c0a 	mov.w	ip, #10
 80097c0:	4621      	mov	r1, r4
 80097c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097c6:	3b30      	subs	r3, #48	; 0x30
 80097c8:	2b09      	cmp	r3, #9
 80097ca:	d94e      	bls.n	800986a <_svfiprintf_r+0x17e>
 80097cc:	b1b0      	cbz	r0, 80097fc <_svfiprintf_r+0x110>
 80097ce:	9207      	str	r2, [sp, #28]
 80097d0:	e014      	b.n	80097fc <_svfiprintf_r+0x110>
 80097d2:	eba0 0308 	sub.w	r3, r0, r8
 80097d6:	fa09 f303 	lsl.w	r3, r9, r3
 80097da:	4313      	orrs	r3, r2
 80097dc:	9304      	str	r3, [sp, #16]
 80097de:	46a2      	mov	sl, r4
 80097e0:	e7d2      	b.n	8009788 <_svfiprintf_r+0x9c>
 80097e2:	9b03      	ldr	r3, [sp, #12]
 80097e4:	1d19      	adds	r1, r3, #4
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	9103      	str	r1, [sp, #12]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	bfbb      	ittet	lt
 80097ee:	425b      	neglt	r3, r3
 80097f0:	f042 0202 	orrlt.w	r2, r2, #2
 80097f4:	9307      	strge	r3, [sp, #28]
 80097f6:	9307      	strlt	r3, [sp, #28]
 80097f8:	bfb8      	it	lt
 80097fa:	9204      	strlt	r2, [sp, #16]
 80097fc:	7823      	ldrb	r3, [r4, #0]
 80097fe:	2b2e      	cmp	r3, #46	; 0x2e
 8009800:	d10c      	bne.n	800981c <_svfiprintf_r+0x130>
 8009802:	7863      	ldrb	r3, [r4, #1]
 8009804:	2b2a      	cmp	r3, #42	; 0x2a
 8009806:	d135      	bne.n	8009874 <_svfiprintf_r+0x188>
 8009808:	9b03      	ldr	r3, [sp, #12]
 800980a:	1d1a      	adds	r2, r3, #4
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	9203      	str	r2, [sp, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	bfb8      	it	lt
 8009814:	f04f 33ff 	movlt.w	r3, #4294967295
 8009818:	3402      	adds	r4, #2
 800981a:	9305      	str	r3, [sp, #20]
 800981c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80098e8 <_svfiprintf_r+0x1fc>
 8009820:	7821      	ldrb	r1, [r4, #0]
 8009822:	2203      	movs	r2, #3
 8009824:	4650      	mov	r0, sl
 8009826:	f7f6 fcdb 	bl	80001e0 <memchr>
 800982a:	b140      	cbz	r0, 800983e <_svfiprintf_r+0x152>
 800982c:	2340      	movs	r3, #64	; 0x40
 800982e:	eba0 000a 	sub.w	r0, r0, sl
 8009832:	fa03 f000 	lsl.w	r0, r3, r0
 8009836:	9b04      	ldr	r3, [sp, #16]
 8009838:	4303      	orrs	r3, r0
 800983a:	3401      	adds	r4, #1
 800983c:	9304      	str	r3, [sp, #16]
 800983e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009842:	4826      	ldr	r0, [pc, #152]	; (80098dc <_svfiprintf_r+0x1f0>)
 8009844:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009848:	2206      	movs	r2, #6
 800984a:	f7f6 fcc9 	bl	80001e0 <memchr>
 800984e:	2800      	cmp	r0, #0
 8009850:	d038      	beq.n	80098c4 <_svfiprintf_r+0x1d8>
 8009852:	4b23      	ldr	r3, [pc, #140]	; (80098e0 <_svfiprintf_r+0x1f4>)
 8009854:	bb1b      	cbnz	r3, 800989e <_svfiprintf_r+0x1b2>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	3307      	adds	r3, #7
 800985a:	f023 0307 	bic.w	r3, r3, #7
 800985e:	3308      	adds	r3, #8
 8009860:	9303      	str	r3, [sp, #12]
 8009862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009864:	4433      	add	r3, r6
 8009866:	9309      	str	r3, [sp, #36]	; 0x24
 8009868:	e767      	b.n	800973a <_svfiprintf_r+0x4e>
 800986a:	fb0c 3202 	mla	r2, ip, r2, r3
 800986e:	460c      	mov	r4, r1
 8009870:	2001      	movs	r0, #1
 8009872:	e7a5      	b.n	80097c0 <_svfiprintf_r+0xd4>
 8009874:	2300      	movs	r3, #0
 8009876:	3401      	adds	r4, #1
 8009878:	9305      	str	r3, [sp, #20]
 800987a:	4619      	mov	r1, r3
 800987c:	f04f 0c0a 	mov.w	ip, #10
 8009880:	4620      	mov	r0, r4
 8009882:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009886:	3a30      	subs	r2, #48	; 0x30
 8009888:	2a09      	cmp	r2, #9
 800988a:	d903      	bls.n	8009894 <_svfiprintf_r+0x1a8>
 800988c:	2b00      	cmp	r3, #0
 800988e:	d0c5      	beq.n	800981c <_svfiprintf_r+0x130>
 8009890:	9105      	str	r1, [sp, #20]
 8009892:	e7c3      	b.n	800981c <_svfiprintf_r+0x130>
 8009894:	fb0c 2101 	mla	r1, ip, r1, r2
 8009898:	4604      	mov	r4, r0
 800989a:	2301      	movs	r3, #1
 800989c:	e7f0      	b.n	8009880 <_svfiprintf_r+0x194>
 800989e:	ab03      	add	r3, sp, #12
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	462a      	mov	r2, r5
 80098a4:	4b0f      	ldr	r3, [pc, #60]	; (80098e4 <_svfiprintf_r+0x1f8>)
 80098a6:	a904      	add	r1, sp, #16
 80098a8:	4638      	mov	r0, r7
 80098aa:	f7fd ffff 	bl	80078ac <_printf_float>
 80098ae:	1c42      	adds	r2, r0, #1
 80098b0:	4606      	mov	r6, r0
 80098b2:	d1d6      	bne.n	8009862 <_svfiprintf_r+0x176>
 80098b4:	89ab      	ldrh	r3, [r5, #12]
 80098b6:	065b      	lsls	r3, r3, #25
 80098b8:	f53f af2c 	bmi.w	8009714 <_svfiprintf_r+0x28>
 80098bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098be:	b01d      	add	sp, #116	; 0x74
 80098c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c4:	ab03      	add	r3, sp, #12
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	462a      	mov	r2, r5
 80098ca:	4b06      	ldr	r3, [pc, #24]	; (80098e4 <_svfiprintf_r+0x1f8>)
 80098cc:	a904      	add	r1, sp, #16
 80098ce:	4638      	mov	r0, r7
 80098d0:	f7fe fa90 	bl	8007df4 <_printf_i>
 80098d4:	e7eb      	b.n	80098ae <_svfiprintf_r+0x1c2>
 80098d6:	bf00      	nop
 80098d8:	0800a784 	.word	0x0800a784
 80098dc:	0800a78e 	.word	0x0800a78e
 80098e0:	080078ad 	.word	0x080078ad
 80098e4:	08009635 	.word	0x08009635
 80098e8:	0800a78a 	.word	0x0800a78a

080098ec <_sbrk_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	4d06      	ldr	r5, [pc, #24]	; (8009908 <_sbrk_r+0x1c>)
 80098f0:	2300      	movs	r3, #0
 80098f2:	4604      	mov	r4, r0
 80098f4:	4608      	mov	r0, r1
 80098f6:	602b      	str	r3, [r5, #0]
 80098f8:	f7f8 fabc 	bl	8001e74 <_sbrk>
 80098fc:	1c43      	adds	r3, r0, #1
 80098fe:	d102      	bne.n	8009906 <_sbrk_r+0x1a>
 8009900:	682b      	ldr	r3, [r5, #0]
 8009902:	b103      	cbz	r3, 8009906 <_sbrk_r+0x1a>
 8009904:	6023      	str	r3, [r4, #0]
 8009906:	bd38      	pop	{r3, r4, r5, pc}
 8009908:	20000688 	.word	0x20000688

0800990c <__assert_func>:
 800990c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800990e:	4614      	mov	r4, r2
 8009910:	461a      	mov	r2, r3
 8009912:	4b09      	ldr	r3, [pc, #36]	; (8009938 <__assert_func+0x2c>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4605      	mov	r5, r0
 8009918:	68d8      	ldr	r0, [r3, #12]
 800991a:	b14c      	cbz	r4, 8009930 <__assert_func+0x24>
 800991c:	4b07      	ldr	r3, [pc, #28]	; (800993c <__assert_func+0x30>)
 800991e:	9100      	str	r1, [sp, #0]
 8009920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009924:	4906      	ldr	r1, [pc, #24]	; (8009940 <__assert_func+0x34>)
 8009926:	462b      	mov	r3, r5
 8009928:	f000 f80e 	bl	8009948 <fiprintf>
 800992c:	f000 faa4 	bl	8009e78 <abort>
 8009930:	4b04      	ldr	r3, [pc, #16]	; (8009944 <__assert_func+0x38>)
 8009932:	461c      	mov	r4, r3
 8009934:	e7f3      	b.n	800991e <__assert_func+0x12>
 8009936:	bf00      	nop
 8009938:	20000010 	.word	0x20000010
 800993c:	0800a795 	.word	0x0800a795
 8009940:	0800a7a2 	.word	0x0800a7a2
 8009944:	0800a7d0 	.word	0x0800a7d0

08009948 <fiprintf>:
 8009948:	b40e      	push	{r1, r2, r3}
 800994a:	b503      	push	{r0, r1, lr}
 800994c:	4601      	mov	r1, r0
 800994e:	ab03      	add	r3, sp, #12
 8009950:	4805      	ldr	r0, [pc, #20]	; (8009968 <fiprintf+0x20>)
 8009952:	f853 2b04 	ldr.w	r2, [r3], #4
 8009956:	6800      	ldr	r0, [r0, #0]
 8009958:	9301      	str	r3, [sp, #4]
 800995a:	f000 f88f 	bl	8009a7c <_vfiprintf_r>
 800995e:	b002      	add	sp, #8
 8009960:	f85d eb04 	ldr.w	lr, [sp], #4
 8009964:	b003      	add	sp, #12
 8009966:	4770      	bx	lr
 8009968:	20000010 	.word	0x20000010

0800996c <__ascii_mbtowc>:
 800996c:	b082      	sub	sp, #8
 800996e:	b901      	cbnz	r1, 8009972 <__ascii_mbtowc+0x6>
 8009970:	a901      	add	r1, sp, #4
 8009972:	b142      	cbz	r2, 8009986 <__ascii_mbtowc+0x1a>
 8009974:	b14b      	cbz	r3, 800998a <__ascii_mbtowc+0x1e>
 8009976:	7813      	ldrb	r3, [r2, #0]
 8009978:	600b      	str	r3, [r1, #0]
 800997a:	7812      	ldrb	r2, [r2, #0]
 800997c:	1e10      	subs	r0, r2, #0
 800997e:	bf18      	it	ne
 8009980:	2001      	movne	r0, #1
 8009982:	b002      	add	sp, #8
 8009984:	4770      	bx	lr
 8009986:	4610      	mov	r0, r2
 8009988:	e7fb      	b.n	8009982 <__ascii_mbtowc+0x16>
 800998a:	f06f 0001 	mvn.w	r0, #1
 800998e:	e7f8      	b.n	8009982 <__ascii_mbtowc+0x16>

08009990 <memmove>:
 8009990:	4288      	cmp	r0, r1
 8009992:	b510      	push	{r4, lr}
 8009994:	eb01 0402 	add.w	r4, r1, r2
 8009998:	d902      	bls.n	80099a0 <memmove+0x10>
 800999a:	4284      	cmp	r4, r0
 800999c:	4623      	mov	r3, r4
 800999e:	d807      	bhi.n	80099b0 <memmove+0x20>
 80099a0:	1e43      	subs	r3, r0, #1
 80099a2:	42a1      	cmp	r1, r4
 80099a4:	d008      	beq.n	80099b8 <memmove+0x28>
 80099a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099ae:	e7f8      	b.n	80099a2 <memmove+0x12>
 80099b0:	4402      	add	r2, r0
 80099b2:	4601      	mov	r1, r0
 80099b4:	428a      	cmp	r2, r1
 80099b6:	d100      	bne.n	80099ba <memmove+0x2a>
 80099b8:	bd10      	pop	{r4, pc}
 80099ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099c2:	e7f7      	b.n	80099b4 <memmove+0x24>

080099c4 <__malloc_lock>:
 80099c4:	4801      	ldr	r0, [pc, #4]	; (80099cc <__malloc_lock+0x8>)
 80099c6:	f000 bc17 	b.w	800a1f8 <__retarget_lock_acquire_recursive>
 80099ca:	bf00      	nop
 80099cc:	20000690 	.word	0x20000690

080099d0 <__malloc_unlock>:
 80099d0:	4801      	ldr	r0, [pc, #4]	; (80099d8 <__malloc_unlock+0x8>)
 80099d2:	f000 bc12 	b.w	800a1fa <__retarget_lock_release_recursive>
 80099d6:	bf00      	nop
 80099d8:	20000690 	.word	0x20000690

080099dc <_realloc_r>:
 80099dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099de:	4607      	mov	r7, r0
 80099e0:	4614      	mov	r4, r2
 80099e2:	460e      	mov	r6, r1
 80099e4:	b921      	cbnz	r1, 80099f0 <_realloc_r+0x14>
 80099e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099ea:	4611      	mov	r1, r2
 80099ec:	f7ff bdc8 	b.w	8009580 <_malloc_r>
 80099f0:	b922      	cbnz	r2, 80099fc <_realloc_r+0x20>
 80099f2:	f7ff fd75 	bl	80094e0 <_free_r>
 80099f6:	4625      	mov	r5, r4
 80099f8:	4628      	mov	r0, r5
 80099fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099fc:	f000 fc62 	bl	800a2c4 <_malloc_usable_size_r>
 8009a00:	42a0      	cmp	r0, r4
 8009a02:	d20f      	bcs.n	8009a24 <_realloc_r+0x48>
 8009a04:	4621      	mov	r1, r4
 8009a06:	4638      	mov	r0, r7
 8009a08:	f7ff fdba 	bl	8009580 <_malloc_r>
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d0f2      	beq.n	80099f8 <_realloc_r+0x1c>
 8009a12:	4631      	mov	r1, r6
 8009a14:	4622      	mov	r2, r4
 8009a16:	f7ff f9c7 	bl	8008da8 <memcpy>
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	4638      	mov	r0, r7
 8009a1e:	f7ff fd5f 	bl	80094e0 <_free_r>
 8009a22:	e7e9      	b.n	80099f8 <_realloc_r+0x1c>
 8009a24:	4635      	mov	r5, r6
 8009a26:	e7e7      	b.n	80099f8 <_realloc_r+0x1c>

08009a28 <__sfputc_r>:
 8009a28:	6893      	ldr	r3, [r2, #8]
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	b410      	push	{r4}
 8009a30:	6093      	str	r3, [r2, #8]
 8009a32:	da08      	bge.n	8009a46 <__sfputc_r+0x1e>
 8009a34:	6994      	ldr	r4, [r2, #24]
 8009a36:	42a3      	cmp	r3, r4
 8009a38:	db01      	blt.n	8009a3e <__sfputc_r+0x16>
 8009a3a:	290a      	cmp	r1, #10
 8009a3c:	d103      	bne.n	8009a46 <__sfputc_r+0x1e>
 8009a3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a42:	f000 b94b 	b.w	8009cdc <__swbuf_r>
 8009a46:	6813      	ldr	r3, [r2, #0]
 8009a48:	1c58      	adds	r0, r3, #1
 8009a4a:	6010      	str	r0, [r2, #0]
 8009a4c:	7019      	strb	r1, [r3, #0]
 8009a4e:	4608      	mov	r0, r1
 8009a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a54:	4770      	bx	lr

08009a56 <__sfputs_r>:
 8009a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a58:	4606      	mov	r6, r0
 8009a5a:	460f      	mov	r7, r1
 8009a5c:	4614      	mov	r4, r2
 8009a5e:	18d5      	adds	r5, r2, r3
 8009a60:	42ac      	cmp	r4, r5
 8009a62:	d101      	bne.n	8009a68 <__sfputs_r+0x12>
 8009a64:	2000      	movs	r0, #0
 8009a66:	e007      	b.n	8009a78 <__sfputs_r+0x22>
 8009a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a6c:	463a      	mov	r2, r7
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f7ff ffda 	bl	8009a28 <__sfputc_r>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d1f3      	bne.n	8009a60 <__sfputs_r+0xa>
 8009a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a7c <_vfiprintf_r>:
 8009a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a80:	460d      	mov	r5, r1
 8009a82:	b09d      	sub	sp, #116	; 0x74
 8009a84:	4614      	mov	r4, r2
 8009a86:	4698      	mov	r8, r3
 8009a88:	4606      	mov	r6, r0
 8009a8a:	b118      	cbz	r0, 8009a94 <_vfiprintf_r+0x18>
 8009a8c:	6983      	ldr	r3, [r0, #24]
 8009a8e:	b90b      	cbnz	r3, 8009a94 <_vfiprintf_r+0x18>
 8009a90:	f000 fb14 	bl	800a0bc <__sinit>
 8009a94:	4b89      	ldr	r3, [pc, #548]	; (8009cbc <_vfiprintf_r+0x240>)
 8009a96:	429d      	cmp	r5, r3
 8009a98:	d11b      	bne.n	8009ad2 <_vfiprintf_r+0x56>
 8009a9a:	6875      	ldr	r5, [r6, #4]
 8009a9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a9e:	07d9      	lsls	r1, r3, #31
 8009aa0:	d405      	bmi.n	8009aae <_vfiprintf_r+0x32>
 8009aa2:	89ab      	ldrh	r3, [r5, #12]
 8009aa4:	059a      	lsls	r2, r3, #22
 8009aa6:	d402      	bmi.n	8009aae <_vfiprintf_r+0x32>
 8009aa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009aaa:	f000 fba5 	bl	800a1f8 <__retarget_lock_acquire_recursive>
 8009aae:	89ab      	ldrh	r3, [r5, #12]
 8009ab0:	071b      	lsls	r3, r3, #28
 8009ab2:	d501      	bpl.n	8009ab8 <_vfiprintf_r+0x3c>
 8009ab4:	692b      	ldr	r3, [r5, #16]
 8009ab6:	b9eb      	cbnz	r3, 8009af4 <_vfiprintf_r+0x78>
 8009ab8:	4629      	mov	r1, r5
 8009aba:	4630      	mov	r0, r6
 8009abc:	f000 f96e 	bl	8009d9c <__swsetup_r>
 8009ac0:	b1c0      	cbz	r0, 8009af4 <_vfiprintf_r+0x78>
 8009ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ac4:	07dc      	lsls	r4, r3, #31
 8009ac6:	d50e      	bpl.n	8009ae6 <_vfiprintf_r+0x6a>
 8009ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8009acc:	b01d      	add	sp, #116	; 0x74
 8009ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad2:	4b7b      	ldr	r3, [pc, #492]	; (8009cc0 <_vfiprintf_r+0x244>)
 8009ad4:	429d      	cmp	r5, r3
 8009ad6:	d101      	bne.n	8009adc <_vfiprintf_r+0x60>
 8009ad8:	68b5      	ldr	r5, [r6, #8]
 8009ada:	e7df      	b.n	8009a9c <_vfiprintf_r+0x20>
 8009adc:	4b79      	ldr	r3, [pc, #484]	; (8009cc4 <_vfiprintf_r+0x248>)
 8009ade:	429d      	cmp	r5, r3
 8009ae0:	bf08      	it	eq
 8009ae2:	68f5      	ldreq	r5, [r6, #12]
 8009ae4:	e7da      	b.n	8009a9c <_vfiprintf_r+0x20>
 8009ae6:	89ab      	ldrh	r3, [r5, #12]
 8009ae8:	0598      	lsls	r0, r3, #22
 8009aea:	d4ed      	bmi.n	8009ac8 <_vfiprintf_r+0x4c>
 8009aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009aee:	f000 fb84 	bl	800a1fa <__retarget_lock_release_recursive>
 8009af2:	e7e9      	b.n	8009ac8 <_vfiprintf_r+0x4c>
 8009af4:	2300      	movs	r3, #0
 8009af6:	9309      	str	r3, [sp, #36]	; 0x24
 8009af8:	2320      	movs	r3, #32
 8009afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009afe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b02:	2330      	movs	r3, #48	; 0x30
 8009b04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009cc8 <_vfiprintf_r+0x24c>
 8009b08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b0c:	f04f 0901 	mov.w	r9, #1
 8009b10:	4623      	mov	r3, r4
 8009b12:	469a      	mov	sl, r3
 8009b14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b18:	b10a      	cbz	r2, 8009b1e <_vfiprintf_r+0xa2>
 8009b1a:	2a25      	cmp	r2, #37	; 0x25
 8009b1c:	d1f9      	bne.n	8009b12 <_vfiprintf_r+0x96>
 8009b1e:	ebba 0b04 	subs.w	fp, sl, r4
 8009b22:	d00b      	beq.n	8009b3c <_vfiprintf_r+0xc0>
 8009b24:	465b      	mov	r3, fp
 8009b26:	4622      	mov	r2, r4
 8009b28:	4629      	mov	r1, r5
 8009b2a:	4630      	mov	r0, r6
 8009b2c:	f7ff ff93 	bl	8009a56 <__sfputs_r>
 8009b30:	3001      	adds	r0, #1
 8009b32:	f000 80aa 	beq.w	8009c8a <_vfiprintf_r+0x20e>
 8009b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b38:	445a      	add	r2, fp
 8009b3a:	9209      	str	r2, [sp, #36]	; 0x24
 8009b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 80a2 	beq.w	8009c8a <_vfiprintf_r+0x20e>
 8009b46:	2300      	movs	r3, #0
 8009b48:	f04f 32ff 	mov.w	r2, #4294967295
 8009b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b50:	f10a 0a01 	add.w	sl, sl, #1
 8009b54:	9304      	str	r3, [sp, #16]
 8009b56:	9307      	str	r3, [sp, #28]
 8009b58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b5c:	931a      	str	r3, [sp, #104]	; 0x68
 8009b5e:	4654      	mov	r4, sl
 8009b60:	2205      	movs	r2, #5
 8009b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b66:	4858      	ldr	r0, [pc, #352]	; (8009cc8 <_vfiprintf_r+0x24c>)
 8009b68:	f7f6 fb3a 	bl	80001e0 <memchr>
 8009b6c:	9a04      	ldr	r2, [sp, #16]
 8009b6e:	b9d8      	cbnz	r0, 8009ba8 <_vfiprintf_r+0x12c>
 8009b70:	06d1      	lsls	r1, r2, #27
 8009b72:	bf44      	itt	mi
 8009b74:	2320      	movmi	r3, #32
 8009b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b7a:	0713      	lsls	r3, r2, #28
 8009b7c:	bf44      	itt	mi
 8009b7e:	232b      	movmi	r3, #43	; 0x2b
 8009b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b84:	f89a 3000 	ldrb.w	r3, [sl]
 8009b88:	2b2a      	cmp	r3, #42	; 0x2a
 8009b8a:	d015      	beq.n	8009bb8 <_vfiprintf_r+0x13c>
 8009b8c:	9a07      	ldr	r2, [sp, #28]
 8009b8e:	4654      	mov	r4, sl
 8009b90:	2000      	movs	r0, #0
 8009b92:	f04f 0c0a 	mov.w	ip, #10
 8009b96:	4621      	mov	r1, r4
 8009b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b9c:	3b30      	subs	r3, #48	; 0x30
 8009b9e:	2b09      	cmp	r3, #9
 8009ba0:	d94e      	bls.n	8009c40 <_vfiprintf_r+0x1c4>
 8009ba2:	b1b0      	cbz	r0, 8009bd2 <_vfiprintf_r+0x156>
 8009ba4:	9207      	str	r2, [sp, #28]
 8009ba6:	e014      	b.n	8009bd2 <_vfiprintf_r+0x156>
 8009ba8:	eba0 0308 	sub.w	r3, r0, r8
 8009bac:	fa09 f303 	lsl.w	r3, r9, r3
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	9304      	str	r3, [sp, #16]
 8009bb4:	46a2      	mov	sl, r4
 8009bb6:	e7d2      	b.n	8009b5e <_vfiprintf_r+0xe2>
 8009bb8:	9b03      	ldr	r3, [sp, #12]
 8009bba:	1d19      	adds	r1, r3, #4
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	9103      	str	r1, [sp, #12]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	bfbb      	ittet	lt
 8009bc4:	425b      	neglt	r3, r3
 8009bc6:	f042 0202 	orrlt.w	r2, r2, #2
 8009bca:	9307      	strge	r3, [sp, #28]
 8009bcc:	9307      	strlt	r3, [sp, #28]
 8009bce:	bfb8      	it	lt
 8009bd0:	9204      	strlt	r2, [sp, #16]
 8009bd2:	7823      	ldrb	r3, [r4, #0]
 8009bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8009bd6:	d10c      	bne.n	8009bf2 <_vfiprintf_r+0x176>
 8009bd8:	7863      	ldrb	r3, [r4, #1]
 8009bda:	2b2a      	cmp	r3, #42	; 0x2a
 8009bdc:	d135      	bne.n	8009c4a <_vfiprintf_r+0x1ce>
 8009bde:	9b03      	ldr	r3, [sp, #12]
 8009be0:	1d1a      	adds	r2, r3, #4
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	9203      	str	r2, [sp, #12]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	bfb8      	it	lt
 8009bea:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bee:	3402      	adds	r4, #2
 8009bf0:	9305      	str	r3, [sp, #20]
 8009bf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009cd8 <_vfiprintf_r+0x25c>
 8009bf6:	7821      	ldrb	r1, [r4, #0]
 8009bf8:	2203      	movs	r2, #3
 8009bfa:	4650      	mov	r0, sl
 8009bfc:	f7f6 faf0 	bl	80001e0 <memchr>
 8009c00:	b140      	cbz	r0, 8009c14 <_vfiprintf_r+0x198>
 8009c02:	2340      	movs	r3, #64	; 0x40
 8009c04:	eba0 000a 	sub.w	r0, r0, sl
 8009c08:	fa03 f000 	lsl.w	r0, r3, r0
 8009c0c:	9b04      	ldr	r3, [sp, #16]
 8009c0e:	4303      	orrs	r3, r0
 8009c10:	3401      	adds	r4, #1
 8009c12:	9304      	str	r3, [sp, #16]
 8009c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c18:	482c      	ldr	r0, [pc, #176]	; (8009ccc <_vfiprintf_r+0x250>)
 8009c1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c1e:	2206      	movs	r2, #6
 8009c20:	f7f6 fade 	bl	80001e0 <memchr>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d03f      	beq.n	8009ca8 <_vfiprintf_r+0x22c>
 8009c28:	4b29      	ldr	r3, [pc, #164]	; (8009cd0 <_vfiprintf_r+0x254>)
 8009c2a:	bb1b      	cbnz	r3, 8009c74 <_vfiprintf_r+0x1f8>
 8009c2c:	9b03      	ldr	r3, [sp, #12]
 8009c2e:	3307      	adds	r3, #7
 8009c30:	f023 0307 	bic.w	r3, r3, #7
 8009c34:	3308      	adds	r3, #8
 8009c36:	9303      	str	r3, [sp, #12]
 8009c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c3a:	443b      	add	r3, r7
 8009c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8009c3e:	e767      	b.n	8009b10 <_vfiprintf_r+0x94>
 8009c40:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c44:	460c      	mov	r4, r1
 8009c46:	2001      	movs	r0, #1
 8009c48:	e7a5      	b.n	8009b96 <_vfiprintf_r+0x11a>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	3401      	adds	r4, #1
 8009c4e:	9305      	str	r3, [sp, #20]
 8009c50:	4619      	mov	r1, r3
 8009c52:	f04f 0c0a 	mov.w	ip, #10
 8009c56:	4620      	mov	r0, r4
 8009c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c5c:	3a30      	subs	r2, #48	; 0x30
 8009c5e:	2a09      	cmp	r2, #9
 8009c60:	d903      	bls.n	8009c6a <_vfiprintf_r+0x1ee>
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d0c5      	beq.n	8009bf2 <_vfiprintf_r+0x176>
 8009c66:	9105      	str	r1, [sp, #20]
 8009c68:	e7c3      	b.n	8009bf2 <_vfiprintf_r+0x176>
 8009c6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c6e:	4604      	mov	r4, r0
 8009c70:	2301      	movs	r3, #1
 8009c72:	e7f0      	b.n	8009c56 <_vfiprintf_r+0x1da>
 8009c74:	ab03      	add	r3, sp, #12
 8009c76:	9300      	str	r3, [sp, #0]
 8009c78:	462a      	mov	r2, r5
 8009c7a:	4b16      	ldr	r3, [pc, #88]	; (8009cd4 <_vfiprintf_r+0x258>)
 8009c7c:	a904      	add	r1, sp, #16
 8009c7e:	4630      	mov	r0, r6
 8009c80:	f7fd fe14 	bl	80078ac <_printf_float>
 8009c84:	4607      	mov	r7, r0
 8009c86:	1c78      	adds	r0, r7, #1
 8009c88:	d1d6      	bne.n	8009c38 <_vfiprintf_r+0x1bc>
 8009c8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c8c:	07d9      	lsls	r1, r3, #31
 8009c8e:	d405      	bmi.n	8009c9c <_vfiprintf_r+0x220>
 8009c90:	89ab      	ldrh	r3, [r5, #12]
 8009c92:	059a      	lsls	r2, r3, #22
 8009c94:	d402      	bmi.n	8009c9c <_vfiprintf_r+0x220>
 8009c96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c98:	f000 faaf 	bl	800a1fa <__retarget_lock_release_recursive>
 8009c9c:	89ab      	ldrh	r3, [r5, #12]
 8009c9e:	065b      	lsls	r3, r3, #25
 8009ca0:	f53f af12 	bmi.w	8009ac8 <_vfiprintf_r+0x4c>
 8009ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ca6:	e711      	b.n	8009acc <_vfiprintf_r+0x50>
 8009ca8:	ab03      	add	r3, sp, #12
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	462a      	mov	r2, r5
 8009cae:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <_vfiprintf_r+0x258>)
 8009cb0:	a904      	add	r1, sp, #16
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f7fe f89e 	bl	8007df4 <_printf_i>
 8009cb8:	e7e4      	b.n	8009c84 <_vfiprintf_r+0x208>
 8009cba:	bf00      	nop
 8009cbc:	0800a8fc 	.word	0x0800a8fc
 8009cc0:	0800a91c 	.word	0x0800a91c
 8009cc4:	0800a8dc 	.word	0x0800a8dc
 8009cc8:	0800a784 	.word	0x0800a784
 8009ccc:	0800a78e 	.word	0x0800a78e
 8009cd0:	080078ad 	.word	0x080078ad
 8009cd4:	08009a57 	.word	0x08009a57
 8009cd8:	0800a78a 	.word	0x0800a78a

08009cdc <__swbuf_r>:
 8009cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cde:	460e      	mov	r6, r1
 8009ce0:	4614      	mov	r4, r2
 8009ce2:	4605      	mov	r5, r0
 8009ce4:	b118      	cbz	r0, 8009cee <__swbuf_r+0x12>
 8009ce6:	6983      	ldr	r3, [r0, #24]
 8009ce8:	b90b      	cbnz	r3, 8009cee <__swbuf_r+0x12>
 8009cea:	f000 f9e7 	bl	800a0bc <__sinit>
 8009cee:	4b21      	ldr	r3, [pc, #132]	; (8009d74 <__swbuf_r+0x98>)
 8009cf0:	429c      	cmp	r4, r3
 8009cf2:	d12b      	bne.n	8009d4c <__swbuf_r+0x70>
 8009cf4:	686c      	ldr	r4, [r5, #4]
 8009cf6:	69a3      	ldr	r3, [r4, #24]
 8009cf8:	60a3      	str	r3, [r4, #8]
 8009cfa:	89a3      	ldrh	r3, [r4, #12]
 8009cfc:	071a      	lsls	r2, r3, #28
 8009cfe:	d52f      	bpl.n	8009d60 <__swbuf_r+0x84>
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	b36b      	cbz	r3, 8009d60 <__swbuf_r+0x84>
 8009d04:	6923      	ldr	r3, [r4, #16]
 8009d06:	6820      	ldr	r0, [r4, #0]
 8009d08:	1ac0      	subs	r0, r0, r3
 8009d0a:	6963      	ldr	r3, [r4, #20]
 8009d0c:	b2f6      	uxtb	r6, r6
 8009d0e:	4283      	cmp	r3, r0
 8009d10:	4637      	mov	r7, r6
 8009d12:	dc04      	bgt.n	8009d1e <__swbuf_r+0x42>
 8009d14:	4621      	mov	r1, r4
 8009d16:	4628      	mov	r0, r5
 8009d18:	f000 f93c 	bl	8009f94 <_fflush_r>
 8009d1c:	bb30      	cbnz	r0, 8009d6c <__swbuf_r+0x90>
 8009d1e:	68a3      	ldr	r3, [r4, #8]
 8009d20:	3b01      	subs	r3, #1
 8009d22:	60a3      	str	r3, [r4, #8]
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	1c5a      	adds	r2, r3, #1
 8009d28:	6022      	str	r2, [r4, #0]
 8009d2a:	701e      	strb	r6, [r3, #0]
 8009d2c:	6963      	ldr	r3, [r4, #20]
 8009d2e:	3001      	adds	r0, #1
 8009d30:	4283      	cmp	r3, r0
 8009d32:	d004      	beq.n	8009d3e <__swbuf_r+0x62>
 8009d34:	89a3      	ldrh	r3, [r4, #12]
 8009d36:	07db      	lsls	r3, r3, #31
 8009d38:	d506      	bpl.n	8009d48 <__swbuf_r+0x6c>
 8009d3a:	2e0a      	cmp	r6, #10
 8009d3c:	d104      	bne.n	8009d48 <__swbuf_r+0x6c>
 8009d3e:	4621      	mov	r1, r4
 8009d40:	4628      	mov	r0, r5
 8009d42:	f000 f927 	bl	8009f94 <_fflush_r>
 8009d46:	b988      	cbnz	r0, 8009d6c <__swbuf_r+0x90>
 8009d48:	4638      	mov	r0, r7
 8009d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d4c:	4b0a      	ldr	r3, [pc, #40]	; (8009d78 <__swbuf_r+0x9c>)
 8009d4e:	429c      	cmp	r4, r3
 8009d50:	d101      	bne.n	8009d56 <__swbuf_r+0x7a>
 8009d52:	68ac      	ldr	r4, [r5, #8]
 8009d54:	e7cf      	b.n	8009cf6 <__swbuf_r+0x1a>
 8009d56:	4b09      	ldr	r3, [pc, #36]	; (8009d7c <__swbuf_r+0xa0>)
 8009d58:	429c      	cmp	r4, r3
 8009d5a:	bf08      	it	eq
 8009d5c:	68ec      	ldreq	r4, [r5, #12]
 8009d5e:	e7ca      	b.n	8009cf6 <__swbuf_r+0x1a>
 8009d60:	4621      	mov	r1, r4
 8009d62:	4628      	mov	r0, r5
 8009d64:	f000 f81a 	bl	8009d9c <__swsetup_r>
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	d0cb      	beq.n	8009d04 <__swbuf_r+0x28>
 8009d6c:	f04f 37ff 	mov.w	r7, #4294967295
 8009d70:	e7ea      	b.n	8009d48 <__swbuf_r+0x6c>
 8009d72:	bf00      	nop
 8009d74:	0800a8fc 	.word	0x0800a8fc
 8009d78:	0800a91c 	.word	0x0800a91c
 8009d7c:	0800a8dc 	.word	0x0800a8dc

08009d80 <__ascii_wctomb>:
 8009d80:	b149      	cbz	r1, 8009d96 <__ascii_wctomb+0x16>
 8009d82:	2aff      	cmp	r2, #255	; 0xff
 8009d84:	bf85      	ittet	hi
 8009d86:	238a      	movhi	r3, #138	; 0x8a
 8009d88:	6003      	strhi	r3, [r0, #0]
 8009d8a:	700a      	strbls	r2, [r1, #0]
 8009d8c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009d90:	bf98      	it	ls
 8009d92:	2001      	movls	r0, #1
 8009d94:	4770      	bx	lr
 8009d96:	4608      	mov	r0, r1
 8009d98:	4770      	bx	lr
	...

08009d9c <__swsetup_r>:
 8009d9c:	4b32      	ldr	r3, [pc, #200]	; (8009e68 <__swsetup_r+0xcc>)
 8009d9e:	b570      	push	{r4, r5, r6, lr}
 8009da0:	681d      	ldr	r5, [r3, #0]
 8009da2:	4606      	mov	r6, r0
 8009da4:	460c      	mov	r4, r1
 8009da6:	b125      	cbz	r5, 8009db2 <__swsetup_r+0x16>
 8009da8:	69ab      	ldr	r3, [r5, #24]
 8009daa:	b913      	cbnz	r3, 8009db2 <__swsetup_r+0x16>
 8009dac:	4628      	mov	r0, r5
 8009dae:	f000 f985 	bl	800a0bc <__sinit>
 8009db2:	4b2e      	ldr	r3, [pc, #184]	; (8009e6c <__swsetup_r+0xd0>)
 8009db4:	429c      	cmp	r4, r3
 8009db6:	d10f      	bne.n	8009dd8 <__swsetup_r+0x3c>
 8009db8:	686c      	ldr	r4, [r5, #4]
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009dc0:	0719      	lsls	r1, r3, #28
 8009dc2:	d42c      	bmi.n	8009e1e <__swsetup_r+0x82>
 8009dc4:	06dd      	lsls	r5, r3, #27
 8009dc6:	d411      	bmi.n	8009dec <__swsetup_r+0x50>
 8009dc8:	2309      	movs	r3, #9
 8009dca:	6033      	str	r3, [r6, #0]
 8009dcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009dd0:	81a3      	strh	r3, [r4, #12]
 8009dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd6:	e03e      	b.n	8009e56 <__swsetup_r+0xba>
 8009dd8:	4b25      	ldr	r3, [pc, #148]	; (8009e70 <__swsetup_r+0xd4>)
 8009dda:	429c      	cmp	r4, r3
 8009ddc:	d101      	bne.n	8009de2 <__swsetup_r+0x46>
 8009dde:	68ac      	ldr	r4, [r5, #8]
 8009de0:	e7eb      	b.n	8009dba <__swsetup_r+0x1e>
 8009de2:	4b24      	ldr	r3, [pc, #144]	; (8009e74 <__swsetup_r+0xd8>)
 8009de4:	429c      	cmp	r4, r3
 8009de6:	bf08      	it	eq
 8009de8:	68ec      	ldreq	r4, [r5, #12]
 8009dea:	e7e6      	b.n	8009dba <__swsetup_r+0x1e>
 8009dec:	0758      	lsls	r0, r3, #29
 8009dee:	d512      	bpl.n	8009e16 <__swsetup_r+0x7a>
 8009df0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009df2:	b141      	cbz	r1, 8009e06 <__swsetup_r+0x6a>
 8009df4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009df8:	4299      	cmp	r1, r3
 8009dfa:	d002      	beq.n	8009e02 <__swsetup_r+0x66>
 8009dfc:	4630      	mov	r0, r6
 8009dfe:	f7ff fb6f 	bl	80094e0 <_free_r>
 8009e02:	2300      	movs	r3, #0
 8009e04:	6363      	str	r3, [r4, #52]	; 0x34
 8009e06:	89a3      	ldrh	r3, [r4, #12]
 8009e08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e0c:	81a3      	strh	r3, [r4, #12]
 8009e0e:	2300      	movs	r3, #0
 8009e10:	6063      	str	r3, [r4, #4]
 8009e12:	6923      	ldr	r3, [r4, #16]
 8009e14:	6023      	str	r3, [r4, #0]
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	f043 0308 	orr.w	r3, r3, #8
 8009e1c:	81a3      	strh	r3, [r4, #12]
 8009e1e:	6923      	ldr	r3, [r4, #16]
 8009e20:	b94b      	cbnz	r3, 8009e36 <__swsetup_r+0x9a>
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e2c:	d003      	beq.n	8009e36 <__swsetup_r+0x9a>
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4630      	mov	r0, r6
 8009e32:	f000 fa07 	bl	800a244 <__smakebuf_r>
 8009e36:	89a0      	ldrh	r0, [r4, #12]
 8009e38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e3c:	f010 0301 	ands.w	r3, r0, #1
 8009e40:	d00a      	beq.n	8009e58 <__swsetup_r+0xbc>
 8009e42:	2300      	movs	r3, #0
 8009e44:	60a3      	str	r3, [r4, #8]
 8009e46:	6963      	ldr	r3, [r4, #20]
 8009e48:	425b      	negs	r3, r3
 8009e4a:	61a3      	str	r3, [r4, #24]
 8009e4c:	6923      	ldr	r3, [r4, #16]
 8009e4e:	b943      	cbnz	r3, 8009e62 <__swsetup_r+0xc6>
 8009e50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e54:	d1ba      	bne.n	8009dcc <__swsetup_r+0x30>
 8009e56:	bd70      	pop	{r4, r5, r6, pc}
 8009e58:	0781      	lsls	r1, r0, #30
 8009e5a:	bf58      	it	pl
 8009e5c:	6963      	ldrpl	r3, [r4, #20]
 8009e5e:	60a3      	str	r3, [r4, #8]
 8009e60:	e7f4      	b.n	8009e4c <__swsetup_r+0xb0>
 8009e62:	2000      	movs	r0, #0
 8009e64:	e7f7      	b.n	8009e56 <__swsetup_r+0xba>
 8009e66:	bf00      	nop
 8009e68:	20000010 	.word	0x20000010
 8009e6c:	0800a8fc 	.word	0x0800a8fc
 8009e70:	0800a91c 	.word	0x0800a91c
 8009e74:	0800a8dc 	.word	0x0800a8dc

08009e78 <abort>:
 8009e78:	b508      	push	{r3, lr}
 8009e7a:	2006      	movs	r0, #6
 8009e7c:	f000 fa52 	bl	800a324 <raise>
 8009e80:	2001      	movs	r0, #1
 8009e82:	f7f7 ff7f 	bl	8001d84 <_exit>
	...

08009e88 <__sflush_r>:
 8009e88:	898a      	ldrh	r2, [r1, #12]
 8009e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e8e:	4605      	mov	r5, r0
 8009e90:	0710      	lsls	r0, r2, #28
 8009e92:	460c      	mov	r4, r1
 8009e94:	d458      	bmi.n	8009f48 <__sflush_r+0xc0>
 8009e96:	684b      	ldr	r3, [r1, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	dc05      	bgt.n	8009ea8 <__sflush_r+0x20>
 8009e9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	dc02      	bgt.n	8009ea8 <__sflush_r+0x20>
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ea8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009eaa:	2e00      	cmp	r6, #0
 8009eac:	d0f9      	beq.n	8009ea2 <__sflush_r+0x1a>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009eb4:	682f      	ldr	r7, [r5, #0]
 8009eb6:	602b      	str	r3, [r5, #0]
 8009eb8:	d032      	beq.n	8009f20 <__sflush_r+0x98>
 8009eba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	075a      	lsls	r2, r3, #29
 8009ec0:	d505      	bpl.n	8009ece <__sflush_r+0x46>
 8009ec2:	6863      	ldr	r3, [r4, #4]
 8009ec4:	1ac0      	subs	r0, r0, r3
 8009ec6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ec8:	b10b      	cbz	r3, 8009ece <__sflush_r+0x46>
 8009eca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ecc:	1ac0      	subs	r0, r0, r3
 8009ece:	2300      	movs	r3, #0
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ed4:	6a21      	ldr	r1, [r4, #32]
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	47b0      	blx	r6
 8009eda:	1c43      	adds	r3, r0, #1
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	d106      	bne.n	8009eee <__sflush_r+0x66>
 8009ee0:	6829      	ldr	r1, [r5, #0]
 8009ee2:	291d      	cmp	r1, #29
 8009ee4:	d82c      	bhi.n	8009f40 <__sflush_r+0xb8>
 8009ee6:	4a2a      	ldr	r2, [pc, #168]	; (8009f90 <__sflush_r+0x108>)
 8009ee8:	40ca      	lsrs	r2, r1
 8009eea:	07d6      	lsls	r6, r2, #31
 8009eec:	d528      	bpl.n	8009f40 <__sflush_r+0xb8>
 8009eee:	2200      	movs	r2, #0
 8009ef0:	6062      	str	r2, [r4, #4]
 8009ef2:	04d9      	lsls	r1, r3, #19
 8009ef4:	6922      	ldr	r2, [r4, #16]
 8009ef6:	6022      	str	r2, [r4, #0]
 8009ef8:	d504      	bpl.n	8009f04 <__sflush_r+0x7c>
 8009efa:	1c42      	adds	r2, r0, #1
 8009efc:	d101      	bne.n	8009f02 <__sflush_r+0x7a>
 8009efe:	682b      	ldr	r3, [r5, #0]
 8009f00:	b903      	cbnz	r3, 8009f04 <__sflush_r+0x7c>
 8009f02:	6560      	str	r0, [r4, #84]	; 0x54
 8009f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f06:	602f      	str	r7, [r5, #0]
 8009f08:	2900      	cmp	r1, #0
 8009f0a:	d0ca      	beq.n	8009ea2 <__sflush_r+0x1a>
 8009f0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f10:	4299      	cmp	r1, r3
 8009f12:	d002      	beq.n	8009f1a <__sflush_r+0x92>
 8009f14:	4628      	mov	r0, r5
 8009f16:	f7ff fae3 	bl	80094e0 <_free_r>
 8009f1a:	2000      	movs	r0, #0
 8009f1c:	6360      	str	r0, [r4, #52]	; 0x34
 8009f1e:	e7c1      	b.n	8009ea4 <__sflush_r+0x1c>
 8009f20:	6a21      	ldr	r1, [r4, #32]
 8009f22:	2301      	movs	r3, #1
 8009f24:	4628      	mov	r0, r5
 8009f26:	47b0      	blx	r6
 8009f28:	1c41      	adds	r1, r0, #1
 8009f2a:	d1c7      	bne.n	8009ebc <__sflush_r+0x34>
 8009f2c:	682b      	ldr	r3, [r5, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d0c4      	beq.n	8009ebc <__sflush_r+0x34>
 8009f32:	2b1d      	cmp	r3, #29
 8009f34:	d001      	beq.n	8009f3a <__sflush_r+0xb2>
 8009f36:	2b16      	cmp	r3, #22
 8009f38:	d101      	bne.n	8009f3e <__sflush_r+0xb6>
 8009f3a:	602f      	str	r7, [r5, #0]
 8009f3c:	e7b1      	b.n	8009ea2 <__sflush_r+0x1a>
 8009f3e:	89a3      	ldrh	r3, [r4, #12]
 8009f40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f44:	81a3      	strh	r3, [r4, #12]
 8009f46:	e7ad      	b.n	8009ea4 <__sflush_r+0x1c>
 8009f48:	690f      	ldr	r7, [r1, #16]
 8009f4a:	2f00      	cmp	r7, #0
 8009f4c:	d0a9      	beq.n	8009ea2 <__sflush_r+0x1a>
 8009f4e:	0793      	lsls	r3, r2, #30
 8009f50:	680e      	ldr	r6, [r1, #0]
 8009f52:	bf08      	it	eq
 8009f54:	694b      	ldreq	r3, [r1, #20]
 8009f56:	600f      	str	r7, [r1, #0]
 8009f58:	bf18      	it	ne
 8009f5a:	2300      	movne	r3, #0
 8009f5c:	eba6 0807 	sub.w	r8, r6, r7
 8009f60:	608b      	str	r3, [r1, #8]
 8009f62:	f1b8 0f00 	cmp.w	r8, #0
 8009f66:	dd9c      	ble.n	8009ea2 <__sflush_r+0x1a>
 8009f68:	6a21      	ldr	r1, [r4, #32]
 8009f6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f6c:	4643      	mov	r3, r8
 8009f6e:	463a      	mov	r2, r7
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b0      	blx	r6
 8009f74:	2800      	cmp	r0, #0
 8009f76:	dc06      	bgt.n	8009f86 <__sflush_r+0xfe>
 8009f78:	89a3      	ldrh	r3, [r4, #12]
 8009f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f7e:	81a3      	strh	r3, [r4, #12]
 8009f80:	f04f 30ff 	mov.w	r0, #4294967295
 8009f84:	e78e      	b.n	8009ea4 <__sflush_r+0x1c>
 8009f86:	4407      	add	r7, r0
 8009f88:	eba8 0800 	sub.w	r8, r8, r0
 8009f8c:	e7e9      	b.n	8009f62 <__sflush_r+0xda>
 8009f8e:	bf00      	nop
 8009f90:	20400001 	.word	0x20400001

08009f94 <_fflush_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	690b      	ldr	r3, [r1, #16]
 8009f98:	4605      	mov	r5, r0
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	b913      	cbnz	r3, 8009fa4 <_fflush_r+0x10>
 8009f9e:	2500      	movs	r5, #0
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	bd38      	pop	{r3, r4, r5, pc}
 8009fa4:	b118      	cbz	r0, 8009fae <_fflush_r+0x1a>
 8009fa6:	6983      	ldr	r3, [r0, #24]
 8009fa8:	b90b      	cbnz	r3, 8009fae <_fflush_r+0x1a>
 8009faa:	f000 f887 	bl	800a0bc <__sinit>
 8009fae:	4b14      	ldr	r3, [pc, #80]	; (800a000 <_fflush_r+0x6c>)
 8009fb0:	429c      	cmp	r4, r3
 8009fb2:	d11b      	bne.n	8009fec <_fflush_r+0x58>
 8009fb4:	686c      	ldr	r4, [r5, #4]
 8009fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d0ef      	beq.n	8009f9e <_fflush_r+0xa>
 8009fbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fc0:	07d0      	lsls	r0, r2, #31
 8009fc2:	d404      	bmi.n	8009fce <_fflush_r+0x3a>
 8009fc4:	0599      	lsls	r1, r3, #22
 8009fc6:	d402      	bmi.n	8009fce <_fflush_r+0x3a>
 8009fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fca:	f000 f915 	bl	800a1f8 <__retarget_lock_acquire_recursive>
 8009fce:	4628      	mov	r0, r5
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	f7ff ff59 	bl	8009e88 <__sflush_r>
 8009fd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fd8:	07da      	lsls	r2, r3, #31
 8009fda:	4605      	mov	r5, r0
 8009fdc:	d4e0      	bmi.n	8009fa0 <_fflush_r+0xc>
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	059b      	lsls	r3, r3, #22
 8009fe2:	d4dd      	bmi.n	8009fa0 <_fflush_r+0xc>
 8009fe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fe6:	f000 f908 	bl	800a1fa <__retarget_lock_release_recursive>
 8009fea:	e7d9      	b.n	8009fa0 <_fflush_r+0xc>
 8009fec:	4b05      	ldr	r3, [pc, #20]	; (800a004 <_fflush_r+0x70>)
 8009fee:	429c      	cmp	r4, r3
 8009ff0:	d101      	bne.n	8009ff6 <_fflush_r+0x62>
 8009ff2:	68ac      	ldr	r4, [r5, #8]
 8009ff4:	e7df      	b.n	8009fb6 <_fflush_r+0x22>
 8009ff6:	4b04      	ldr	r3, [pc, #16]	; (800a008 <_fflush_r+0x74>)
 8009ff8:	429c      	cmp	r4, r3
 8009ffa:	bf08      	it	eq
 8009ffc:	68ec      	ldreq	r4, [r5, #12]
 8009ffe:	e7da      	b.n	8009fb6 <_fflush_r+0x22>
 800a000:	0800a8fc 	.word	0x0800a8fc
 800a004:	0800a91c 	.word	0x0800a91c
 800a008:	0800a8dc 	.word	0x0800a8dc

0800a00c <std>:
 800a00c:	2300      	movs	r3, #0
 800a00e:	b510      	push	{r4, lr}
 800a010:	4604      	mov	r4, r0
 800a012:	e9c0 3300 	strd	r3, r3, [r0]
 800a016:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a01a:	6083      	str	r3, [r0, #8]
 800a01c:	8181      	strh	r1, [r0, #12]
 800a01e:	6643      	str	r3, [r0, #100]	; 0x64
 800a020:	81c2      	strh	r2, [r0, #14]
 800a022:	6183      	str	r3, [r0, #24]
 800a024:	4619      	mov	r1, r3
 800a026:	2208      	movs	r2, #8
 800a028:	305c      	adds	r0, #92	; 0x5c
 800a02a:	f7fd fb97 	bl	800775c <memset>
 800a02e:	4b05      	ldr	r3, [pc, #20]	; (800a044 <std+0x38>)
 800a030:	6263      	str	r3, [r4, #36]	; 0x24
 800a032:	4b05      	ldr	r3, [pc, #20]	; (800a048 <std+0x3c>)
 800a034:	62a3      	str	r3, [r4, #40]	; 0x28
 800a036:	4b05      	ldr	r3, [pc, #20]	; (800a04c <std+0x40>)
 800a038:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a03a:	4b05      	ldr	r3, [pc, #20]	; (800a050 <std+0x44>)
 800a03c:	6224      	str	r4, [r4, #32]
 800a03e:	6323      	str	r3, [r4, #48]	; 0x30
 800a040:	bd10      	pop	{r4, pc}
 800a042:	bf00      	nop
 800a044:	0800a35d 	.word	0x0800a35d
 800a048:	0800a37f 	.word	0x0800a37f
 800a04c:	0800a3b7 	.word	0x0800a3b7
 800a050:	0800a3db 	.word	0x0800a3db

0800a054 <_cleanup_r>:
 800a054:	4901      	ldr	r1, [pc, #4]	; (800a05c <_cleanup_r+0x8>)
 800a056:	f000 b8af 	b.w	800a1b8 <_fwalk_reent>
 800a05a:	bf00      	nop
 800a05c:	08009f95 	.word	0x08009f95

0800a060 <__sfmoreglue>:
 800a060:	b570      	push	{r4, r5, r6, lr}
 800a062:	1e4a      	subs	r2, r1, #1
 800a064:	2568      	movs	r5, #104	; 0x68
 800a066:	4355      	muls	r5, r2
 800a068:	460e      	mov	r6, r1
 800a06a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a06e:	f7ff fa87 	bl	8009580 <_malloc_r>
 800a072:	4604      	mov	r4, r0
 800a074:	b140      	cbz	r0, 800a088 <__sfmoreglue+0x28>
 800a076:	2100      	movs	r1, #0
 800a078:	e9c0 1600 	strd	r1, r6, [r0]
 800a07c:	300c      	adds	r0, #12
 800a07e:	60a0      	str	r0, [r4, #8]
 800a080:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a084:	f7fd fb6a 	bl	800775c <memset>
 800a088:	4620      	mov	r0, r4
 800a08a:	bd70      	pop	{r4, r5, r6, pc}

0800a08c <__sfp_lock_acquire>:
 800a08c:	4801      	ldr	r0, [pc, #4]	; (800a094 <__sfp_lock_acquire+0x8>)
 800a08e:	f000 b8b3 	b.w	800a1f8 <__retarget_lock_acquire_recursive>
 800a092:	bf00      	nop
 800a094:	20000694 	.word	0x20000694

0800a098 <__sfp_lock_release>:
 800a098:	4801      	ldr	r0, [pc, #4]	; (800a0a0 <__sfp_lock_release+0x8>)
 800a09a:	f000 b8ae 	b.w	800a1fa <__retarget_lock_release_recursive>
 800a09e:	bf00      	nop
 800a0a0:	20000694 	.word	0x20000694

0800a0a4 <__sinit_lock_acquire>:
 800a0a4:	4801      	ldr	r0, [pc, #4]	; (800a0ac <__sinit_lock_acquire+0x8>)
 800a0a6:	f000 b8a7 	b.w	800a1f8 <__retarget_lock_acquire_recursive>
 800a0aa:	bf00      	nop
 800a0ac:	2000068f 	.word	0x2000068f

0800a0b0 <__sinit_lock_release>:
 800a0b0:	4801      	ldr	r0, [pc, #4]	; (800a0b8 <__sinit_lock_release+0x8>)
 800a0b2:	f000 b8a2 	b.w	800a1fa <__retarget_lock_release_recursive>
 800a0b6:	bf00      	nop
 800a0b8:	2000068f 	.word	0x2000068f

0800a0bc <__sinit>:
 800a0bc:	b510      	push	{r4, lr}
 800a0be:	4604      	mov	r4, r0
 800a0c0:	f7ff fff0 	bl	800a0a4 <__sinit_lock_acquire>
 800a0c4:	69a3      	ldr	r3, [r4, #24]
 800a0c6:	b11b      	cbz	r3, 800a0d0 <__sinit+0x14>
 800a0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0cc:	f7ff bff0 	b.w	800a0b0 <__sinit_lock_release>
 800a0d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a0d4:	6523      	str	r3, [r4, #80]	; 0x50
 800a0d6:	4b13      	ldr	r3, [pc, #76]	; (800a124 <__sinit+0x68>)
 800a0d8:	4a13      	ldr	r2, [pc, #76]	; (800a128 <__sinit+0x6c>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	62a2      	str	r2, [r4, #40]	; 0x28
 800a0de:	42a3      	cmp	r3, r4
 800a0e0:	bf04      	itt	eq
 800a0e2:	2301      	moveq	r3, #1
 800a0e4:	61a3      	streq	r3, [r4, #24]
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	f000 f820 	bl	800a12c <__sfp>
 800a0ec:	6060      	str	r0, [r4, #4]
 800a0ee:	4620      	mov	r0, r4
 800a0f0:	f000 f81c 	bl	800a12c <__sfp>
 800a0f4:	60a0      	str	r0, [r4, #8]
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	f000 f818 	bl	800a12c <__sfp>
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	60e0      	str	r0, [r4, #12]
 800a100:	2104      	movs	r1, #4
 800a102:	6860      	ldr	r0, [r4, #4]
 800a104:	f7ff ff82 	bl	800a00c <std>
 800a108:	68a0      	ldr	r0, [r4, #8]
 800a10a:	2201      	movs	r2, #1
 800a10c:	2109      	movs	r1, #9
 800a10e:	f7ff ff7d 	bl	800a00c <std>
 800a112:	68e0      	ldr	r0, [r4, #12]
 800a114:	2202      	movs	r2, #2
 800a116:	2112      	movs	r1, #18
 800a118:	f7ff ff78 	bl	800a00c <std>
 800a11c:	2301      	movs	r3, #1
 800a11e:	61a3      	str	r3, [r4, #24]
 800a120:	e7d2      	b.n	800a0c8 <__sinit+0xc>
 800a122:	bf00      	nop
 800a124:	0800a558 	.word	0x0800a558
 800a128:	0800a055 	.word	0x0800a055

0800a12c <__sfp>:
 800a12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12e:	4607      	mov	r7, r0
 800a130:	f7ff ffac 	bl	800a08c <__sfp_lock_acquire>
 800a134:	4b1e      	ldr	r3, [pc, #120]	; (800a1b0 <__sfp+0x84>)
 800a136:	681e      	ldr	r6, [r3, #0]
 800a138:	69b3      	ldr	r3, [r6, #24]
 800a13a:	b913      	cbnz	r3, 800a142 <__sfp+0x16>
 800a13c:	4630      	mov	r0, r6
 800a13e:	f7ff ffbd 	bl	800a0bc <__sinit>
 800a142:	3648      	adds	r6, #72	; 0x48
 800a144:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a148:	3b01      	subs	r3, #1
 800a14a:	d503      	bpl.n	800a154 <__sfp+0x28>
 800a14c:	6833      	ldr	r3, [r6, #0]
 800a14e:	b30b      	cbz	r3, 800a194 <__sfp+0x68>
 800a150:	6836      	ldr	r6, [r6, #0]
 800a152:	e7f7      	b.n	800a144 <__sfp+0x18>
 800a154:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a158:	b9d5      	cbnz	r5, 800a190 <__sfp+0x64>
 800a15a:	4b16      	ldr	r3, [pc, #88]	; (800a1b4 <__sfp+0x88>)
 800a15c:	60e3      	str	r3, [r4, #12]
 800a15e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a162:	6665      	str	r5, [r4, #100]	; 0x64
 800a164:	f000 f847 	bl	800a1f6 <__retarget_lock_init_recursive>
 800a168:	f7ff ff96 	bl	800a098 <__sfp_lock_release>
 800a16c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a170:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a174:	6025      	str	r5, [r4, #0]
 800a176:	61a5      	str	r5, [r4, #24]
 800a178:	2208      	movs	r2, #8
 800a17a:	4629      	mov	r1, r5
 800a17c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a180:	f7fd faec 	bl	800775c <memset>
 800a184:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a188:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a18c:	4620      	mov	r0, r4
 800a18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a190:	3468      	adds	r4, #104	; 0x68
 800a192:	e7d9      	b.n	800a148 <__sfp+0x1c>
 800a194:	2104      	movs	r1, #4
 800a196:	4638      	mov	r0, r7
 800a198:	f7ff ff62 	bl	800a060 <__sfmoreglue>
 800a19c:	4604      	mov	r4, r0
 800a19e:	6030      	str	r0, [r6, #0]
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	d1d5      	bne.n	800a150 <__sfp+0x24>
 800a1a4:	f7ff ff78 	bl	800a098 <__sfp_lock_release>
 800a1a8:	230c      	movs	r3, #12
 800a1aa:	603b      	str	r3, [r7, #0]
 800a1ac:	e7ee      	b.n	800a18c <__sfp+0x60>
 800a1ae:	bf00      	nop
 800a1b0:	0800a558 	.word	0x0800a558
 800a1b4:	ffff0001 	.word	0xffff0001

0800a1b8 <_fwalk_reent>:
 800a1b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1bc:	4606      	mov	r6, r0
 800a1be:	4688      	mov	r8, r1
 800a1c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a1c4:	2700      	movs	r7, #0
 800a1c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1ca:	f1b9 0901 	subs.w	r9, r9, #1
 800a1ce:	d505      	bpl.n	800a1dc <_fwalk_reent+0x24>
 800a1d0:	6824      	ldr	r4, [r4, #0]
 800a1d2:	2c00      	cmp	r4, #0
 800a1d4:	d1f7      	bne.n	800a1c6 <_fwalk_reent+0xe>
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1dc:	89ab      	ldrh	r3, [r5, #12]
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d907      	bls.n	800a1f2 <_fwalk_reent+0x3a>
 800a1e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	d003      	beq.n	800a1f2 <_fwalk_reent+0x3a>
 800a1ea:	4629      	mov	r1, r5
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	47c0      	blx	r8
 800a1f0:	4307      	orrs	r7, r0
 800a1f2:	3568      	adds	r5, #104	; 0x68
 800a1f4:	e7e9      	b.n	800a1ca <_fwalk_reent+0x12>

0800a1f6 <__retarget_lock_init_recursive>:
 800a1f6:	4770      	bx	lr

0800a1f8 <__retarget_lock_acquire_recursive>:
 800a1f8:	4770      	bx	lr

0800a1fa <__retarget_lock_release_recursive>:
 800a1fa:	4770      	bx	lr

0800a1fc <__swhatbuf_r>:
 800a1fc:	b570      	push	{r4, r5, r6, lr}
 800a1fe:	460e      	mov	r6, r1
 800a200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a204:	2900      	cmp	r1, #0
 800a206:	b096      	sub	sp, #88	; 0x58
 800a208:	4614      	mov	r4, r2
 800a20a:	461d      	mov	r5, r3
 800a20c:	da07      	bge.n	800a21e <__swhatbuf_r+0x22>
 800a20e:	2300      	movs	r3, #0
 800a210:	602b      	str	r3, [r5, #0]
 800a212:	89b3      	ldrh	r3, [r6, #12]
 800a214:	061a      	lsls	r2, r3, #24
 800a216:	d410      	bmi.n	800a23a <__swhatbuf_r+0x3e>
 800a218:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a21c:	e00e      	b.n	800a23c <__swhatbuf_r+0x40>
 800a21e:	466a      	mov	r2, sp
 800a220:	f000 f902 	bl	800a428 <_fstat_r>
 800a224:	2800      	cmp	r0, #0
 800a226:	dbf2      	blt.n	800a20e <__swhatbuf_r+0x12>
 800a228:	9a01      	ldr	r2, [sp, #4]
 800a22a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a22e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a232:	425a      	negs	r2, r3
 800a234:	415a      	adcs	r2, r3
 800a236:	602a      	str	r2, [r5, #0]
 800a238:	e7ee      	b.n	800a218 <__swhatbuf_r+0x1c>
 800a23a:	2340      	movs	r3, #64	; 0x40
 800a23c:	2000      	movs	r0, #0
 800a23e:	6023      	str	r3, [r4, #0]
 800a240:	b016      	add	sp, #88	; 0x58
 800a242:	bd70      	pop	{r4, r5, r6, pc}

0800a244 <__smakebuf_r>:
 800a244:	898b      	ldrh	r3, [r1, #12]
 800a246:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a248:	079d      	lsls	r5, r3, #30
 800a24a:	4606      	mov	r6, r0
 800a24c:	460c      	mov	r4, r1
 800a24e:	d507      	bpl.n	800a260 <__smakebuf_r+0x1c>
 800a250:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a254:	6023      	str	r3, [r4, #0]
 800a256:	6123      	str	r3, [r4, #16]
 800a258:	2301      	movs	r3, #1
 800a25a:	6163      	str	r3, [r4, #20]
 800a25c:	b002      	add	sp, #8
 800a25e:	bd70      	pop	{r4, r5, r6, pc}
 800a260:	ab01      	add	r3, sp, #4
 800a262:	466a      	mov	r2, sp
 800a264:	f7ff ffca 	bl	800a1fc <__swhatbuf_r>
 800a268:	9900      	ldr	r1, [sp, #0]
 800a26a:	4605      	mov	r5, r0
 800a26c:	4630      	mov	r0, r6
 800a26e:	f7ff f987 	bl	8009580 <_malloc_r>
 800a272:	b948      	cbnz	r0, 800a288 <__smakebuf_r+0x44>
 800a274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a278:	059a      	lsls	r2, r3, #22
 800a27a:	d4ef      	bmi.n	800a25c <__smakebuf_r+0x18>
 800a27c:	f023 0303 	bic.w	r3, r3, #3
 800a280:	f043 0302 	orr.w	r3, r3, #2
 800a284:	81a3      	strh	r3, [r4, #12]
 800a286:	e7e3      	b.n	800a250 <__smakebuf_r+0xc>
 800a288:	4b0d      	ldr	r3, [pc, #52]	; (800a2c0 <__smakebuf_r+0x7c>)
 800a28a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	6020      	str	r0, [r4, #0]
 800a290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a294:	81a3      	strh	r3, [r4, #12]
 800a296:	9b00      	ldr	r3, [sp, #0]
 800a298:	6163      	str	r3, [r4, #20]
 800a29a:	9b01      	ldr	r3, [sp, #4]
 800a29c:	6120      	str	r0, [r4, #16]
 800a29e:	b15b      	cbz	r3, 800a2b8 <__smakebuf_r+0x74>
 800a2a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	f000 f8d1 	bl	800a44c <_isatty_r>
 800a2aa:	b128      	cbz	r0, 800a2b8 <__smakebuf_r+0x74>
 800a2ac:	89a3      	ldrh	r3, [r4, #12]
 800a2ae:	f023 0303 	bic.w	r3, r3, #3
 800a2b2:	f043 0301 	orr.w	r3, r3, #1
 800a2b6:	81a3      	strh	r3, [r4, #12]
 800a2b8:	89a0      	ldrh	r0, [r4, #12]
 800a2ba:	4305      	orrs	r5, r0
 800a2bc:	81a5      	strh	r5, [r4, #12]
 800a2be:	e7cd      	b.n	800a25c <__smakebuf_r+0x18>
 800a2c0:	0800a055 	.word	0x0800a055

0800a2c4 <_malloc_usable_size_r>:
 800a2c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2c8:	1f18      	subs	r0, r3, #4
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	bfbc      	itt	lt
 800a2ce:	580b      	ldrlt	r3, [r1, r0]
 800a2d0:	18c0      	addlt	r0, r0, r3
 800a2d2:	4770      	bx	lr

0800a2d4 <_raise_r>:
 800a2d4:	291f      	cmp	r1, #31
 800a2d6:	b538      	push	{r3, r4, r5, lr}
 800a2d8:	4604      	mov	r4, r0
 800a2da:	460d      	mov	r5, r1
 800a2dc:	d904      	bls.n	800a2e8 <_raise_r+0x14>
 800a2de:	2316      	movs	r3, #22
 800a2e0:	6003      	str	r3, [r0, #0]
 800a2e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a2ea:	b112      	cbz	r2, 800a2f2 <_raise_r+0x1e>
 800a2ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2f0:	b94b      	cbnz	r3, 800a306 <_raise_r+0x32>
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	f000 f830 	bl	800a358 <_getpid_r>
 800a2f8:	462a      	mov	r2, r5
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a302:	f000 b817 	b.w	800a334 <_kill_r>
 800a306:	2b01      	cmp	r3, #1
 800a308:	d00a      	beq.n	800a320 <_raise_r+0x4c>
 800a30a:	1c59      	adds	r1, r3, #1
 800a30c:	d103      	bne.n	800a316 <_raise_r+0x42>
 800a30e:	2316      	movs	r3, #22
 800a310:	6003      	str	r3, [r0, #0]
 800a312:	2001      	movs	r0, #1
 800a314:	e7e7      	b.n	800a2e6 <_raise_r+0x12>
 800a316:	2400      	movs	r4, #0
 800a318:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a31c:	4628      	mov	r0, r5
 800a31e:	4798      	blx	r3
 800a320:	2000      	movs	r0, #0
 800a322:	e7e0      	b.n	800a2e6 <_raise_r+0x12>

0800a324 <raise>:
 800a324:	4b02      	ldr	r3, [pc, #8]	; (800a330 <raise+0xc>)
 800a326:	4601      	mov	r1, r0
 800a328:	6818      	ldr	r0, [r3, #0]
 800a32a:	f7ff bfd3 	b.w	800a2d4 <_raise_r>
 800a32e:	bf00      	nop
 800a330:	20000010 	.word	0x20000010

0800a334 <_kill_r>:
 800a334:	b538      	push	{r3, r4, r5, lr}
 800a336:	4d07      	ldr	r5, [pc, #28]	; (800a354 <_kill_r+0x20>)
 800a338:	2300      	movs	r3, #0
 800a33a:	4604      	mov	r4, r0
 800a33c:	4608      	mov	r0, r1
 800a33e:	4611      	mov	r1, r2
 800a340:	602b      	str	r3, [r5, #0]
 800a342:	f7f7 fd0f 	bl	8001d64 <_kill>
 800a346:	1c43      	adds	r3, r0, #1
 800a348:	d102      	bne.n	800a350 <_kill_r+0x1c>
 800a34a:	682b      	ldr	r3, [r5, #0]
 800a34c:	b103      	cbz	r3, 800a350 <_kill_r+0x1c>
 800a34e:	6023      	str	r3, [r4, #0]
 800a350:	bd38      	pop	{r3, r4, r5, pc}
 800a352:	bf00      	nop
 800a354:	20000688 	.word	0x20000688

0800a358 <_getpid_r>:
 800a358:	f7f7 bcfc 	b.w	8001d54 <_getpid>

0800a35c <__sread>:
 800a35c:	b510      	push	{r4, lr}
 800a35e:	460c      	mov	r4, r1
 800a360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a364:	f000 f894 	bl	800a490 <_read_r>
 800a368:	2800      	cmp	r0, #0
 800a36a:	bfab      	itete	ge
 800a36c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a36e:	89a3      	ldrhlt	r3, [r4, #12]
 800a370:	181b      	addge	r3, r3, r0
 800a372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a376:	bfac      	ite	ge
 800a378:	6563      	strge	r3, [r4, #84]	; 0x54
 800a37a:	81a3      	strhlt	r3, [r4, #12]
 800a37c:	bd10      	pop	{r4, pc}

0800a37e <__swrite>:
 800a37e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a382:	461f      	mov	r7, r3
 800a384:	898b      	ldrh	r3, [r1, #12]
 800a386:	05db      	lsls	r3, r3, #23
 800a388:	4605      	mov	r5, r0
 800a38a:	460c      	mov	r4, r1
 800a38c:	4616      	mov	r6, r2
 800a38e:	d505      	bpl.n	800a39c <__swrite+0x1e>
 800a390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a394:	2302      	movs	r3, #2
 800a396:	2200      	movs	r2, #0
 800a398:	f000 f868 	bl	800a46c <_lseek_r>
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	4632      	mov	r2, r6
 800a3aa:	463b      	mov	r3, r7
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3b2:	f000 b817 	b.w	800a3e4 <_write_r>

0800a3b6 <__sseek>:
 800a3b6:	b510      	push	{r4, lr}
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3be:	f000 f855 	bl	800a46c <_lseek_r>
 800a3c2:	1c43      	adds	r3, r0, #1
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	bf15      	itete	ne
 800a3c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a3ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3d2:	81a3      	strheq	r3, [r4, #12]
 800a3d4:	bf18      	it	ne
 800a3d6:	81a3      	strhne	r3, [r4, #12]
 800a3d8:	bd10      	pop	{r4, pc}

0800a3da <__sclose>:
 800a3da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3de:	f000 b813 	b.w	800a408 <_close_r>
	...

0800a3e4 <_write_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	4d07      	ldr	r5, [pc, #28]	; (800a404 <_write_r+0x20>)
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	4608      	mov	r0, r1
 800a3ec:	4611      	mov	r1, r2
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	602a      	str	r2, [r5, #0]
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	f7f7 fced 	bl	8001dd2 <_write>
 800a3f8:	1c43      	adds	r3, r0, #1
 800a3fa:	d102      	bne.n	800a402 <_write_r+0x1e>
 800a3fc:	682b      	ldr	r3, [r5, #0]
 800a3fe:	b103      	cbz	r3, 800a402 <_write_r+0x1e>
 800a400:	6023      	str	r3, [r4, #0]
 800a402:	bd38      	pop	{r3, r4, r5, pc}
 800a404:	20000688 	.word	0x20000688

0800a408 <_close_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d06      	ldr	r5, [pc, #24]	; (800a424 <_close_r+0x1c>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	602b      	str	r3, [r5, #0]
 800a414:	f7f7 fcf9 	bl	8001e0a <_close>
 800a418:	1c43      	adds	r3, r0, #1
 800a41a:	d102      	bne.n	800a422 <_close_r+0x1a>
 800a41c:	682b      	ldr	r3, [r5, #0]
 800a41e:	b103      	cbz	r3, 800a422 <_close_r+0x1a>
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	bd38      	pop	{r3, r4, r5, pc}
 800a424:	20000688 	.word	0x20000688

0800a428 <_fstat_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4d07      	ldr	r5, [pc, #28]	; (800a448 <_fstat_r+0x20>)
 800a42c:	2300      	movs	r3, #0
 800a42e:	4604      	mov	r4, r0
 800a430:	4608      	mov	r0, r1
 800a432:	4611      	mov	r1, r2
 800a434:	602b      	str	r3, [r5, #0]
 800a436:	f7f7 fcf4 	bl	8001e22 <_fstat>
 800a43a:	1c43      	adds	r3, r0, #1
 800a43c:	d102      	bne.n	800a444 <_fstat_r+0x1c>
 800a43e:	682b      	ldr	r3, [r5, #0]
 800a440:	b103      	cbz	r3, 800a444 <_fstat_r+0x1c>
 800a442:	6023      	str	r3, [r4, #0]
 800a444:	bd38      	pop	{r3, r4, r5, pc}
 800a446:	bf00      	nop
 800a448:	20000688 	.word	0x20000688

0800a44c <_isatty_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4d06      	ldr	r5, [pc, #24]	; (800a468 <_isatty_r+0x1c>)
 800a450:	2300      	movs	r3, #0
 800a452:	4604      	mov	r4, r0
 800a454:	4608      	mov	r0, r1
 800a456:	602b      	str	r3, [r5, #0]
 800a458:	f7f7 fcf3 	bl	8001e42 <_isatty>
 800a45c:	1c43      	adds	r3, r0, #1
 800a45e:	d102      	bne.n	800a466 <_isatty_r+0x1a>
 800a460:	682b      	ldr	r3, [r5, #0]
 800a462:	b103      	cbz	r3, 800a466 <_isatty_r+0x1a>
 800a464:	6023      	str	r3, [r4, #0]
 800a466:	bd38      	pop	{r3, r4, r5, pc}
 800a468:	20000688 	.word	0x20000688

0800a46c <_lseek_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4d07      	ldr	r5, [pc, #28]	; (800a48c <_lseek_r+0x20>)
 800a470:	4604      	mov	r4, r0
 800a472:	4608      	mov	r0, r1
 800a474:	4611      	mov	r1, r2
 800a476:	2200      	movs	r2, #0
 800a478:	602a      	str	r2, [r5, #0]
 800a47a:	461a      	mov	r2, r3
 800a47c:	f7f7 fcec 	bl	8001e58 <_lseek>
 800a480:	1c43      	adds	r3, r0, #1
 800a482:	d102      	bne.n	800a48a <_lseek_r+0x1e>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	b103      	cbz	r3, 800a48a <_lseek_r+0x1e>
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	20000688 	.word	0x20000688

0800a490 <_read_r>:
 800a490:	b538      	push	{r3, r4, r5, lr}
 800a492:	4d07      	ldr	r5, [pc, #28]	; (800a4b0 <_read_r+0x20>)
 800a494:	4604      	mov	r4, r0
 800a496:	4608      	mov	r0, r1
 800a498:	4611      	mov	r1, r2
 800a49a:	2200      	movs	r2, #0
 800a49c:	602a      	str	r2, [r5, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	f7f7 fc7a 	bl	8001d98 <_read>
 800a4a4:	1c43      	adds	r3, r0, #1
 800a4a6:	d102      	bne.n	800a4ae <_read_r+0x1e>
 800a4a8:	682b      	ldr	r3, [r5, #0]
 800a4aa:	b103      	cbz	r3, 800a4ae <_read_r+0x1e>
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	bd38      	pop	{r3, r4, r5, pc}
 800a4b0:	20000688 	.word	0x20000688

0800a4b4 <_init>:
 800a4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4b6:	bf00      	nop
 800a4b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ba:	bc08      	pop	{r3}
 800a4bc:	469e      	mov	lr, r3
 800a4be:	4770      	bx	lr

0800a4c0 <_fini>:
 800a4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c2:	bf00      	nop
 800a4c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4c6:	bc08      	pop	{r3}
 800a4c8:	469e      	mov	lr, r3
 800a4ca:	4770      	bx	lr
