Analysis & Synthesis report for PipelineCPU
Wed Jun 11 00:04:28 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Source assignments for Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated
 16. Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:less_mux
 17. Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:se_mux
 18. Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:slt_mux
 19. Parameter Settings for User Entity Instance: ALU:alu|Mux_8Way:rst_mux
 20. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:header
 21. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer0
 22. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer1
 23. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer2
 24. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer3
 25. Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer4
 26. Parameter Settings for Inferred Entity Instance: Register:register|altsyncram:register_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "ForwardUnit:fw"
 29. Port Connectivity Checks: "ControlHazard:ch"
 30. Port Connectivity Checks: "Mem_Wr:Mem_Wr_Reg"
 31. Port Connectivity Checks: "Memory:Instr_Data_Mem"
 32. Port Connectivity Checks: "Ex_Mem:Ex_mem_Reg"
 33. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer4"
 34. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer3"
 35. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer2"
 36. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer1"
 37. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer0"
 38. Port Connectivity Checks: "Shifter:shifter|Mux_4Way:header"
 39. Port Connectivity Checks: "ALU:alu|Y_Mux:slt_mux"
 40. Port Connectivity Checks: "ID_Ex:ID_Ex_Reg"
 41. Port Connectivity Checks: "Controller:control"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 11 00:04:28 2014     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; PipelineCPU                               ;
; Top-level Entity Name              ; PipelineCPU                               ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 122                                       ;
;     Total combinational functions  ; 93                                        ;
;     Dedicated logic registers      ; 59                                        ;
; Total registers                    ; 59                                        ;
; Total pins                         ; 335                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 1,024                                     ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; PipelineCPU        ; PipelineCPU        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; Memory.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Memory.v                                       ;         ;
; Muxs.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Muxs.v                                         ;         ;
; Controller.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Controller.v                                   ;         ;
; ALU.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/ALU.v                                          ;         ;
; Register.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Register.v                                     ;         ;
; PipelineCPU.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/PipelineCPU.v                                  ;         ;
; PC_count.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/PC_count.v                                     ;         ;
; IF_ID.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/IF_ID.v                                        ;         ;
; Extender.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Extender.v                                     ;         ;
; ID_Ex.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/ID_Ex.v                                        ;         ;
; Shifter.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Shifter.v                                      ;         ;
; Ex_Mem.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Ex_Mem.v                                       ;         ;
; PCSourceGen.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/PCSourceGen.v                                  ;         ;
; ControlHazard.v                               ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/ControlHazard.v                                ;         ;
; ForwardUnit.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/ForwardUnit.v                                  ;         ;
; Mem_Wr.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/Mem_Wr.v                                       ;         ;
; LoadProcess.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Documents/GitRepository/colab06/LoadProcess.v                                  ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal120.inc                                ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; d:/programfiles/altera/12.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7g02.tdf                        ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/GitRepository/colab06/db/altsyncram_7g02.tdf                         ;         ;
; db/PipelineCPU.ram0_Register_b87da43c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/GitRepository/colab06/db/PipelineCPU.ram0_Register_b87da43c.hdl.mif  ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 122   ;
;                                             ;       ;
; Total combinational functions               ; 93    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 32    ;
;     -- <=2 input functions                  ; 61    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 5     ;
;     -- arithmetic mode                      ; 88    ;
;                                             ;       ;
; Total registers                             ; 59    ;
;     -- Dedicated logic registers            ; 59    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 335   ;
; Total memory bits                           ; 1024  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 91    ;
; Total fan-out                               ; 615   ;
; Average fan-out                             ; 1.18  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |PipelineCPU                              ; 93 (60)           ; 59 (0)       ; 1024        ; 0            ; 0       ; 0         ; 335  ; 0            ; |PipelineCPU                                                                            ;              ;
;    |ALU:alu|                              ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|ALU:alu                                                                    ;              ;
;       |Adder:adder|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|ALU:alu|Adder:adder                                                        ;              ;
;    |ID_Ex:ID_Ex_Reg|                      ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|ID_Ex:ID_Ex_Reg                                                            ;              ;
;    |IF_ID:IF_ID_Reg|                      ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|IF_ID:IF_ID_Reg                                                            ;              ;
;    |Register:register|                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|Register:register                                                          ;              ;
;       |altsyncram:register_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|Register:register|altsyncram:register_rtl_0                                ;              ;
;          |altsyncram_7g02:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/PipelineCPU.ram0_Register_b87da43c.hdl.mif ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; A[0]~0                                                 ;    ;
; A[1]~31                                                ;    ;
; A[2]~30                                                ;    ;
; A[3]~29                                                ;    ;
; A[4]~28                                                ;    ;
; A[5]~27                                                ;    ;
; A[6]~26                                                ;    ;
; A[7]~25                                                ;    ;
; A[8]~1                                                 ;    ;
; A[9]~24                                                ;    ;
; A[10]~23                                               ;    ;
; A[11]~22                                               ;    ;
; A[12]~21                                               ;    ;
; A[13]~20                                               ;    ;
; A[14]~19                                               ;    ;
; A[15]~18                                               ;    ;
; A[16]~17                                               ;    ;
; A[17]~16                                               ;    ;
; A[18]~15                                               ;    ;
; A[19]~14                                               ;    ;
; A[20]~13                                               ;    ;
; A[21]~12                                               ;    ;
; A[22]~11                                               ;    ;
; A[23]~10                                               ;    ;
; A[24]~9                                                ;    ;
; A[25]~8                                                ;    ;
; A[26]~7                                                ;    ;
; A[27]~6                                                ;    ;
; A[28]~5                                                ;    ;
; A[29]~4                                                ;    ;
; A[30]~3                                                ;    ;
; A[31]~2                                                ;    ;
; Number of logic cells representing combinational loops ; 32 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-----------------------------------------------------+------------------------------------------------+
; Register name                                       ; Reason for Removal                             ;
+-----------------------------------------------------+------------------------------------------------+
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[0,1]                  ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Condition_out[2]                    ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|Condition_out[2]                  ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|offset_out[16..31]                  ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Target_Out[6]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[0]       ;
; ID_Ex:ID_Ex_Reg|offset_out[6]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[0]       ;
; ID_Ex:ID_Ex_Reg|Target_Out[7]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[1]       ;
; ID_Ex:ID_Ex_Reg|offset_out[7]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[1]       ;
; ID_Ex:ID_Ex_Reg|Target_Out[8]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[2]       ;
; ID_Ex:ID_Ex_Reg|offset_out[8]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[2]       ;
; ID_Ex:ID_Ex_Reg|Target_Out[9]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[3]       ;
; ID_Ex:ID_Ex_Reg|offset_out[9]                       ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[3]       ;
; ID_Ex:ID_Ex_Reg|Target_Out[10]                      ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[4]       ;
; ID_Ex:ID_Ex_Reg|offset_out[10]                      ; Merged with ID_Ex:ID_Ex_Reg|Shamt_out[4]       ;
; ID_Ex:ID_Ex_Reg|offset_out[0]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[0]      ;
; ID_Ex:ID_Ex_Reg|offset_out[1]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[1]      ;
; ID_Ex:ID_Ex_Reg|offset_out[2]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[2]      ;
; ID_Ex:ID_Ex_Reg|offset_out[3]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[3]      ;
; ID_Ex:ID_Ex_Reg|offset_out[4]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[4]      ;
; ID_Ex:ID_Ex_Reg|offset_out[5]                       ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[5]      ;
; ID_Ex:ID_Ex_Reg|offset_out[11]                      ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[11]     ;
; ID_Ex:ID_Ex_Reg|Rd_out[0]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[11]     ;
; ID_Ex:ID_Ex_Reg|offset_out[12]                      ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[12]     ;
; ID_Ex:ID_Ex_Reg|Rd_out[1]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[12]     ;
; ID_Ex:ID_Ex_Reg|offset_out[13]                      ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[13]     ;
; ID_Ex:ID_Ex_Reg|Rd_out[2]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[13]     ;
; ID_Ex:ID_Ex_Reg|offset_out[14]                      ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[14]     ;
; ID_Ex:ID_Ex_Reg|Rd_out[3]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[14]     ;
; ID_Ex:ID_Ex_Reg|offset_out[15]                      ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[15]     ;
; ID_Ex:ID_Ex_Reg|Rd_out[4]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[15]     ;
; ID_Ex:ID_Ex_Reg|Rt_out[0]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[16]     ;
; ID_Ex:ID_Ex_Reg|Rt_out[1]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[17]     ;
; ID_Ex:ID_Ex_Reg|Rt_out[2]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[18]     ;
; ID_Ex:ID_Ex_Reg|Rt_out[3]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[19]     ;
; ID_Ex:ID_Ex_Reg|Rt_out[4]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[20]     ;
; ID_Ex:ID_Ex_Reg|Rs_out[0]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[21]     ;
; ID_Ex:ID_Ex_Reg|Rs_out[1]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[22]     ;
; ID_Ex:ID_Ex_Reg|Rs_out[2]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[23]     ;
; ID_Ex:ID_Ex_Reg|Rs_out[3]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[24]     ;
; ID_Ex:ID_Ex_Reg|Rs_out[4]                           ; Merged with ID_Ex:ID_Ex_Reg|Target_Out[25]     ;
; ID_Ex:ID_Ex_Reg|Condition_out[1]                    ; Merged with ID_Ex:ID_Ex_Reg|Condition_out[0]   ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[13]                   ; Merged with Ex_Mem:Ex_mem_Reg|Rd_out[0]        ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[14]                   ; Merged with Ex_Mem:Ex_mem_Reg|Rd_out[1]        ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[15]                   ; Merged with Ex_Mem:Ex_mem_Reg|Rd_out[2]        ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[16]                   ; Merged with Ex_Mem:Ex_mem_Reg|Rd_out[3]        ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[17]                   ; Merged with Ex_Mem:Ex_mem_Reg|Rd_out[4]        ;
; Ex_Mem:Ex_mem_Reg|Condition_out[1]                  ; Merged with Ex_Mem:Ex_mem_Reg|Condition_out[0] ;
; Ex_Mem:Ex_mem_Reg|PC_Branch_out[1]                  ; Merged with Ex_Mem:Ex_mem_Reg|PC_Branch_out[0] ;
; ID_Ex:ID_Ex_Reg|PC_out[1]                           ; Merged with ID_Ex:ID_Ex_Reg|PC_out[0]          ;
; ID_Ex:ID_Ex_Reg|Shift_op_out[1]                     ; Merged with ID_Ex:ID_Ex_Reg|ALUShift_Sel_out   ;
; IF_ID:IF_ID_Reg|PCP4_out[1]                         ; Merged with IF_ID:IF_ID_Reg|PCP4_out[0]        ;
; PC_count:pc|PC[1]                                   ; Merged with PC_count:pc|PC[0]                  ;
; PC_count:pc|PC[0]                                   ; Stuck at GND due to stuck port data_in         ;
; IF_ID:IF_ID_Reg|PCP4_out[0]                         ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|PC_out[0]                           ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|PC_Branch_out[0]                  ; Stuck at GND due to stuck port data_in         ;
; IF_ID:IF_ID_Reg|Inst_out[5..7,13..15,21..23,29..31] ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|MemtoReg_out                        ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|MemWr_out                           ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|LoadType_out[0,1]                   ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Shamt_out[0,1]                      ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Target_Out[5,13..15,21..23]         ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|ALUSrcB_out[0,1]                    ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|MemtoReg_out                      ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|Rd_out[2..4]                      ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|MemWr_out                         ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|LoadType_out[0,1]                 ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[7..9,23..25]          ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|ALU_op_out[1..3]                    ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|MemtoReg_out                      ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|Rd_out[2..4]                      ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|Data_out[0..3]                    ; Stuck at GND due to stuck port data_in         ;
; IF_ID:IF_ID_Reg|Inst_out[1..4,9..12,17..20,25..28]  ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|LoadByte_out[1]                     ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Shamt_out[3,4]                      ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Target_Out[1..4,11,12,17..20,25]    ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Condition_out[0]                    ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|ALU_op_out[0]                       ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Jump_out                            ; Stuck at GND due to stuck port data_in         ;
; IF_ID:IF_ID_Reg|Inst_out[0,8,16,24]                 ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|Rd_out[0,1]                       ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|LoadByte_out[1]                   ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|Condition_out[0]                  ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|Jump_out                          ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[3..6,11,12,19..22,27] ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|RegWr_out                           ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|LoadByte_out[0]                     ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Shamt_out[2]                        ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Target_Out[0,16,24]                 ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Shift_op_out[0]                     ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|ALUShift_Sel_out                    ; Stuck at GND due to stuck port data_in         ;
; ID_Ex:ID_Ex_Reg|Shift_amountSrc_out                 ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|Rd_out[0,1]                       ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|RegWr_out                         ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|LoadByte_out[0]                   ; Stuck at GND due to stuck port data_in         ;
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[2,10,18,26]           ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|RegWr_out                         ; Stuck at GND due to stuck port data_in         ;
; Mem_Wr:Mem_Wr_Reg|Rd_write_by_en_out[0..3]          ; Stuck at GND due to stuck port data_in         ;
; PC_count:pc|PC[2]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[2]        ;
; PC_count:pc|PC[3]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[3]        ;
; PC_count:pc|PC[4]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[4]        ;
; PC_count:pc|PC[5]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[5]        ;
; PC_count:pc|PC[6]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[6]        ;
; PC_count:pc|PC[7]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[7]        ;
; PC_count:pc|PC[8]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[8]        ;
; PC_count:pc|PC[9]                                   ; Merged with IF_ID:IF_ID_Reg|PCP4_out[9]        ;
; PC_count:pc|PC[10]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[10]       ;
; PC_count:pc|PC[11]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[11]       ;
; PC_count:pc|PC[12]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[12]       ;
; PC_count:pc|PC[13]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[13]       ;
; PC_count:pc|PC[14]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[14]       ;
; PC_count:pc|PC[15]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[15]       ;
; PC_count:pc|PC[16]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[16]       ;
; PC_count:pc|PC[17]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[17]       ;
; PC_count:pc|PC[18]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[18]       ;
; PC_count:pc|PC[19]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[19]       ;
; PC_count:pc|PC[20]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[20]       ;
; PC_count:pc|PC[21]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[21]       ;
; PC_count:pc|PC[22]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[22]       ;
; PC_count:pc|PC[23]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[23]       ;
; PC_count:pc|PC[24]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[24]       ;
; PC_count:pc|PC[25]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[25]       ;
; PC_count:pc|PC[26]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[26]       ;
; PC_count:pc|PC[27]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[27]       ;
; PC_count:pc|PC[28]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[28]       ;
; PC_count:pc|PC[29]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[29]       ;
; PC_count:pc|PC[30]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[30]       ;
; PC_count:pc|PC[31]                                  ; Merged with IF_ID:IF_ID_Reg|PCP4_out[31]       ;
; IF_ID:IF_ID_Reg|PCP4_out[2]                         ; Merged with ID_Ex:ID_Ex_Reg|PC_out[2]          ;
; Total Number of Removed Registers = 229             ;                                                ;
+-----------------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Ex_Mem:Ex_mem_Reg|PC_Jump_out[0] ; Stuck at GND              ; PC_count:pc|PC[0], IF_ID:IF_ID_Reg|PCP4_out[0], ID_Ex:ID_Ex_Reg|PC_out[0],          ;
;                                  ; due to stuck port data_in ; Ex_Mem:Ex_mem_Reg|PC_Branch_out[0], IF_ID:IF_ID_Reg|Inst_out[5],                    ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[6], IF_ID:IF_ID_Reg|Inst_out[7],                           ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[13], IF_ID:IF_ID_Reg|Inst_out[14],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[15], IF_ID:IF_ID_Reg|Inst_out[21],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[22], IF_ID:IF_ID_Reg|Inst_out[23],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[29], IF_ID:IF_ID_Reg|Inst_out[30],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[31], ID_Ex:ID_Ex_Reg|MemtoReg_out,                         ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|MemWr_out, ID_Ex:ID_Ex_Reg|LoadType_out[0],                         ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|LoadType_out[1], ID_Ex:ID_Ex_Reg|Shamt_out[0],                      ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Shamt_out[1], ID_Ex:ID_Ex_Reg|Target_Out[5],                        ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[13], ID_Ex:ID_Ex_Reg|Target_Out[14],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[15], ID_Ex:ID_Ex_Reg|Target_Out[21],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[22], ID_Ex:ID_Ex_Reg|Target_Out[23],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|ALUSrcB_out[0], ID_Ex:ID_Ex_Reg|ALUSrcB_out[1],                     ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|MemtoReg_out, Ex_Mem:Ex_mem_Reg|Rd_out[2],                        ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|Rd_out[3], Ex_Mem:Ex_mem_Reg|Rd_out[4],                           ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|MemWr_out, Ex_Mem:Ex_mem_Reg|LoadType_out[0],                     ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|LoadType_out[1], Ex_Mem:Ex_mem_Reg|PC_Jump_out[7],                ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[8], Ex_Mem:Ex_mem_Reg|PC_Jump_out[9],                 ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[23], Ex_Mem:Ex_mem_Reg|PC_Jump_out[24],               ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[25], ID_Ex:ID_Ex_Reg|ALU_op_out[1],                   ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|ALU_op_out[2], ID_Ex:ID_Ex_Reg|ALU_op_out[3],                       ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|MemtoReg_out, Mem_Wr:Mem_Wr_Reg|Rd_out[2],                        ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Rd_out[3], Mem_Wr:Mem_Wr_Reg|Rd_out[4],                           ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Data_out[1], Mem_Wr:Mem_Wr_Reg|Data_out[2],                       ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Data_out[3], Mem_Wr:Mem_Wr_Reg|Data_out[0],                       ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[1], IF_ID:IF_ID_Reg|Inst_out[2],                           ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[3], IF_ID:IF_ID_Reg|Inst_out[4],                           ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[9], IF_ID:IF_ID_Reg|Inst_out[10],                          ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[11], IF_ID:IF_ID_Reg|Inst_out[12],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[17], IF_ID:IF_ID_Reg|Inst_out[18],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[19], IF_ID:IF_ID_Reg|Inst_out[20],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[25], IF_ID:IF_ID_Reg|Inst_out[26],                         ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[27], IF_ID:IF_ID_Reg|Inst_out[28],                         ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|LoadByte_out[1], ID_Ex:ID_Ex_Reg|Shamt_out[3],                      ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Shamt_out[4], ID_Ex:ID_Ex_Reg|Target_Out[1],                        ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[2], ID_Ex:ID_Ex_Reg|Target_Out[3],                       ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[4], ID_Ex:ID_Ex_Reg|Target_Out[11],                      ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[12], ID_Ex:ID_Ex_Reg|Target_Out[17],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[18], ID_Ex:ID_Ex_Reg|Target_Out[19],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[20], ID_Ex:ID_Ex_Reg|Target_Out[25],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Condition_out[0], ID_Ex:ID_Ex_Reg|ALU_op_out[0],                    ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Jump_out, IF_ID:IF_ID_Reg|Inst_out[0], IF_ID:IF_ID_Reg|Inst_out[8], ;
;                                  ;                           ; IF_ID:IF_ID_Reg|Inst_out[16], IF_ID:IF_ID_Reg|Inst_out[24],                         ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|Rd_out[0], Ex_Mem:Ex_mem_Reg|Rd_out[1],                           ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|LoadByte_out[1], Ex_Mem:Ex_mem_Reg|Condition_out[0],              ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|Jump_out, Ex_Mem:Ex_mem_Reg|PC_Jump_out[3],                       ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[4], Ex_Mem:Ex_mem_Reg|PC_Jump_out[5],                 ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[6], Ex_Mem:Ex_mem_Reg|PC_Jump_out[11],                ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[12], Ex_Mem:Ex_mem_Reg|PC_Jump_out[19],               ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[20], Ex_Mem:Ex_mem_Reg|PC_Jump_out[21],               ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[22], Ex_Mem:Ex_mem_Reg|PC_Jump_out[27],               ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|RegWr_out, ID_Ex:ID_Ex_Reg|LoadByte_out[0],                         ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Shamt_out[2], ID_Ex:ID_Ex_Reg|Target_Out[0],                        ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Target_Out[16], ID_Ex:ID_Ex_Reg|Target_Out[24],                     ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Shift_op_out[0], ID_Ex:ID_Ex_Reg|ALUShift_Sel_out,                  ;
;                                  ;                           ; ID_Ex:ID_Ex_Reg|Shift_amountSrc_out, Mem_Wr:Mem_Wr_Reg|Rd_out[0],                   ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Rd_out[1], Ex_Mem:Ex_mem_Reg|RegWr_out,                           ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|LoadByte_out[0], Ex_Mem:Ex_mem_Reg|PC_Jump_out[2],                ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[10], Ex_Mem:Ex_mem_Reg|PC_Jump_out[18],               ;
;                                  ;                           ; Ex_Mem:Ex_mem_Reg|PC_Jump_out[26], Mem_Wr:Mem_Wr_Reg|RegWr_out,                     ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Rd_write_by_en_out[0], Mem_Wr:Mem_Wr_Reg|Rd_write_by_en_out[1],   ;
;                                  ;                           ; Mem_Wr:Mem_Wr_Reg|Rd_write_by_en_out[2], Mem_Wr:Mem_Wr_Reg|Rd_write_by_en_out[3]    ;
; ID_Ex:ID_Ex_Reg|Condition_out[2] ; Stuck at GND              ; Ex_Mem:Ex_mem_Reg|Condition_out[2]                                                  ;
;                                  ; due to stuck port data_in ;                                                                                     ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 59    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ID_Ex:ID_Ex_Reg|PC_out[2]              ; 5       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+------------------------------------------+----------------------------------+------+
; Register Name                            ; Megafunction                     ; Type ;
+------------------------------------------+----------------------------------+------+
; ID_Ex:ID_Ex_Reg|Rs_out_out[0..31]        ; Register:register|register_rtl_0 ; RAM  ;
; ID_Ex:ID_Ex_Reg|Rt_out_out[0..31]        ; Register:register|register_rtl_0 ; RAM  ;
; Mem_Wr:Mem_Wr_Reg|ALUShift_out_out[0..7] ; Register:register|register_rtl_0 ; RAM  ;
; Ex_Mem:Ex_mem_Reg|ALUShift_out_out[0..7] ; Register:register|register_rtl_0 ; RAM  ;
+------------------------------------------+----------------------------------+------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:less_mux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:se_mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|Y_Mux:slt_mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu|Mux_8Way:rst_mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:header ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:shifter|Mux_4Way:layer4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Register:register|altsyncram:register_rtl_0        ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 5                                             ; Untyped        ;
; NUMWORDS_A                         ; 32                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 5                                             ; Untyped        ;
; NUMWORDS_B                         ; 32                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK0                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 32                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 32                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/PipelineCPU.ram0_Register_b87da43c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7g02                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; Register:register|altsyncram:register_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 32                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ForwardUnit:fw"                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUSrcB ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlHazard:ch"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Keep ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wr:Mem_Wr_Reg"                                                                                                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_out     ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (32 bits) it drives.  The 28 most-significant bit(s) in the port expression will be connected to GND. ;
; Overflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Memory:Instr_Data_Mem" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; Din[31..5] ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem:Ex_mem_Reg"      ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; PC_Jump_in[1..0] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer4" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; data_b[15..0] ; Input ; Info     ; Stuck at GND             ;
+---------------+-------+----------+--------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer3" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; data_b[7..0] ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer2" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; data_b[3..0] ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer1" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; data_b[1..0] ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:layer0" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; data_b[0] ; Input ; Info     ; Stuck at GND                 ;
+-----------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Shifter:shifter|Mux_4Way:header" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                    ;
; data_b ; Input ; Info     ; Stuck at GND                    ;
; data_d ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|Y_Mux:slt_mux" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; data_a        ; Input ; Info     ; Stuck at GND   ;
; data_b[31..1] ; Input ; Info     ; Stuck at GND   ;
; data_b[0]     ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_Ex:ID_Ex_Reg"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; RegDst_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegDt0_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:control"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Ext_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Wed Jun 11 00:04:07 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 3 design units, including 3 entities, in source file muxs.v
    Info (12023): Found entity 1: Y_Mux
    Info (12023): Found entity 2: Mux_4Way
    Info (12023): Found entity 3: Mux_8Way
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 5 design units, including 5 entities, in source file alu.v
    Info (12023): Found entity 1: Op_Decoder
    Info (12023): Found entity 2: Adder
    Info (12023): Found entity 3: ALU_Mux
    Info (12023): Found entity 4: Leading_Counter
    Info (12023): Found entity 5: ALU
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file pipelinecpu.v
    Info (12023): Found entity 1: PipelineCPU
Info (12021): Found 1 design units, including 1 entities, in source file pc_count.v
    Info (12023): Found entity 1: PC_count
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file extender.v
    Info (12023): Found entity 1: Extender
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: ID_Ex
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: Shifter
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: Ex_Mem
Info (12021): Found 1 design units, including 1 entities, in source file pcsourcegen.v
    Info (12023): Found entity 1: PCSourceGen
Info (12021): Found 1 design units, including 1 entities, in source file controlhazard.v
    Info (12023): Found entity 1: ControlHazard
Info (12021): Found 1 design units, including 1 entities, in source file forwardunit.v
    Info (12023): Found entity 1: ForwardUnit
Info (12021): Found 1 design units, including 1 entities, in source file mem_wr.v
    Info (12023): Found entity 1: Mem_Wr
Info (12021): Found 1 design units, including 1 entities, in source file loadprocess.v
    Info (12023): Found entity 1: LoadProcess
Warning (10236): Verilog HDL Implicit Net warning at PipelineCPU.v(20): created implicit net for "keep"
Warning (10236): Verilog HDL Implicit Net warning at PipelineCPU.v(56): created implicit net for "Ex_top_ID"
Warning (10236): Verilog HDL Implicit Net warning at PipelineCPU.v(70): created implicit net for "Regdt0_ID"
Warning (10236): Verilog HDL Implicit Net warning at PipelineCPU.v(75): created implicit net for "Regdt0_Ex"
Warning (10236): Verilog HDL Implicit Net warning at PipelineCPU.v(106): created implicit net for "Reset"
Info (12127): Elaborating entity "PipelineCPU" for the top level hierarchy
Warning (10858): Verilog HDL warning at PipelineCPU.v(84): object Result_out used but never assigned
Warning (10030): Net "Result_out" at PipelineCPU.v(84) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "PC_count" for hierarchy "PC_count:pc"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID_Reg"
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:extend"
Info (12128): Elaborating entity "Register" for hierarchy "Register:register"
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:control"
Info (12128): Elaborating entity "ID_Ex" for hierarchy "ID_Ex:ID_Ex_Reg"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Info (12128): Elaborating entity "Adder" for hierarchy "ALU:alu|Adder:adder"
Info (12128): Elaborating entity "Y_Mux" for hierarchy "ALU:alu|Y_Mux:less_mux"
Info (12128): Elaborating entity "Y_Mux" for hierarchy "ALU:alu|Y_Mux:se_mux"
Info (12128): Elaborating entity "Op_Decoder" for hierarchy "ALU:alu|Op_Decoder:alu_controller"
Info (12128): Elaborating entity "Leading_Counter" for hierarchy "ALU:alu|Leading_Counter:lcz_counter"
Info (12128): Elaborating entity "Mux_8Way" for hierarchy "ALU:alu|Mux_8Way:rst_mux"
Info (12128): Elaborating entity "Shifter" for hierarchy "Shifter:shifter"
Info (12128): Elaborating entity "Mux_4Way" for hierarchy "Shifter:shifter|Mux_4Way:header"
Info (12128): Elaborating entity "Mux_4Way" for hierarchy "Shifter:shifter|Mux_4Way:layer0"
Info (12128): Elaborating entity "Ex_Mem" for hierarchy "Ex_Mem:Ex_mem_Reg"
Info (12128): Elaborating entity "PCSourceGen" for hierarchy "PCSourceGen:PCSrc"
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Instr_Data_Mem"
Warning (10855): Verilog HDL warning at Memory.v(10): initial value for variable ram should be constant
Warning (10235): Verilog HDL Always Construct warning at Memory.v(23): variable "Data_Addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "ram[0][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[0][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[1][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[2][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[3][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[4][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[5][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[6][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[7][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[8][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[9][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[10][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[11][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[12][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[13][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[14][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[15][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[16][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[17][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[18][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[19][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[20][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[21][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[22][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[23][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[24][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[25][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[26][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[27][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[28][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[29][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[30][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[31][7]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][0]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][1]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][2]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][3]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][4]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][5]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][6]" at Memory.v(22)
Info (10041): Inferred latch for "ram[32][7]" at Memory.v(22)
Info (12128): Elaborating entity "LoadProcess" for hierarchy "LoadProcess:loadproc"
Info (12128): Elaborating entity "Mem_Wr" for hierarchy "Mem_Wr:Mem_Wr_Reg"
Warning (10230): Verilog HDL assignment warning at Mem_Wr.v(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ControlHazard" for hierarchy "ControlHazard:ch"
Info (12128): Elaborating entity "ForwardUnit" for hierarchy "ForwardUnit:fw"
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][0]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[0][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[1][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[2][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[3][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[4][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[5][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[6][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[7][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[8][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[9][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[10][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[11][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[12][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[13][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[14][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[15][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[16][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[17][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[18][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[19][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[20][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[21][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[22][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[23][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[24][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[25][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[26][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[27][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[28][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[29][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[30][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[31][4]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][1]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][2]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][3]" is permanently disabled
Warning (14025): LATCH primitive "Memory:Instr_Data_Mem|ram[32][4]" is permanently disabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Register:register|register_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter WIDTH_BYTEENA_A set to 32
        Info (286033): Parameter WIDTH_BYTEENA_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter BYTEENA_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/PipelineCPU.ram0_Register_b87da43c.hdl.mif
Info (12130): Elaborated megafunction instantiation "Register:register|altsyncram:register_rtl_0"
Info (12133): Instantiated megafunction "Register:register|altsyncram:register_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "32"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PipelineCPU.ram0_Register_b87da43c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7g02.tdf
    Info (12023): Found entity 1: altsyncram_7g02
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC_out[0]" is stuck at GND
    Warning (13410): Pin "PC_out[1]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[0]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[1]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[2]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[3]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[4]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[5]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[6]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[7]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[8]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[9]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[10]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[11]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[12]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[13]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[14]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[15]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[16]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[17]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[18]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[19]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[20]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[21]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[22]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[23]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[24]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[25]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[26]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[27]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[28]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[29]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[30]" is stuck at GND
    Warning (13410): Pin "Inst_IF_out[31]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[0]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[1]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[2]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[3]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[4]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[5]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[6]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[7]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[8]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[9]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[10]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[11]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[12]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[13]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[14]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[15]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[16]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[17]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[18]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[19]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[20]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[21]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[22]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[23]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[24]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[25]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[26]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[27]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[28]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[29]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[30]" is stuck at GND
    Warning (13410): Pin "Inst_ID_out[31]" is stuck at GND
    Warning (13410): Pin "Rs_ID_out[0]" is stuck at GND
    Warning (13410): Pin "Rs_ID_out[1]" is stuck at GND
    Warning (13410): Pin "Rs_ID_out[2]" is stuck at GND
    Warning (13410): Pin "Rs_ID_out[3]" is stuck at GND
    Warning (13410): Pin "Rs_ID_out[4]" is stuck at GND
    Warning (13410): Pin "Shift_amount_out[0]" is stuck at GND
    Warning (13410): Pin "Shift_amount_out[1]" is stuck at GND
    Warning (13410): Pin "Shift_amount_out[2]" is stuck at GND
    Warning (13410): Pin "Shift_amount_out[3]" is stuck at GND
    Warning (13410): Pin "Shift_amount_out[4]" is stuck at GND
    Warning (13410): Pin "ALUSrcB_Ex_out[0]" is stuck at GND
    Warning (13410): Pin "ALUSrcB_Ex_out[1]" is stuck at GND
    Warning (13410): Pin "Shift_amountSrc_ID" is stuck at GND
    Warning (13410): Pin "Shift_amountSrc_Ex" is stuck at GND
    Warning (13410): Pin "PCP4_IF[0]" is stuck at GND
    Warning (13410): Pin "PCP4_IF[1]" is stuck at GND
Info (144001): Generated suppressed messages file D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 334 output pins
    Info (21061): Implemented 151 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 391 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Wed Jun 11 00:04:29 2014
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg.


