0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/B_BRAM.v,1731896894,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/ClockGenerator.v,,B_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/G_BRAM.v,1731896891,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/Hold_to_step.v,,G_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v,1731935487,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/SSyncFSM.v,,R_BRAM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/ClockGenerator.v,1731713776,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v,,ClockGenerator,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/Generic/GUCounter.v,1731864702,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/G_BRAM.v,,GUCounter,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PAPUnit.v,1731893749,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PixelAddrGenerator.v,,PAPUnit,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/PixelAddrGenerator.v,1731865947,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v,,PixelAddrGenerator,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGAController.v,1731852296,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGASyncUnit.v,,VGAController,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/VGA/VGASyncUnit.v,1731858368,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb.v,,VGASyncUnit,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/Hold_to_step.v,1731339006,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/PixelAddrGen.v,,Hold_to_step,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/PixelAddrGen.v,1731971503,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/BRAMs/R_BRAM.v,,PixelAddrGen,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/SSyncFSM.v,1731967813,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/VGA.v,,SSyncFSM,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/VGA.v,1731966243,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/getPixel.v,,VGA,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/NextDesign/getPixel.v,1731896760,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb_2.v,,getPixel,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/VGA.v,1731896376,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/VGASync.v,,VGAC,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/VGASync.v,1731891640,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Source/_Testing/getPixel.v,,VGASync,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb.v,1731853110,verilog,,,,VGA_tb,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb_2.v,1731963825,verilog,,,,VGA_tb_2,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VRAM_tb.v,1731551220,verilog,,,,VRAM_tb,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/lab3_project/lab3_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
