Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety/jgprojects/vga_10/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_10.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_10.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_10.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_10.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_10.sv(33): expression size 32 truncated to fit in target size 11
[WARN (VERI-1209)] ../vga_10.sv(37): expression size 32 truncated to fit in target size 9
[INFO (VERI-8005)] ../vga_10.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_10.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 41 of 43 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Using multistage preprocessing
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
0: Starting reduce
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 27942@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.N: Proofgrid shell started at 27941@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 27973@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 27974@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.B: Proofgrid shell started at 27975@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.05 s)
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Proofgrid shell started at 27976@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.08 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  4	[0.25 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.N: Trace Attempt  1	[0.65 s]
0.0.N: Trace Attempt  2	[0.65 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.N: Trace Attempt  4	[0.65 s]
0.0.N: Trace Attempt  5	[0.65 s]
0.0.N: Trace Attempt  1	[1.04 s]
0.0.N: Trace Attempt  2	[1.04 s]
0.0.N: Trace Attempt  3	[1.04 s]
0.0.N: Trace Attempt  4	[1.04 s]
0.0.N: Trace Attempt  5	[1.05 s]
0.0.N: Trace Attempt  1	[1.44 s]
0.0.N: Trace Attempt  2	[1.44 s]
0.0.N: Trace Attempt  3	[1.44 s]
0.0.N: Trace Attempt  4	[1.44 s]
0.0.N: Trace Attempt  5	[1.44 s]
0.0.N: Trace Attempt  1	[1.84 s]
0.0.N: Trace Attempt  2	[1.84 s]
0.0.N: Trace Attempt  3	[1.84 s]
0.0.N: Trace Attempt  4	[1.84 s]
0.0.N: Trace Attempt  5	[1.84 s]
0.0.N: Trace Attempt  1	[2.23 s]
0.0.N: Trace Attempt  2	[2.23 s]
0.0.N: Trace Attempt  3	[2.24 s]
0.0.N: Trace Attempt  4	[2.24 s]
0.0.N: Trace Attempt  5	[2.24 s]
0.0.N: Trace Attempt  1	[2.67 s]
0.0.N: Trace Attempt  2	[2.67 s]
0.0.N: Trace Attempt  3	[2.67 s]
0.0.N: Trace Attempt  4	[2.67 s]
0.0.N: Trace Attempt  5	[2.67 s]
0.0.N: Trace Attempt  1	[3.87 s]
0.0.N: Trace Attempt  2	[3.88 s]
0.0.N: Trace Attempt  3	[3.88 s]
0.0.N: Trace Attempt  4	[3.88 s]
0.0.N: Trace Attempt  5	[3.88 s]
0.0.Hp: Trace Attempt 474	[4.03 s]
0.0.B: Trace Attempt 1759	[4.00 s]
0.0.Ht: Trace Attempt 1913	[4.00 s]
0.0.AM: Trace Attempt 413	[4.11 s]
0.0.N: Trace Attempt  1	[5.07 s]
0.0.N: Trace Attempt  2	[5.07 s]
0.0.N: Trace Attempt  3	[5.07 s]
0.0.N: Trace Attempt  4	[5.07 s]
0.0.N: Trace Attempt  5	[5.07 s]
0.0.N: Trace Attempt  1	[6.27 s]
0.0.N: Trace Attempt  2	[6.27 s]
0.0.N: Trace Attempt  3	[6.27 s]
0.0.N: Trace Attempt  4	[6.27 s]
0.0.N: Trace Attempt  5	[6.28 s]
0.0.N: Trace Attempt  1	[7.47 s]
0.0.N: Trace Attempt  2	[7.47 s]
0.0.N: Trace Attempt  3	[7.47 s]
0.0.N: Trace Attempt  4	[7.47 s]
0.0.N: Trace Attempt  5	[7.47 s]
0.0.B: Trace Attempt 2460	[8.01 s]
0.0.Hp: Trace Attempt 574	[8.05 s]
0.0.Ht: Trace Attempt 2549	[8.01 s]
0.0.AM: Trace Attempt 620	[8.15 s]
0.0.N: Trace Attempt  1	[8.67 s]
0.0.N: Trace Attempt  2	[8.67 s]
0.0.N: Trace Attempt  3	[8.67 s]
0.0.N: Trace Attempt  4	[8.68 s]
0.0.N: Trace Attempt  5	[8.68 s]
0.0.N: Trace Attempt  1	[9.87 s]
0.0.N: Trace Attempt  2	[9.88 s]
0.0.N: Trace Attempt  3	[9.88 s]
0.0.N: Trace Attempt  4	[9.88 s]
0.0.N: Trace Attempt  5	[9.88 s]
0.0.N: Trace Attempt  1	[11.07 s]
0.0.N: Trace Attempt  2	[11.08 s]
0.0.N: Trace Attempt  3	[11.08 s]
0.0.N: Trace Attempt  4	[11.08 s]
0.0.N: Trace Attempt  5	[11.08 s]
0.0.Ht: Trace Attempt 3042	[12.01 s]
0.0.B: Trace Attempt 2993	[12.01 s]
0.0.Hp: Trace Attempt 680	[12.08 s]
0.0.N: Trace Attempt  1	[12.28 s]
0.0.N: Trace Attempt  2	[12.28 s]
0.0.N: Trace Attempt  3	[12.28 s]
0.0.N: Trace Attempt  4	[12.28 s]
0.0.N: Trace Attempt  5	[12.28 s]
0.0.AM: Trace Attempt 653	[12.29 s]
0.0.N: Trace Attempt  1	[13.48 s]
0.0.N: Trace Attempt  2	[13.48 s]
0.0.N: Trace Attempt  3	[13.48 s]
0.0.N: Trace Attempt  4	[13.49 s]
0.0.N: Trace Attempt  5	[13.49 s]
0.0.N: Trace Attempt  1	[14.72 s]
0.0.N: Trace Attempt  2	[14.72 s]
0.0.N: Trace Attempt  3	[14.72 s]
0.0.N: Trace Attempt  4	[14.72 s]
0.0.N: Trace Attempt  5	[14.72 s]
0.0.N: Trace Attempt  1	[15.96 s]
0.0.N: Trace Attempt  2	[15.96 s]
0.0.N: Trace Attempt  3	[15.96 s]
0.0.N: Trace Attempt  4	[15.96 s]
0.0.N: Trace Attempt  5	[15.96 s]
0.0.B: Trace Attempt 3441	[16.01 s]
0.0.Ht: Trace Attempt 3451	[16.02 s]
0.0.Hp: Trace Attempt 771	[16.09 s]
0.0.AM: Trace Attempt 670	[16.86 s]
0.0.N: Trace Attempt  1	[17.29 s]
0.0.N: Trace Attempt  2	[17.29 s]
0.0.N: Trace Attempt  3	[17.29 s]
0.0.N: Trace Attempt  4	[17.29 s]
0.0.N: Trace Attempt  5	[17.29 s]
0.0.B: Trace Attempt 3827	[20.02 s]
0.0.Ht: Trace Attempt 3822	[20.02 s]
0.0.N: Trace Attempt  1	[20.11 s]
0.0.Hp: Trace Attempt 850	[20.11 s]
0.0.N: Trace Attempt  2	[20.11 s]
0.0.N: Trace Attempt  3	[20.11 s]
0.0.N: Trace Attempt  4	[20.11 s]
0.0.N: Trace Attempt  5	[20.12 s]
0.0.AM: Trace Attempt 282	[20.86 s]
0.0.N: Trace Attempt  1	[23.75 s]
0.0.N: Trace Attempt  2	[23.75 s]
0.0.N: Trace Attempt  3	[23.75 s]
0.0.N: Trace Attempt  4	[23.75 s]
0.0.N: Trace Attempt  5	[23.75 s]
0.0.B: Trace Attempt 4147	[24.02 s]
0.0.Ht: Trace Attempt 4120	[24.03 s]
0.0.Hp: Trace Attempt 917	[24.14 s]
0.0.AM: Trace Attempt 769	[24.87 s]
0.0.N: Trace Attempt  1	[27.34 s]
0.0.N: Trace Attempt  2	[27.34 s]
0.0.N: Trace Attempt  3	[27.34 s]
0.0.N: Trace Attempt  4	[27.34 s]
0.0.N: Trace Attempt  5	[27.34 s]
0.0.B: Trace Attempt 4454	[28.03 s]
0.0.Ht: Trace Attempt 4399	[28.04 s]
0.0.Hp: Trace Attempt 981	[28.16 s]
0.0.AM: Trace Attempt 804	[28.98 s]
0.0.AM: Trace Attempt  1	[30.77 s]
0.0.AM: Trace Attempt  2	[30.77 s]
0.0.AM: Trace Attempt  3	[30.77 s]
0.0.AM: Trace Attempt  4	[30.77 s]
0.0.AM: Trace Attempt  5	[30.77 s]
0.0.N: Trace Attempt  1	[30.93 s]
0.0.N: Trace Attempt  2	[30.93 s]
0.0.N: Trace Attempt  3	[30.93 s]
0.0.N: Trace Attempt  4	[30.93 s]
0.0.N: Trace Attempt  5	[30.94 s]
0.0.B: Trace Attempt 4746	[32.03 s]
0.0.Ht: Trace Attempt 4666	[32.04 s]
0.0.Hp: Trace Attempt 1042	[32.18 s]
0.0.N: Trace Attempt  1	[34.52 s]
0.0.N: Trace Attempt  2	[34.52 s]
0.0.N: Trace Attempt  3	[34.52 s]
0.0.N: Trace Attempt  4	[34.52 s]
0.0.N: Trace Attempt  5	[34.52 s]
0.0.AM: Trace Attempt 366	[34.94 s]
0.0.B: Trace Attempt 5044	[36.04 s]
0.0.Ht: Trace Attempt 4941	[36.06 s]
0.0.Hp: Trace Attempt 1103	[36.20 s]
0.0.N: Trace Attempt  1	[38.09 s]
0.0.N: Trace Attempt  2	[38.09 s]
0.0.N: Trace Attempt  3	[38.09 s]
0.0.N: Trace Attempt  4	[38.09 s]
0.0.N: Trace Attempt  5	[38.10 s]
0.0.AM: Trace Attempt 629	[39.12 s]
0.0.B: Trace Attempt 5326	[40.05 s]
0.0.Ht: Trace Attempt 5203	[40.06 s]
0.0.Hp: Trace Attempt 1161	[40.22 s]
0.0.N: Trace Attempt  1	[41.68 s]
0.0.N: Trace Attempt  2	[41.68 s]
0.0.N: Trace Attempt  3	[41.68 s]
0.0.N: Trace Attempt  4	[41.68 s]
0.0.N: Trace Attempt  5	[41.68 s]
0.0.AM: Trace Attempt 662	[43.56 s]
0.0.B: Trace Attempt 5582	[44.06 s]
0.0.Ht: Trace Attempt 5443	[44.08 s]
0.0.Hp: Trace Attempt 1216	[44.23 s]
0.0.N: Trace Attempt  1	[45.28 s]
0.0.N: Trace Attempt  2	[45.28 s]
0.0.N: Trace Attempt  3	[45.28 s]
0.0.N: Trace Attempt  4	[45.29 s]
0.0.N: Trace Attempt  5	[45.29 s]
0.0.AM: Trace Attempt 683	[47.61 s]
0.0.B: Trace Attempt 5830	[48.08 s]
0.0.Ht: Trace Attempt 5672	[48.09 s]
0.0.Hp: Trace Attempt 1269	[48.26 s]
0.0.N: Trace Attempt  1	[48.88 s]
0.0.N: Trace Attempt  2	[48.88 s]
0.0.N: Trace Attempt  3	[48.88 s]
0.0.N: Trace Attempt  4	[48.88 s]
0.0.N: Trace Attempt  5	[48.88 s]
0.0.AM: Trace Attempt 796	[51.63 s]
0.0.B: Trace Attempt 6072	[52.08 s]
0.0.Ht: Trace Attempt 5894	[52.10 s]
0.0.Hp: Trace Attempt 1320	[52.27 s]
0.0.N: Trace Attempt  1	[52.52 s]
0.0.N: Trace Attempt  2	[52.52 s]
0.0.N: Trace Attempt  3	[52.52 s]
0.0.N: Trace Attempt  4	[52.52 s]
0.0.N: Trace Attempt  5	[52.52 s]
0.0.AM: Trace Attempt 855	[55.68 s]
0.0.N: Trace Attempt  1	[56.13 s]
0.0.B: Trace Attempt 6305	[56.09 s]
0.0.N: Trace Attempt  2	[56.13 s]
0.0.N: Trace Attempt  3	[56.13 s]
0.0.N: Trace Attempt  4	[56.13 s]
0.0.N: Trace Attempt  5	[56.14 s]
0.0.Ht: Trace Attempt 6106	[56.11 s]
0.0.Hp: Trace Attempt 1370	[56.34 s]
0.0.N: Trace Attempt  1	[59.75 s]
0.0.N: Trace Attempt  2	[59.75 s]
0.0.N: Trace Attempt  3	[59.75 s]
0.0.N: Trace Attempt  4	[59.75 s]
0.0.N: Trace Attempt  5	[59.75 s]
0.0.AM: Trace Attempt 911	[59.72 s]
0.0.B: Trace Attempt 6523	[60.10 s]
0.0.Ht: Trace Attempt 6312	[60.11 s]
0.0.Hp: Trace Attempt 1418	[60.39 s]
0.0.N: Trace Attempt  1	[63.35 s]
0.0.N: Trace Attempt  2	[63.35 s]
0.0.N: Trace Attempt  3	[63.35 s]
0.0.N: Trace Attempt  4	[63.35 s]
0.0.N: Trace Attempt  5	[63.35 s]
0.0.AM: Trace Attempt 946	[63.73 s]
0.0.Ht: Trace Attempt 6508	[64.11 s]
0.0.B: Trace Attempt 6732	[64.12 s]
0.0.Hp: Trace Attempt 1465	[64.45 s]
0.0.N: Trace Attempt  1	[66.92 s]
0.0.N: Trace Attempt  2	[66.92 s]
0.0.N: Trace Attempt  3	[66.92 s]
0.0.N: Trace Attempt  4	[66.92 s]
0.0.N: Trace Attempt  5	[66.92 s]
0.0.AM: Trace Attempt 982	[67.83 s]
0.0.Ht: Trace Attempt 6703	[68.11 s]
0.0.B: Trace Attempt 6934	[68.13 s]
0.0.Hp: Trace Attempt 1510	[68.46 s]
0.0.N: Trace Attempt  1	[70.49 s]
0.0.N: Trace Attempt  2	[70.49 s]
0.0.N: Trace Attempt  3	[70.49 s]
0.0.N: Trace Attempt  4	[70.49 s]
0.0.N: Trace Attempt  5	[70.49 s]
0.0.AM: Trace Attempt 1004	[71.83 s]
0.0.Ht: Trace Attempt 6893	[72.13 s]
0.0.B: Trace Attempt 7130	[72.14 s]
0.0.Hp: Trace Attempt 1554	[72.54 s]
0.0.N: Trace Attempt  1	[74.07 s]
0.0.N: Trace Attempt  2	[74.07 s]
0.0.N: Trace Attempt  3	[74.07 s]
0.0.N: Trace Attempt  4	[74.07 s]
0.0.N: Trace Attempt  5	[74.08 s]
0.0.AM: Trace Attempt 1030	[75.86 s]
0.0.Ht: Trace Attempt 7077	[76.14 s]
0.0.B: Trace Attempt 7327	[76.16 s]
0.0.Hp: Trace Attempt 1583	[76.68 s]
0.0.N: Trace Attempt  1	[77.69 s]
0.0.N: Trace Attempt  2	[77.69 s]
0.0.N: Trace Attempt  3	[77.69 s]
0.0.N: Trace Attempt  4	[77.70 s]
0.0.N: Trace Attempt  5	[77.70 s]
0.0.AM: Trace Attempt 1053	[79.93 s]
0.0.B: Trace Attempt 7516	[80.16 s]
0.0.Ht: Trace Attempt 7254	[80.16 s]
0.0.Hp: Trace Attempt 1609	[80.75 s]
0.0.N: Trace Attempt  1	[81.32 s]
0.0.N: Trace Attempt  2	[81.32 s]
0.0.N: Trace Attempt  3	[81.32 s]
0.0.N: Trace Attempt  4	[81.32 s]
0.0.N: Trace Attempt  5	[81.32 s]
0.0.AM: Trace Attempt 1076	[84.01 s]
0.0.Ht: Trace Attempt 7429	[84.17 s]
0.0.B: Trace Attempt 7698	[84.17 s]
0.0.Hp: Trace Attempt 1635	[84.84 s]
0.0.N: Trace Attempt 411	[85.33 s]
0.0.N: Trace Attempt  1	[87.78 s]
0.0.N: Trace Attempt  2	[87.78 s]
0.0.N: Trace Attempt  3	[87.78 s]
0.0.N: Trace Attempt  4	[87.78 s]
0.0.N: Trace Attempt  5	[87.79 s]
0.0.Ht: Trace Attempt 7596	[88.17 s]
0.0.B: Trace Attempt 7875	[88.19 s]
0.0.AM: Trace Attempt 1098	[88.36 s]
0.0.Hp: Trace Attempt 1661	[88.96 s]
0.0.N: Trace Attempt 410	[91.80 s]
0.0.Ht: Trace Attempt 7762	[92.19 s]
0.0.B: Trace Attempt 8050	[92.21 s]
0.0.AM: Trace Attempt 1115	[92.52 s]
0.0.Hp: Trace Attempt 1687	[93.12 s]
0.0.N: Trace Attempt  1	[94.28 s]
0.0.N: Trace Attempt  2	[94.28 s]
0.0.N: Trace Attempt  3	[94.28 s]
0.0.N: Trace Attempt  4	[94.28 s]
0.0.N: Trace Attempt  5	[94.28 s]
0.0.Ht: Trace Attempt 7923	[96.21 s]
0.0.B: Trace Attempt 8220	[96.21 s]
0.0.AM: Trace Attempt 1135	[96.98 s]
0.0.Hp: Trace Attempt 1712	[97.16 s]
0.0.N: Trace Attempt 411	[98.30 s]
0.0.B: Trace Attempt 8388	[100.21 s]
0.0.Ht: Trace Attempt 8084	[100.22 s]
0.0.N: Trace Attempt  1	[100.73 s]
0.0.N: Trace Attempt  2	[100.73 s]
0.0.N: Trace Attempt  3	[100.73 s]
0.0.N: Trace Attempt  4	[100.74 s]
0.0.N: Trace Attempt  5	[100.74 s]
0.0.Hp: Trace Attempt 1735	[101.22 s]
0.0.AM: Trace Attempt 1152	[101.56 s]
0.0.B: Trace Attempt 8554	[104.22 s]
0.0.Ht: Trace Attempt 8237	[104.23 s]
0.0.N: Trace Attempt 411	[104.75 s]
0.0.Hp: Trace Attempt 1761	[105.28 s]
0.0.AM: Trace Attempt 1169	[105.67 s]
0.0.N: Trace Attempt  1	[107.21 s]
0.0.N: Trace Attempt  2	[107.21 s]
0.0.N: Trace Attempt  3	[107.21 s]
0.0.N: Trace Attempt  4	[107.21 s]
0.0.N: Trace Attempt  5	[107.21 s]
0.0.B: Trace Attempt 8715	[108.23 s]
0.0.Ht: Trace Attempt 8392	[108.24 s]
0.0.Hp: Trace Attempt 1786	[109.33 s]
0.0.AM: Trace Attempt 1185	[109.96 s]
0.0.N: Trace Attempt 410	[111.25 s]
0.0.B: Trace Attempt 8873	[112.26 s]
0.0.Ht: Trace Attempt 8539	[112.27 s]
0.0.Hp: Trace Attempt 1811	[113.42 s]
0.0.N: Trace Attempt  1	[113.73 s]
0.0.N: Trace Attempt  2	[113.73 s]
0.0.N: Trace Attempt  3	[113.73 s]
0.0.N: Trace Attempt  4	[113.73 s]
0.0.N: Trace Attempt  5	[113.74 s]
0.0.AM: Trace Attempt 1199	[114.14 s]
0.0.B: Trace Attempt 9034	[116.27 s]
0.0.Ht: Trace Attempt 8691	[116.29 s]
0.0.N: Trace Attempt 412	[117.84 s]
0.0.AM: Trace Attempt 1212	[118.31 s]
0.0.N: Trace Attempt  1	[120.15 s]
0.0.N: Trace Attempt  2	[120.15 s]
0.0.N: Trace Attempt  3	[120.15 s]
0.0.N: Trace Attempt  4	[120.15 s]
0.0.N: Trace Attempt  5	[120.15 s]
0.0.B: Trace Attempt 9198	[120.29 s]
0.0.Ht: Trace Attempt 8844	[120.31 s]
0.0.Hp: Trace Attempt 1818	[121.47 s]
0.0.AM: Trace Attempt 1227	[122.44 s]
0.0.N: Trace Attempt 410	[124.15 s]
0.0.B: Trace Attempt 9353	[124.30 s]
0.0.Ht: Trace Attempt 8988	[124.31 s]
0.0.Hp: Trace Attempt 1857	[125.52 s]
0.0.AM: Trace Attempt 1242	[126.45 s]
0.0.N: Trace Attempt  1	[126.62 s]
0.0.N: Trace Attempt  2	[126.62 s]
0.0.N: Trace Attempt  3	[126.62 s]
0.0.N: Trace Attempt  4	[126.62 s]
0.0.N: Trace Attempt  5	[126.62 s]
0.0.B: Trace Attempt 9503	[128.31 s]
0.0.Ht: Trace Attempt 9131	[128.32 s]
0.0.Hp: Trace Attempt 1898	[129.61 s]
0.0.N: Trace Attempt 410	[130.65 s]
0.0.AM: Trace Attempt 1258	[130.62 s]
0.0.B: Trace Attempt 9647	[132.31 s]
0.0.Ht: Trace Attempt 9270	[132.34 s]
0.0.N: Trace Attempt  1	[133.15 s]
0.0.N: Trace Attempt  2	[133.15 s]
0.0.N: Trace Attempt  3	[133.15 s]
0.0.N: Trace Attempt  4	[133.15 s]
0.0.N: Trace Attempt  5	[133.15 s]
0.0.Hp: Trace Attempt 1937	[133.62 s]
0.0.AM: Trace Attempt 1272	[134.73 s]
0.0.B: Trace Attempt 9788	[136.34 s]
0.0.Ht: Trace Attempt 9410	[136.35 s]
0.0.N: Trace Attempt 411	[137.16 s]
0.0.Hp: Trace Attempt 1976	[137.65 s]
0.0.AM: Trace Attempt 1288	[138.79 s]
0.0.N: Trace Attempt  1	[139.61 s]
0.0.N: Trace Attempt  2	[139.61 s]
0.0.N: Trace Attempt  3	[139.61 s]
0.0.N: Trace Attempt  4	[139.61 s]
0.0.N: Trace Attempt  5	[139.61 s]
0.0.B: Trace Attempt 9927	[140.34 s]
0.0.Ht: Trace Attempt 9545	[140.36 s]
0.0.Hp: Trace Attempt 2014	[141.65 s]
0.0.AM: Trace Attempt 1306	[143.39 s]
0.0.N: Trace Attempt 411	[143.63 s]
0.0.B: Trace Attempt 10065	[144.35 s]
0.0.Ht: Trace Attempt 9675	[144.37 s]
0.0.Hp: Trace Attempt 2051	[145.65 s]
0.0.N: Trace Attempt  1	[146.08 s]
0.0.N: Trace Attempt  2	[146.08 s]
0.0.N: Trace Attempt  3	[146.08 s]
0.0.N: Trace Attempt  4	[146.08 s]
0.0.N: Trace Attempt  5	[146.08 s]
0.0.B: Trace Attempt 10205	[148.35 s]
0.0.AM: Trace Attempt 1316	[148.34 s]
0.0.Ht: Trace Attempt 9808	[148.37 s]
0.0.Hp: Trace Attempt 2057	[149.79 s]
0.0.N: Trace Attempt 410	[150.09 s]
0.0.B: Trace Attempt 10339	[152.35 s]
0.0.Ht: Trace Attempt 9935	[152.40 s]
0.0.N: Trace Attempt  1	[152.58 s]
0.0.N: Trace Attempt  2	[152.58 s]
0.0.N: Trace Attempt  3	[152.58 s]
0.0.N: Trace Attempt  4	[152.58 s]
0.0.N: Trace Attempt  5	[152.59 s]
0.0.AM: Trace Attempt 1326	[152.69 s]
0.0.Hp: Trace Attempt 2083	[153.80 s]
0.0.B: Trace Attempt 10472	[156.37 s]
0.0.Ht: Trace Attempt 10061	[156.42 s]
0.0.N: Trace Attempt 410	[156.62 s]
0.0.AM: Trace Attempt 1336	[157.03 s]
0.0.Hp: Trace Attempt 2108	[157.84 s]
0.0.N: Trace Attempt  1	[159.12 s]
0.0.N: Trace Attempt  2	[159.12 s]
0.0.N: Trace Attempt  3	[159.12 s]
0.0.N: Trace Attempt  4	[159.13 s]
0.0.N: Trace Attempt  5	[159.13 s]
0.0.B: Trace Attempt 10601	[160.39 s]
0.0.Ht: Trace Attempt 10187	[160.44 s]
0.0.AM: Trace Attempt 1343	[161.18 s]
0.0.Hp: Trace Attempt 2133	[161.90 s]
0.0.N: Trace Attempt 410	[163.16 s]
0.0.B: Trace Attempt 10726	[164.41 s]
0.0.Ht: Trace Attempt 10310	[164.45 s]
0.0.N: Trace Attempt  1	[165.65 s]
0.0.N: Trace Attempt  2	[165.65 s]
0.0.N: Trace Attempt  3	[165.65 s]
0.0.N: Trace Attempt  4	[165.65 s]
0.0.N: Trace Attempt  5	[165.65 s]
0.0.AM: Trace Attempt 1352	[165.63 s]
0.0.Hp: Trace Attempt 2158	[165.96 s]
0.0.B: Trace Attempt 10849	[168.43 s]
0.0.Ht: Trace Attempt 10431	[168.47 s]
0.0.N: Trace Attempt 410	[169.68 s]
0.0.Hp: Trace Attempt 2183	[170.07 s]
0.0.AM: Trace Attempt 1359	[170.16 s]
0.0.N: Trace Attempt  1	[172.22 s]
0.0.N: Trace Attempt  2	[172.22 s]
0.0.N: Trace Attempt  3	[172.22 s]
0.0.N: Trace Attempt  4	[172.22 s]
0.0.N: Trace Attempt  5	[172.22 s]
0.0.B: Trace Attempt 10968	[172.47 s]
0.0.Ht: Trace Attempt 10553	[172.50 s]
0.0.Hp: Trace Attempt 2207	[174.08 s]
0.0.AM: Trace Attempt 1367	[174.38 s]
0.0.N: Trace Attempt 410	[176.25 s]
0.0.B: Trace Attempt 11092	[176.50 s]
0.0.Ht: Trace Attempt 10668	[176.52 s]
0.0.Hp: Trace Attempt 2231	[178.13 s]
0.0.AM: Trace Attempt 1378	[178.61 s]
0.0.N: Trace Attempt  1	[178.74 s]
0.0.N: Trace Attempt  2	[178.74 s]
0.0.N: Trace Attempt  3	[178.74 s]
0.0.N: Trace Attempt  4	[178.74 s]
0.0.N: Trace Attempt  5	[178.74 s]
0.0.B: Trace Attempt 11211	[180.50 s]
0.0.Ht: Trace Attempt 10783	[180.55 s]
0.0.N: Trace Attempt 284	[180.86 s]
0.0.N: Stopped processing property "VGA.p1"	[180.99 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 485	[0.05 s]
0.0.Tri: Proofgrid shell started at 674@vlsi-ria85(local) jg_27838_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 11223	[180.91 s]
0.0.B: Stopped processing property "VGA.p1"	[181.06 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.AM: Trace Attempt 1383	[180.66 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.12 s].
0.0.AM: Morphing to AMcustom3
0.0.Tri:    0.06" ---- Launching multi-phase simplification thread ----
0.0.Ncustom1: Trace Attempt  1	[0.20 s]
0.0.Ncustom1: Trace Attempt  2	[0.20 s]
0.0.Ncustom1: Trace Attempt  3	[0.20 s]
0.0.Ncustom1: Trace Attempt  4	[0.21 s]
0.0.Ncustom1: Trace Attempt  5	[0.21 s]
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.Tri:    0.10" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.AMcustom3: Trace Attempt  5	[0.02 s]
0.0.AMcustom3: Trace Attempt  1	[0.08 s]
0.0.AMcustom3: Trace Attempt  2	[0.09 s]
0.0.AMcustom3: Trace Attempt  3	[0.09 s]
0.0.AMcustom3: Trace Attempt  4	[0.09 s]
0.0.Bcustom2: Trace Attempt  1	[0.23 s]
0.0.Bcustom2: Trace Attempt  2	[0.23 s]
0.0.Bcustom2: Trace Attempt  3	[0.23 s]
0.0.Bcustom2: Trace Attempt  4	[0.23 s]
0.0.Bcustom2: Trace Attempt  5	[0.23 s]
0.0.Bcustom2: Trace Attempt  1	[0.48 s]
0.0.Bcustom2: Trace Attempt  2	[0.48 s]
0.0.Bcustom2: Trace Attempt  3	[0.48 s]
0.0.Bcustom2: Trace Attempt  4	[0.48 s]
0.0.Bcustom2: Trace Attempt  5	[0.48 s]
0.0.Bcustom2: Trace Attempt  1	[0.78 s]
0.0.Bcustom2: Trace Attempt  2	[0.78 s]
0.0.Bcustom2: Trace Attempt  3	[0.78 s]
0.0.Bcustom2: Trace Attempt  4	[0.78 s]
0.0.Bcustom2: Trace Attempt  5	[0.78 s]
0.0.AMcustom3: Trace Attempt 101	[0.70 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.81 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.Tri: Stopped processing property "VGA.p1"	[0.95 s].
0.0.Bcustom2: Trace Attempt 594	[0.92 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.93 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.M: Trace Attempt  4	[0.00 s]
0.0.M: Trace Attempt  5	[0.00 s]
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  4	[0.00 s]
0.0.Tri: Morphing to AMcustom5
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.AMcustom5: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom5: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  3	[0.00 s]
0.0.AMcustom5: Trace Attempt  4	[0.00 s]
0.0.AMcustom5: Trace Attempt  5	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  3	[0.00 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.02 s]
0.0.AMcustom5: Trace Attempt  2	[0.02 s]
0.0.AMcustom5: Trace Attempt  3	[0.02 s]
0.0.AMcustom5: Trace Attempt  4	[0.02 s]
0.0.AMcustom5: Trace Attempt  5	[0.02 s]
0.0.AMcustom5: Trace Attempt  1	[0.06 s]
0.0.AMcustom5: Trace Attempt  2	[0.06 s]
0.0.AMcustom5: Trace Attempt  3	[0.06 s]
0.0.AMcustom5: Trace Attempt  4	[0.07 s]
0.0.Hp: Trace Attempt 2255	[182.22 s]
0.0.AMcustom5: Trace Attempt  1	[0.50 s]
0.0.AMcustom5: Trace Attempt  2	[0.50 s]
0.0.AMcustom5: Trace Attempt  3	[0.50 s]
0.0.AMcustom5: Trace Attempt  4	[0.50 s]
0.0.D: Trace Attempt 128	[1.16 s]
0.0.D: Stopped processing property "VGA.p1"	[2.12 s].
0.0.D: Morphing to AMcustom3
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt 231	[2.07 s]
0.0.AMcustom5: Stopped processing property "VGA.p1"	[2.10 s].
0.0.AMcustom5: Morphing to ADcustom7
0.0.AMcustom5: All properties determined. [0.00 s]
0.0.AMcustom5: Exited with Success (@ 0.00 s)
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.ADcustom7: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.Ncustom1: Trace Attempt 487	[3.16 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[3.16 s].
0.0.Ncustom1: Morphing to Bcustom2
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.00 s]
0.0.ADcustom7: Trace Attempt  4	[0.00 s]
0.0.ADcustom7: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.ADcustom7: Trace Attempt  1	[0.01 s]
0.0.ADcustom7: Trace Attempt  2	[0.01 s]
0.0.ADcustom7: Trace Attempt  3	[0.01 s]
0.0.ADcustom7: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.AMcustom3: Trace Attempt  5	[0.02 s]
0.0.ADcustom7: Trace Attempt  1	[0.03 s]
0.0.ADcustom7: Trace Attempt  2	[0.03 s]
0.0.ADcustom7: Trace Attempt  3	[0.03 s]
0.0.ADcustom7: Trace Attempt  4	[0.03 s]
0.0.AMcustom3: Trace Attempt  1	[0.08 s]
0.0.AMcustom3: Trace Attempt  2	[0.08 s]
0.0.AMcustom3: Trace Attempt  3	[0.09 s]
0.0.AMcustom3: Trace Attempt  4	[0.09 s]
0.0.ADcustom7: Trace Attempt  1	[0.17 s]
0.0.ADcustom7: Trace Attempt  2	[0.17 s]
0.0.ADcustom7: Trace Attempt  3	[0.17 s]
0.0.ADcustom7: Trace Attempt  4	[0.17 s]
0.0.Bcustom2: Trace Attempt  1	[0.21 s]
0.0.Bcustom2: Trace Attempt  2	[0.21 s]
0.0.Bcustom2: Trace Attempt  3	[0.21 s]
0.0.Bcustom2: Trace Attempt  4	[0.21 s]
0.0.Bcustom2: Trace Attempt  5	[0.21 s]
0.0.Bcustom2: Trace Attempt  1	[0.45 s]
0.0.Bcustom2: Trace Attempt  2	[0.45 s]
0.0.Bcustom2: Trace Attempt  3	[0.45 s]
0.0.Bcustom2: Trace Attempt  4	[0.45 s]
0.0.Bcustom2: Trace Attempt  5	[0.45 s]
0.0.Ht: Trace Attempt 10905	[184.58 s]
0.0.Bcustom2: Trace Attempt  1	[0.72 s]
0.0.Bcustom2: Trace Attempt  2	[0.72 s]
0.0.Bcustom2: Trace Attempt  3	[0.72 s]
0.0.Bcustom2: Trace Attempt  4	[0.72 s]
0.0.Bcustom2: Trace Attempt  5	[0.72 s]
0.0.Bcustom2: Trace Attempt  1	[1.08 s]
0.0.Bcustom2: Trace Attempt  2	[1.08 s]
0.0.Bcustom2: Trace Attempt  3	[1.08 s]
0.0.Bcustom2: Trace Attempt  4	[1.08 s]
0.0.Bcustom2: Trace Attempt  5	[1.08 s]
0.0.Bcustom2: Trace Attempt  1	[1.77 s]
0.0.Bcustom2: Trace Attempt  2	[1.77 s]
0.0.Bcustom2: Trace Attempt  3	[1.77 s]
0.0.Bcustom2: Trace Attempt  4	[1.77 s]
0.0.Bcustom2: Trace Attempt  5	[1.77 s]
0.0.M: Trace Attempt 604	[4.02 s]
0.0.Hp: Trace Attempt 2280	[186.36 s]
0.0.ADcustom7: Trace Attempt  1	[2.72 s]
0.0.ADcustom7: Trace Attempt  2	[2.72 s]
0.0.ADcustom7: Trace Attempt  3	[2.72 s]
0.0.ADcustom7: Trace Attempt 146	[3.50 s]
0.0.ADcustom7: Stopped processing property "VGA.p1"	[4.12 s].
0.0.ADcustom7: Morphing to Tricustom8
0.0.ADcustom7: All properties determined. [0.00 s]
0.0.ADcustom7: Exited with Success (@ 0.00 s)
0.0.Tricustom8: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tricustom8: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt 239	[4.01 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[4.14 s].
0.0.AMcustom3: Morphing to D
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt 1083	[4.02 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[4.14 s].
0.0.Bcustom2: Morphing to Tri
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt 128	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.02" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.03" ---- Launching liveness simplification thread ----
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Tricustom8: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [188.38 s]
0.0.Tricustom8: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Tricustom8: The property "VGA.p1" was proven in 0.09 s.
0.0.Ht: Trace Attempt 11013	[188.31 s]
0.0.Ht: All properties determined. [188.34 s]
0.0.D: Stopped processing property "VGA.p1"	[0.09 s].
0.0.D: All properties determined. [0.09 s]
0.0.M: Trace Attempt 627	[6.27 s]
0.0.M: Stopped processing property "VGA.p1"	[6.37 s].
0.0.M: All properties determined. [6.38 s]
0.0.D: Exited with Success (@ 188.43 s)
0: ProofGrid usable level: 0
0.0.M: Exited with Success (@ 188.44 s)
0.0.Hp: Trace Attempt 2291	[188.28 s]
0.0.Hp: All properties determined. [188.44 s]
0.0.Ht: Exited with Success (@ 188.50 s)
0.0.Tricustom8: Stopped processing property "VGA.p1"	[0.22 s].
0.0.Tricustom8: All properties determined. [0.22 s]
0.0.Tricustom8: Exited with Success (@ 188.51 s)
0.0.Tri: Stopped processing property "VGA.p1"	[0.27 s].
0.0.Tri: All properties determined. [0.27 s]
0.0.Tri: Exited with Success (@ 188.59 s)
0.0.Hp: Exited with Success (@ 188.81 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.96 %)
--------------------------------------------------------------
     engines started                               :    15
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      188.38        0.00       99.98 %
     Ht        0.04      188.34        0.00       99.98 %
     Oh        0.04        0.00        0.00        0.55 %
    Tri        0.04      188.33        0.00       99.98 %
      D        0.04      188.19        0.00       99.98 %
      M        0.06      188.07        0.00       99.97 %
    Tricustom8        0.09        7.25        0.00       98.71 %
    all        0.05      135.51        0.00       99.96 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.34      948.56        0.00

    Data read    : 11.98 MiB
    Data written : 8.06 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.133 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_10.tcl successfully
