#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 18 15:45:43 2020
# Process ID: 5804
# Current directory: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12656 C:\Users\SrLab\Documents\code\dev\sti-devices\devices\XEM7310\coretest\hdl\timingcore\timingcore.xpr
# Log file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/vivado.log
# Journal file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.xpr
close [ open C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_trigger.vhd w ]
add_files C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_trigger.vhd
create_fileset -simset sim_trigger
current_fileset -simset [ get_filesets sim_trigger ]
set_property SOURCE_SET sources_1 [get_filesets sim_trigger]
file mkdir C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sim_trigger/new
close [ open C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sim_trigger/new/tb_timing_trigger.vhd w ]
add_files -fileset sim_trigger C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sim_trigger/new/tb_timing_trigger.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_timing_trigger [get_filesets sim_trigger]
set_property top_lib xil_defaultlib [get_filesets sim_trigger]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
set_property is_enabled false [get_files  C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd]
undo
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -simset sim_trigger
launch_simulation -simset sim_trigger
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -simset sim_trigger
current_fileset -simset [ get_filesets sim_stf_output ]
launch_simulation -simset sim_stf_output
