
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102806                       # Number of seconds simulated
sim_ticks                                102805886883                       # Number of ticks simulated
final_tick                               632443604193                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121729                       # Simulator instruction rate (inst/s)
host_op_rate                                   159901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5951750                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906044                       # Number of bytes of host memory used
host_seconds                                 17273.22                       # Real time elapsed on the host
sim_insts                                  2102644664                       # Number of instructions simulated
sim_ops                                    2762000585                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       781696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1018112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1802880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       925056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            925056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6107                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7954                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14085                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7227                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7227                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7603611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9903246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17536739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8998084                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8998084                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8998084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7603611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9903246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               26534823                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246536900                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21383285                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17419545                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1907978                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8469543                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104443                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230769                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86512                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192970453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120284899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21383285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335212                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25417243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674252                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7377271                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11800930                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1905592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229503056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.633894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.004750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204085813     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723055      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134779      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2291806      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955667      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090637      0.48%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747515      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938733      0.84%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535051      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229503056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086735                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487898                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190711563                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9675191                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25268042                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116716                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731540                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642632                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6549                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145199045                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51842                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731540                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190970191                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6485670                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2069365                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132807                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113471                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144986791                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          229                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429654                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3341                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202872443                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675694792                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675694792                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34421737                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32574                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16493                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3588133                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13942812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7839656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294112                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1729063                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144469157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137151617                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78755                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20005531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41324272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229503056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171653183     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24378021     10.62%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12309773      5.36%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988853      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580121      2.87%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579063      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3180123      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780398      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53521      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229503056                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962565     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146184     11.44%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169452     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113720792     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007035      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607282      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7800428      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137151617                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556313                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278201                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009320                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505163246                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164507970                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133345699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138429818                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147756                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1791212                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          711                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130090                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731540                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5758568                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       301975                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144501730                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13942812                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7839656                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16493                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        237368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12468                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          711                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1137355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200171                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134568340                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478551                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21278662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19208908                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800111                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545834                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133348842                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133345699                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79194536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213439067                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540875                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22044280                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929058                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225771516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176000368     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23322379     10.33%     88.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817621      4.79%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821220      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656617      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1547193      0.69%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533825      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098645      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973648      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225771516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973648                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367308511                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292752887                       # The number of ROB writes
system.switch_cpus0.timesIdled                2837111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17033844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465369                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465369                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405619                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405619                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608362380                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183742662                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137888292                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246536900                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18582034                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16492985                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1604157                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9726307                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9493131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1185273                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46403                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200123269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105192806                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18582034                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10678404                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21280684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4895701                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1873779                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12242300                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1598801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226560892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205280208     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          968472      0.43%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1800314      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1560660      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3141705      1.39%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3792870      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          913777      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          500354      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8602532      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226560892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075372                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426682                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198773303                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3239222                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21247228                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22293                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3278845                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1826218                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4304                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     118517657                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3278845                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199007030                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1457709                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1104986                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21024587                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       687727                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     118431761                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76961                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       405518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    156452199                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    535604744                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    535604744                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    129463222                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26988964                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16352                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8180                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2204060                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20548708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3664149                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65558                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       820782                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         117987534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112062679                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70698                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17713873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37351648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226560892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494625                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178617959     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20101709      8.87%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10284548      4.54%     92.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5947289      2.63%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6610700      2.92%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3310229      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1322022      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       307558      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        58878      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226560892                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         207305     48.29%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155502     36.23%     84.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66454     15.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88019880     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       890843      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8172      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19497825     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3645959      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112062679                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454547                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             429261                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003831                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    451186209                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    135718035                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    109477003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     112491940                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       198085                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3391208                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          276                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97768                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3278845                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1006590                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54096                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118003888                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20548708                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3664149                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          276                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       722494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       966262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1688756                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111074188                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19253951                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       988491                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22899872                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17156490                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3645921                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450538                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             109506995                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            109477003                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         62634604                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        144817950                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.444059                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432506                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88133643                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99346251                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18659733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1608036                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223282047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    186027348     83.31%     83.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14137741      6.33%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11021805      4.94%     94.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2179701      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2757102      1.23%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       933923      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3992255      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       883132      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1349040      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223282047                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88133643                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99346251                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20723878                       # Number of memory references committed
system.switch_cpus1.commit.loads             17157497                       # Number of loads committed
system.switch_cpus1.commit.membars               8172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15665426                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         86433143                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1258849                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1349040                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           339938991                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          239290885                       # The number of ROB writes
system.switch_cpus1.timesIdled                5269181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19976008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88133643                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99346251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88133643                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.797307                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.797307                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357487                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357487                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       514243402                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      142880480                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125249345                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16344                       # number of misc regfile writes
system.l20.replacements                          6117                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1081134                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38885                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.803369                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11964.917314                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.631303                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3110.759570                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             8.284275                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17674.407538                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.365140                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000294                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094933                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539380                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89125                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89125                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37345                       # number of Writeback hits
system.l20.Writeback_hits::total                37345                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89125                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89125                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89125                       # number of overall hits
system.l20.overall_hits::total                  89125                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6107                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6117                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6107                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6117                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6107                       # number of overall misses
system.l20.overall_misses::total                 6117                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1934386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1247702285                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1249636671                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1934386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1247702285                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1249636671                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1934386                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1247702285                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1249636671                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95232                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95242                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37345                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37345                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95232                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95242                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95232                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95242                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064128                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.064226                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064128                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.064226                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064128                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.064226                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204306.907647                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204289.140265                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204306.907647                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204289.140265                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204306.907647                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204289.140265                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4405                       # number of writebacks
system.l20.writebacks::total                     4405                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6107                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6117                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6107                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6117                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6107                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6117                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    881480095                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    882814814                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    881480095                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    882814814                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    881480095                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    882814814                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064128                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.064226                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064128                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.064226                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064128                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.064226                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144339.298346                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144321.532451                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144339.298346                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144321.532451                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144339.298346                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144321.532451                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7968                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          265502                       # Total number of references to valid blocks.
system.l21.sampled_refs                         40736                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.517626                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7334.821972                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.982538                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3961.050880                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            11.654376                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21446.490234                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.223841                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.120882                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000356                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.654495                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36824                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36824                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13416                       # number of Writeback hits
system.l21.Writeback_hits::total                13416                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36824                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36824                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36824                       # number of overall hits
system.l21.overall_hits::total                  36824                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7954                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7968                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7954                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7968                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7954                       # number of overall misses
system.l21.overall_misses::total                 7968                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2532513                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1610069236                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1612601749                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2532513                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1610069236                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1612601749                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2532513                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1610069236                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1612601749                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        44778                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              44792                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13416                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13416                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        44778                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               44792                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        44778                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              44792                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.177632                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.177889                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.177632                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.177889                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.177632                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.177889                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 180893.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202422.584360                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202384.757656                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 180893.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202422.584360                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202384.757656                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 180893.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202422.584360                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202384.757656                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2822                       # number of writebacks
system.l21.writebacks::total                     2822                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7954                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7968                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7954                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7968                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7954                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7968                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1686670                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1131299266                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1132985936                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1686670                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1131299266                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1132985936                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1686670                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1131299266                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1132985936                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.177632                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.177889                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.177632                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.177889                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.177632                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.177889                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120476.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142230.232084                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142192.010040                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120476.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142230.232084                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142192.010040                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120476.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142230.232084                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142192.010040                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.631297                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011808570                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849741.444241                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.631297                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11800920                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11800920                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11800920                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11800920                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11800920                       # number of overall hits
system.cpu0.icache.overall_hits::total       11800920                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2122386                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2122386                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11800930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11800930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11800930                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11800930                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11800930                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11800930                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95232                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190967049                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95488                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.906260                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585234                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414766                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916349                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083651                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382885                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16349                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16349                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18060127                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18060127                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18060127                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18060127                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396429                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396429                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396499                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396499                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34076520587                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34076520587                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7383794                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7383794                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34083904381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34083904381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34083904381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34083904381                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456626                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456626                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456626                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456626                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036777                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021483                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021483                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021483                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021483                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85958.697742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85958.697742                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105482.771429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105482.771429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85962.144623                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85962.144623                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85962.144623                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85962.144623                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37345                       # number of writebacks
system.cpu0.dcache.writebacks::total            37345                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301197                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301197                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301267                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301267                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301267                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301267                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95232                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95232                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7343310063                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7343310063                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7343310063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7343310063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7343310063                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7343310063                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008835                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008835                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005160                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77109.690682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77109.690682                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77109.690682                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77109.690682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77109.690682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77109.690682                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.982530                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926785417                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713096.889094                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.982530                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12242283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12242283                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12242283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12242283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12242283                       # number of overall hits
system.cpu1.icache.overall_hits::total       12242283                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3192822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3192822                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3192822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3192822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3192822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3192822                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12242300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12242300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12242300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12242300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12242300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12242300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187813.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187813.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187813.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187813.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187813.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187813.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2648713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2648713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2648713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2648713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2648713                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2648713                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189193.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189193.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189193.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189193.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189193.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189193.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 44778                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227470541                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45034                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5051.084536                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.346769                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.653231                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17575431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17575431                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3549989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3549989                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21125420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21125420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21125420                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21125420                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155281                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155281                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155281                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155281                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155281                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16452482716                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16452482716                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16452482716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16452482716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16452482716                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16452482716                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17730712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17730712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3549989                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3549989                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21280701                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21280701                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21280701                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21280701                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008758                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007297                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007297                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007297                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105952.967304                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105952.967304                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105952.967304                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105952.967304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105952.967304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105952.967304                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13416                       # number of writebacks
system.cpu1.dcache.writebacks::total            13416                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110503                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110503                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110503                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110503                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        44778                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        44778                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        44778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        44778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        44778                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        44778                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4075306215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4075306215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4075306215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4075306215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4075306215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4075306215                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91011.349658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91011.349658                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91011.349658                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91011.349658                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91011.349658                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91011.349658                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
