Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\designer'
Info: The design top_level.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design top_level.adb.

The Execute Script command succeeded ( 00:00:18 )
Design saved to file C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\designer\impl1\top_level.adb.
Wrote pin report to file:
C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\designer\impl1\top_level_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file:
C:\_SWork\Local_Repos\10-9320\FPGA\i75-9880\designer\impl1\top_level_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

