
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000158                       # Number of seconds simulated
sim_ticks                                   157611500                       # Number of ticks simulated
final_tick                                  157611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 255608                       # Simulator instruction rate (inst/s)
host_op_rate                                   257508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7912784                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741156                       # Number of bytes of host memory used
host_seconds                                    19.92                       # Real time elapsed on the host
sim_insts                                     5091348                       # Number of instructions simulated
sim_ops                                       5129190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        118144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             159360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2490                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        222521834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        749589973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          4060617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          2436370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1218185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2030309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          2030309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          2842432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           406062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           406062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2030309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           406062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1624247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1011093734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    222521834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      4060617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      2436370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1218185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2030309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      2842432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       406062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       406062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       406062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        236327933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       222521834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       749589973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         4060617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         2436370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1218185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2030309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         2030309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         2842432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          406062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          406062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2030309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          406062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1624247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1011093734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 159360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  159360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     157572000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.157068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.863364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.601268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          151     39.53%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     14.92%     54.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      8.12%     62.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      2.62%     65.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.62%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.57%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.31%     70.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.57%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106     27.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          382                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     24482500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                71170000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9832.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28582.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1011.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1011.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63281.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2154600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1175625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10748400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             10171200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63796680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             37635000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              125681505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            805.676496                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     62445250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      88842250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   725760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   396000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8408400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             10171200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59930370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41030250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              120661980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            773.468033                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     67420250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83394250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 43068                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           40289                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1476                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              37891                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 34209                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.282653                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1053                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                162                       # Number of system calls
system.cpu00.numCycles                         315224                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            62566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       435462                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     43068                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            35262                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      206212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3135                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   48494                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 724                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           270351                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.733950                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.061594                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 197171     72.93%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3104      1.15%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   5800      2.15%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   1170      0.43%     76.66% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   5771      2.13%     78.79% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   1004      0.37%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   5165      1.91%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  17861      6.61%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  33305     12.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             270351                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.136627                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.381437                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  56477                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              146175                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   60231                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                6252                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1216                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1256                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 362                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               459294                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1353                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1216                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  59963                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3930                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13530                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   62897                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              128815                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               453809                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 1069                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 3292                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               122364                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            560358                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             2257960                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         729583                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              531439                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  28919                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              151                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   36015                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              77361                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             47931                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1090                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            523                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   448233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               294                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  440871                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             114                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         19600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        48908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       270351                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.630736                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.357407                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            149191     55.18%     55.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             25758      9.53%     64.71% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             16214      6.00%     70.71% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             25617      9.48%     80.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             21851      8.08%     88.27% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5              6754      2.50%     90.77% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6              4971      1.84%     92.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              5126      1.90%     94.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             14869      5.50%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        270351                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  1865     15.01%     15.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                10074     81.07%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     96.07% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  227      1.83%     97.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 261      2.10%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              259416     58.84%     58.84% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              57678     13.08%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.93% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.93% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              76782     17.42%     89.34% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             46992     10.66%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               440871                       # Type of FU issued
system.cpu00.iq.rate                         1.398596                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     12427                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.028187                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          1164572                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          468172                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       437145                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                62                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               453264                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    34                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            136                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         4339                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1693                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          183                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          188                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1216                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2805                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 731                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            448534                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             276                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               77361                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              47931                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 672                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          595                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          675                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1270                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              439273                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               76261                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1598                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                     123042                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  38463                       # Number of branches executed
system.cpu00.iew.exec_stores                    46781                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.393527                       # Inst execution rate
system.cpu00.iew.wb_sent                       437599                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      437173                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  315480                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  565920                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.386865                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.557464                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         19620                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1125                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       267287                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.604743                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.633415                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       162089     60.64%     60.64% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        30556     11.43%     72.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        14906      5.58%     77.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         2289      0.86%     78.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        10324      3.86%     82.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        14614      5.47%     87.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         5606      2.10%     89.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         1534      0.57%     90.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        25369      9.49%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       267287                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             399654                       # Number of instructions committed
system.cpu00.commit.committedOps               428927                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       119260                       # Number of memory references committed
system.cpu00.commit.loads                       73022                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                    37103                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  392506                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                376                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         252255     58.81%     58.81% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         57409     13.38%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         73022     17.02%     89.22% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46238     10.78%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          428927                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               25369                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     689892                       # The number of ROB reads
system.cpu00.rob.rob_writes                    900178                       # The number of ROB writes
system.cpu00.timesIdled                           442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         44873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    399654                       # Number of Instructions Simulated
system.cpu00.committedOps                      428927                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.788742                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.788742                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             1.267841                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.267841                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 687270                       # number of integer regfile reads
system.cpu00.int_regfile_writes                333280                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1541567                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 207916                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                127116                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2519                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         751.869021                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             77324                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3539                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.849110                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70649250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   751.869021                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.734247                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.734247                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          964                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          247164                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         247164                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        71711                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         71711                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         5468                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5468                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        77179                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          77179                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        77184                       # number of overall hits
system.cpu00.dcache.overall_hits::total         77184                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         3891                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         3891                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        40617                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        40617                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        44508                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        44508                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        44509                       # number of overall misses
system.cpu00.dcache.overall_misses::total        44509                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     55377434                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     55377434                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2089776276                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2089776276                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        18000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2145153710                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2145153710                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2145153710                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2145153710                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        75602                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        75602                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46085                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46085                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       121687                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       121687                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       121693                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       121693                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.051467                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.051467                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.881350                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.881350                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.365758                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.365758                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.365748                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.365748                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 14232.185556                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 14232.185556                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 51450.778639                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 51450.778639                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         9000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 48197.036713                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 48197.036713                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 48195.953852                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 48195.953852                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          962                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    34.357143                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2280                       # number of writebacks
system.cpu00.dcache.writebacks::total            2280                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3201                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3201                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37728                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37728                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        40929                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        40929                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        40929                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        40929                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          690                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2889                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2889                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3579                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3579                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3580                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3580                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     19036778                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     19036778                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    143585231                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    143585231                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        15000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    162622009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    162622009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    162698259                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    162698259                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.009127                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.009127                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.062689                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.062689                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.029412                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.029412                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.029418                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.029418                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 27589.533333                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 27589.533333                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 49700.668397                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 49700.668397                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 45437.834311                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 45437.834311                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 45446.441061                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 45446.441061                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             262                       # number of replacements
system.cpu00.icache.tags.tagsinuse         313.556380                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             47613                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             656                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           72.580793                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   313.556380                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.612415                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.612415                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           97644                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          97644                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        47613                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         47613                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        47613                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          47613                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        47613                       # number of overall hits
system.cpu00.icache.overall_hits::total         47613                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          881                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          881                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          881                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          881                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          881                       # number of overall misses
system.cpu00.icache.overall_misses::total          881                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     57663197                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     57663197                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     57663197                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     57663197                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     57663197                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     57663197                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        48494                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        48494                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        48494                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        48494                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        48494                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        48494                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.018167                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.018167                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.018167                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.018167                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.018167                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.018167                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65451.982974                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65451.982974                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65451.982974                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65451.982974                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65451.982974                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65451.982974                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          223                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          223                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          223                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          658                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          658                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          658                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     44777036                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     44777036                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     44777036                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     44777036                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     44777036                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     44777036                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.013569                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.013569                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.013569                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.013569                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.013569                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68050.206687                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68050.206687                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68050.206687                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68050.206687                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68050.206687                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68050.206687                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 35593                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           35234                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             374                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              30615                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 26149                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           85.412380                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   116                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          89048                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            35637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       330699                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     35593                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            26265                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       49825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   785                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   34472                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            85862                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.869174                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.788853                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  41104     47.87%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    568      0.66%     48.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    172      0.20%     48.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    241      0.28%     49.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    460      0.54%     49.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    238      0.28%     49.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    203      0.24%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  16676     19.42%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  26200     30.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              85862                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.399706                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.713716                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  34239                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                7396                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   41589                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2273                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  364                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               330595                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  364                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  35420                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1809                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1028                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   42635                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4605                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               328138                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 2991                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1054                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            473220                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1613764                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         523322                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              464025                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   9180                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   11288                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              77202                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1429                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             635                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            146                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   325690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  330235                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              77                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        85862                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.846114                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.681194                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              5291      6.16%      6.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             17169     20.00%     26.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7124      8.30%     34.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             21013     24.47%     58.93% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5871      6.84%     65.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              2108      2.46%     68.22% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              3816      4.44%     72.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              8901     10.37%     83.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             14569     16.97%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         85862                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  6753     35.97%     35.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                10623     56.59%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     92.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1373      7.31%     99.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                  23      0.12%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              196864     59.61%     59.61% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              49156     14.89%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.50% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              83015     25.14%     99.64% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1200      0.36%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               330235                       # Type of FU issued
system.cpu01.iq.rate                         3.708506                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     18772                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.056844                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           765181                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          330576                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       322847                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               349007                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1513                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         5960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  364                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   612                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                  95                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            325748                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              73                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               77202                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1429                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  47                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          277                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                354                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              329663                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               82732                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      83894                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  34704                       # Number of branches executed
system.cpu01.iew.exec_stores                     1162                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.702082                       # Inst execution rate
system.cpu01.iew.wb_sent                       322923                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      322847                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  263622                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  387269                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     3.625539                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.680721                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4760                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             346                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        85201                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.766693                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.187366                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         9579     11.24%     11.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        31268     36.70%     47.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2541      2.98%     50.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          931      1.09%     52.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          389      0.46%     52.47% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        13612     15.98%     68.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          449      0.53%     68.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1983      2.33%     71.30% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        24449     28.70%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        85201                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             320316                       # Number of instructions committed
system.cpu01.commit.committedOps               320926                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        76723                       # Number of memory references committed
system.cpu01.commit.loads                       75689                       # Number of loads committed
system.cpu01.commit.membars                        19                       # Number of memory barriers committed
system.cpu01.commit.branches                    34451                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  286538                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 41                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         195048     60.78%     60.78% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         49155     15.32%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.09% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         75689     23.58%     99.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1034      0.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          320926                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               24449                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     386321                       # The number of ROB reads
system.cpu01.rob.rob_writes                    652106                       # The number of ROB writes
system.cpu01.timesIdled                            32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     226175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    320316                       # Number of Instructions Simulated
system.cpu01.committedOps                      320926                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.278000                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.278000                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.597116                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.597116                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 523438                       # number of integer regfile reads
system.cpu01.int_regfile_writes                260336                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 1216980                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 206175                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 84017                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             565                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         126.817498                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             74255                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1134                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           65.480600                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   126.817498                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.123845                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.123845                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          156669                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         156669                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        73583                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         73583                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          665                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          665                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            4                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        74248                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          74248                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        74250                       # number of overall hits
system.cpu01.dcache.overall_hits::total         74250                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         3128                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3128                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          353                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            4                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           10                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            7                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3481                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3481                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3485                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3485                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     36974682                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     36974682                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      7616500                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      7616500                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        41499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        41499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        23498                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        23498                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     44591182                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     44591182                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     44591182                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     44591182                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        76711                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        76711                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        77729                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        77729                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        77735                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        77735                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.040776                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.040776                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.346758                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.346758                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.044784                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.044784                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.044832                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.044832                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 11820.550512                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 11820.550512                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 21576.487252                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 21576.487252                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  4149.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  4149.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6000.142857                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6000.142857                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 12809.877047                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 12809.877047                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 12795.174175                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 12795.174175                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         4124                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          298                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             487                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     8.468172                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          298                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu01.dcache.writebacks::total             249                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         2161                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         2161                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          179                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2340                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2340                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2340                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2340                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          967                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          967                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          174                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            7                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1141                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1141                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1144                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1144                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     12529541                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     12529541                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      2914250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      2914250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        15502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        15502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     15443791                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     15443791                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     15469291                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     15469291                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.012606                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.012606                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.170923                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.170923                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.014679                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.014679                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.014717                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.014717                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 12957.126163                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 12957.126163                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 16748.563218                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 16748.563218                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  2550.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2550.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         5357                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         5357                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 13535.312007                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 13535.312007                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 13522.107517                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 13522.107517                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          12.991977                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             34398                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          649.018868                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    12.991977                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.025375                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.025375                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           68997                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          68997                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        34398                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         34398                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        34398                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          34398                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        34398                       # number of overall hits
system.cpu01.icache.overall_hits::total         34398                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           74                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           74                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           74                       # number of overall misses
system.cpu01.icache.overall_misses::total           74                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4914891                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4914891                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4914891                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4914891                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4914891                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4914891                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        34472                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        34472                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        34472                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        34472                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        34472                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        34472                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.002147                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002147                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.002147                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002147                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.002147                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002147                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 66417.445946                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 66417.445946                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 66417.445946                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 66417.445946                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 66417.445946                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 66417.445946                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           21                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           21                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           53                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3209076                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3209076                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3209076                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3209076                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3209076                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3209076                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001537                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001537                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 60548.603774                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 60548.603774                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 60548.603774                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 60548.603774                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 60548.603774                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 60548.603774                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 37759                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           37398                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             378                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              31624                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 27236                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           86.124462                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          88498                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            35641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       339262                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     37759                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            27350                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       49854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   795                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   34436                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            85900                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.967672                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.796208                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  40245     46.85%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    459      0.53%     47.39% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    150      0.17%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    216      0.25%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    406      0.47%     48.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    194      0.23%     48.51% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    191      0.22%     48.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  16636     19.37%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  27403     31.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              85900                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.426665                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.833556                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  34804                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                5767                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   42892                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2068                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  368                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               339199                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  368                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  35967                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1338                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles          947                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   43756                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3523                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               336720                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 2240                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  600                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            489394                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1655621                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         535092                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              480412                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   8967                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    9894                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              78279                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1473                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             650                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            187                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   334344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  337629                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        13091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        85900                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.930489                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.700376                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4888      5.69%      5.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             16518     19.23%     24.92% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             10142     11.81%     36.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             15336     17.85%     54.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              8484      9.88%     64.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              1804      2.10%     66.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              4147      4.83%     71.38% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              9667     11.25%     82.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             14914     17.36%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         85900                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  7129     45.84%     45.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                 7303     46.96%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     92.80% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1091      7.02%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                  28      0.18%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              204481     60.56%     60.56% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              49156     14.56%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.12% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              82759     24.51%     99.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1233      0.37%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               337629                       # Type of FU issued
system.cpu02.iq.rate                         3.815103                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     15551                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.046059                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           776766                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          339113                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       331558                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               353180                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1484                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         4605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  368                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   438                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                  60                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            334402                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               78279                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1473                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   9                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              337029                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               82455                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             600                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      83642                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  36884                       # Number of branches executed
system.cpu02.iew.exec_stores                     1187                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.808323                       # Inst execution rate
system.cpu02.iew.wb_sent                       331600                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      331558                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  267453                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  397568                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     3.746503                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.672723                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4630                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             349                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        85261                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.866938                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.182607                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         8113      9.52%      9.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        31735     37.22%     46.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2413      2.83%     49.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1013      1.19%     50.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          405      0.48%     51.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        13656     16.02%     67.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          505      0.59%     67.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2199      2.58%     70.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        25222     29.58%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        85261                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             329060                       # Number of instructions committed
system.cpu02.commit.committedOps               329699                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        77843                       # Number of memory references committed
system.cpu02.commit.loads                       76795                       # Number of loads committed
system.cpu02.commit.membars                        20                       # Number of memory barriers committed
system.cpu02.commit.branches                    36635                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  293132                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 44                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         202701     61.48%     61.48% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         49155     14.91%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         76795     23.29%     99.68% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1048      0.32%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          329699                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               25222                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     394238                       # The number of ROB reads
system.cpu02.rob.rob_writes                    669371                       # The number of ROB writes
system.cpu02.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     226725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    329060                       # Number of Instructions Simulated
system.cpu02.committedOps                      329699                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.268942                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.268942                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.718276                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.718276                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 533737                       # number of integer regfile reads
system.cpu02.int_regfile_writes                263571                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 1242183                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 219184                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 85005                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             703                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         128.633069                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             75567                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1273                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           59.361351                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   128.633069                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.125618                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.125618                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          159012                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         159012                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        75034                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         75034                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          531                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          531                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data        75565                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          75565                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        75567                       # number of overall hits
system.cpu02.dcache.overall_hits::total         75567                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2766                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2766                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          505                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            4                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           10                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3271                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3271                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3275                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3275                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     28302391                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     28302391                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      9113746                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      9113746                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        45999                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        45999                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        13000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data         7000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total         7000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     37416137                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     37416137                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     37416137                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     37416137                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        77800                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        77800                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1036                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1036                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        78836                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        78836                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        78842                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        78842                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.035553                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.035553                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.487452                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.487452                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.041491                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.041491                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.041539                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.041539                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 10232.245481                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 10232.245481                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 18047.021782                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 18047.021782                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  4599.900000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  4599.900000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         3250                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         3250                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 11438.745644                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 11438.745644                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 11424.774656                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 11424.774656                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2786                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          390                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             444                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     6.274775                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          390                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          275                       # number of writebacks
system.cpu02.dcache.writebacks::total             275                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1729                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1729                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          255                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1984                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1984                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1984                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1984                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1037                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1037                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          250                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          250                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1287                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1287                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1290                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      9738542                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      9738542                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      3570002                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      3570002                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     13308544                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     13308544                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     13325044                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     13325044                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.013329                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.013329                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.241313                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.241313                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.016325                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.016325                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.016362                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.016362                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data  9391.072324                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total  9391.072324                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 14280.008000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 14280.008000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  3000.100000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.100000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2125                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 10340.749029                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 10340.749029                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 10329.491473                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 10329.491473                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          13.092560                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             34357                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          592.362069                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    13.092560                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.025571                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.025571                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           68930                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          68930                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        34357                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         34357                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        34357                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          34357                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        34357                       # number of overall hits
system.cpu02.icache.overall_hits::total         34357                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           79                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           79                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           79                       # number of overall misses
system.cpu02.icache.overall_misses::total           79                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4025674                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4025674                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4025674                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4025674                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4025674                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4025674                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        34436                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        34436                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        34436                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        34436                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        34436                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        34436                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.002294                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002294                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.002294                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002294                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.002294                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002294                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 50957.898734                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 50957.898734                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 50957.898734                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 50957.898734                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 50957.898734                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 50957.898734                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           58                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           58                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           58                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2636063                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2636063                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2636063                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2636063                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2636063                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2636063                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001684                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001684                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 45449.362069                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 45449.362069                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 45449.362069                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 45449.362069                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 45449.362069                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 45449.362069                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 38769                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           38415                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             378                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              32282                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 27733                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           85.908556                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          88158                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            35525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       343310                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     38769                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            27843                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       50042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   795                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   34422                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            85972                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            4.011411                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.799591                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  39894     46.40%     46.40% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    443      0.52%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    127      0.15%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    182      0.21%     47.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    376      0.44%     47.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    169      0.20%     47.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    158      0.18%     48.10% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  16655     19.37%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  27968     32.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              85972                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.439767                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.894258                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  35032                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                5097                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   43517                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1957                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  368                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                173                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               343295                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  368                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  36167                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1044                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles          899                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   44310                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3183                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               340846                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 2004                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  548                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            497124                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1675751                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         540777                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              488182                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   8939                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    9301                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              78792                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1473                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             646                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            197                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   338458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  341098                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              58                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        12965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        85972                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.967548                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.690987                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              4521      5.26%      5.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             16449     19.13%     24.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              8541      9.93%     34.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             18620     21.66%     55.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              6914      8.04%     64.03% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              1655      1.93%     65.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              4137      4.81%     70.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             10126     11.78%     82.54% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             15009     17.46%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         85972                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  7490     43.28%     43.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                 8884     51.34%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     94.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  901      5.21%     99.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  29      0.17%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              208110     61.01%     61.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              49156     14.41%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.42% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              82603     24.22%     99.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1229      0.36%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               341098                       # Type of FU issued
system.cpu03.iq.rate                         3.869167                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     17304                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050730                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           785530                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          343197                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       335708                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               358402                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1481                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         3935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  368                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   395                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                  25                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            338511                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              50                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               78792                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1473                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   3                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          279                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              340509                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               82300                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             589                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      83483                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  37922                       # Number of branches executed
system.cpu03.iew.exec_stores                     1183                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.862486                       # Inst execution rate
system.cpu03.iew.wb_sent                       335754                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      335708                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  272144                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  405186                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     3.808026                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.671652                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4605                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             349                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        85334                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.912075                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.183123                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         7586      8.89%      8.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        31848     37.32%     46.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2391      2.80%     49.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          999      1.17%     50.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          357      0.42%     50.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        13715     16.07%     66.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          545      0.64%     67.31% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         2211      2.59%     69.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        25682     30.10%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        85334                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             333194                       # Number of instructions committed
system.cpu03.commit.committedOps               333833                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        78357                       # Number of memory references committed
system.cpu03.commit.loads                       77311                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                    37669                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  296232                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 44                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         206321     61.80%     61.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         49155     14.72%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         77311     23.16%     99.69% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1046      0.31%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          333833                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               25682                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     397960                       # The number of ROB reads
system.cpu03.rob.rob_writes                    677597                       # The number of ROB writes
system.cpu03.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     227065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    333194                       # Number of Instructions Simulated
system.cpu03.committedOps                      333833                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.264585                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.264585                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.779510                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.779510                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 538643                       # number of integer regfile reads
system.cpu03.int_regfile_writes                265128                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 1254168                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 225418                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 85516                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             692                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         128.723671                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             76163                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           60.303246                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   128.723671                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.125707                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.125707                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          160028                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         160028                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        75643                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         75643                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          516                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          516                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            1                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        76159                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          76159                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        76161                       # number of overall hits
system.cpu03.dcache.overall_hits::total         76161                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2672                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2672                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          520                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          520                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            4                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            6                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3192                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3192                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3196                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3196                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     25675632                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     25675632                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      9541250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      9541250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        25497                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        25497                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data         8500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        21499                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        21499                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     35216882                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     35216882                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     35216882                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     35216882                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        78315                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        78315                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1036                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1036                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        79351                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        79351                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        79357                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        79357                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.034119                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.034119                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.501931                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.501931                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.040226                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040226                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.040274                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040274                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data  9609.143713                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total  9609.143713                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 18348.557692                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 18348.557692                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  4249.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  4249.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         1700                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         1700                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 11032.857769                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 11032.857769                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 11019.049437                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 11019.049437                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2441                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          200                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             379                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     6.440633                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu03.dcache.writebacks::total             264                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1651                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          264                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1915                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1915                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1915                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1915                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1021                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          256                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            6                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1277                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1280                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1280                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      9066554                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      9066554                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      3721500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      3721500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        15503                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        15503                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        16001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        16001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     12788054                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     12788054                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     12804554                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     12804554                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.013037                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.013037                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.247104                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.247104                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.016093                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.016093                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.016130                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.016130                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data  8880.072478                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total  8880.072478                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 14537.109375                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 14537.109375                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  2583.833333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2583.833333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1100                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1100                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 10014.137823                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 10014.137823                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 10003.557812                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 10003.557812                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          13.348848                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             34337                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              59                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          581.983051                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    13.348848                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.026072                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.026072                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           68903                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          68903                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        34337                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         34337                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        34337                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          34337                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        34337                       # number of overall hits
system.cpu03.icache.overall_hits::total         34337                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           85                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           85                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           85                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           85                       # number of overall misses
system.cpu03.icache.overall_misses::total           85                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4143883                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4143883                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4143883                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4143883                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4143883                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4143883                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        34422                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        34422                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        34422                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        34422                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        34422                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        34422                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.002469                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002469                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.002469                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002469                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.002469                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002469                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 48751.564706                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 48751.564706                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 48751.564706                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 48751.564706                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 48751.564706                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 48751.564706                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           26                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           26                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           59                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           59                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           59                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2541573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2541573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2541573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2541573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2541573                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2541573                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001714                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001714                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001714                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001714                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 43077.508475                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 43077.508475                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 43077.508475                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 43077.508475                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 43077.508475                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 43077.508475                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 38684                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           38320                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             379                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              32329                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 27690                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           85.650654                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          87584                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            35387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       342944                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     38684                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            27804                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       50155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   797                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   34435                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            85948                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            4.008424                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.797941                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  39870     46.39%     46.39% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    461      0.54%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    127      0.15%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    201      0.23%     47.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    389      0.45%     47.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    186      0.22%     47.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    174      0.20%     48.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  16652     19.37%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  27888     32.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              85948                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.441679                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.915601                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  35065                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                5099                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   43449                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1966                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  368                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               342844                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  368                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  36219                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   935                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles          958                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   44231                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3236                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               340397                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 2099                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  484                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            496291                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1673558                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         540142                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              487285                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   8991                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    9284                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              78750                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1468                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             652                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            187                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   338014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  341215                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              63                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        13078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        85948                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.970017                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.693235                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4422      5.14%      5.14% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             16511     19.21%     24.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              9321     10.84%     35.20% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             17077     19.87%     55.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              7696      8.95%     64.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1690      1.97%     65.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              4077      4.74%     70.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             10097     11.75%     82.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             15057     17.52%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         85948                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  7445     45.56%     45.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                 7817     47.84%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     93.40% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1050      6.43%     99.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                  29      0.18%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              207693     60.87%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              49156     14.41%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.27% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              83135     24.36%     99.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1231      0.36%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               341215                       # Type of FU issued
system.cpu04.iq.rate                         3.895860                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     16341                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.047891                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           784782                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          342787                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       335259                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               357556                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1498                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         4525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  368                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   353                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                  52                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            338070                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               78750                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1468                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  29                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              340649                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               82832                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             566                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      84019                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  37802                       # Number of branches executed
system.cpu04.iew.exec_stores                     1187                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.889398                       # Inst execution rate
system.cpu04.iew.wb_sent                       335304                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      335259                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  270941                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  403566                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     3.827857                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.671367                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4644                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             349                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        85306                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.907826                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.175027                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         7279      8.53%      8.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        32191     37.74%     46.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2358      2.76%     49.03% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1027      1.20%     50.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          378      0.44%     50.68% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        13800     16.18%     66.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          559      0.66%     67.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         2205      2.58%     70.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        25509     29.90%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        85306                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             332722                       # Number of instructions committed
system.cpu04.commit.committedOps               333361                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        78298                       # Number of memory references committed
system.cpu04.commit.loads                       77252                       # Number of loads committed
system.cpu04.commit.membars                        20                       # Number of memory barriers committed
system.cpu04.commit.branches                    37551                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  295878                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 44                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         205908     61.77%     61.77% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         49155     14.75%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         77252     23.17%     99.69% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1046      0.31%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          333361                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               25509                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     397672                       # The number of ROB reads
system.cpu04.rob.rob_writes                    676726                       # The number of ROB writes
system.cpu04.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     227639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    332722                       # Number of Instructions Simulated
system.cpu04.committedOps                      333361                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.263235                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.263235                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.798890                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.798890                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 538726                       # number of integer regfile reads
system.cpu04.int_regfile_writes                264974                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 1254414                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 224698                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 85461                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             707                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         128.598466                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             76236                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1278                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           59.652582                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   128.598466                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.125584                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.125584                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          159922                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         159922                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        75724                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         75724                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          510                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          510                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        76234                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          76234                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        76236                       # number of overall hits
system.cpu04.dcache.overall_hits::total         76236                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2534                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2534                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          526                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          526                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            4                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            7                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3060                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3060                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3064                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3064                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     23595390                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     23595390                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      9372246                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      9372246                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        29499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        29499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     32967636                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     32967636                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     32967636                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     32967636                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        78258                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        78258                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1036                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1036                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        79294                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        79294                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        79300                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        79300                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.032380                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.032380                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.507722                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.507722                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.038591                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.038591                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.038638                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.038638                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data  9311.519337                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total  9311.519337                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 17817.958175                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 17817.958175                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4214.142857                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4214.142857                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 10773.737255                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 10773.737255                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 10759.672324                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 10759.672324                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2734                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             425                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     6.432941                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu04.dcache.writebacks::total             253                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1502                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1502                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          267                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1769                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1769                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1769                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1769                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1032                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          259                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1291                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1291                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1294                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1294                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      9293050                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      9293050                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      3729752                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      3729752                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        18001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        18001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     13022802                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     13022802                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     13039302                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     13039302                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.013187                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.016281                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.016281                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.016318                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.016318                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data  9004.893411                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total  9004.893411                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 14400.586873                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 14400.586873                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  2571.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2571.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 10087.375678                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 10087.375678                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 10076.740340                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 10076.740340                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          13.308970                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             34353                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          592.293103                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    13.308970                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.025994                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.025994                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           68928                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          68928                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        34353                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         34353                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        34353                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          34353                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        34353                       # number of overall hits
system.cpu04.icache.overall_hits::total         34353                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           82                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           82                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           82                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           82                       # number of overall misses
system.cpu04.icache.overall_misses::total           82                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3671436                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3671436                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3671436                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3671436                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3671436                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3671436                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        34435                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        34435                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        34435                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        34435                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        34435                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        34435                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.002381                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002381                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.002381                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002381                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.002381                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002381                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 44773.609756                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 44773.609756                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 44773.609756                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 44773.609756                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 44773.609756                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 44773.609756                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           24                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           24                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           58                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           58                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           58                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2109304                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2109304                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2109304                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2109304                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2109304                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2109304                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.001684                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.001684                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 36367.310345                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 36367.310345                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 36367.310345                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 36367.310345                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 36367.310345                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 36367.310345                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 38120                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           37747                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             382                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              31714                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 27413                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           86.438166                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          87040                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            35389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       340786                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     38120                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            27525                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       49833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   803                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   34448                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            85631                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.998926                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.800195                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  39931     46.63%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    375      0.44%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    114      0.13%     47.20% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    184      0.21%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    376      0.44%     47.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    175      0.20%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    146      0.17%     48.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  16618     19.41%     67.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  27712     32.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              85631                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.437960                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.915280                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  35140                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                4951                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   43361                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1807                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  371                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               340788                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  371                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  36244                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   952                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1213                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   44035                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2815                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               338222                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 1750                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  426                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            492062                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1662945                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         537152                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              483130                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   8929                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               44                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           43                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    8523                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              78463                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1476                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             651                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            195                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   335726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  337506                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              71                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        13104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        85631                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.941400                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.694387                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4715      5.51%      5.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             16453     19.21%     24.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              8241      9.62%     34.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             19329     22.57%     56.92% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              6525      7.62%     64.54% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1568      1.83%     66.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              4029      4.71%     71.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              9698     11.33%     82.40% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             15073     17.60%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         85631                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  6889     41.31%     41.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                 9062     54.34%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     95.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  694      4.16%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  31      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              205693     60.94%     60.94% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              49156     14.56%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.51% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              81419     24.12%     99.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1238      0.37%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               337506                       # Type of FU issued
system.cpu05.iq.rate                         3.877597                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     16676                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049409                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           777390                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          340435                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       332965                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               354182                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1484                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         3088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  371                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   371                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  38                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            335791                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              57                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               78463                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1476                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  11                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          282                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                360                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              336931                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               81116                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             575                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      82309                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  37226                       # Number of branches executed
system.cpu05.iew.exec_stores                     1193                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.870990                       # Inst execution rate
system.cpu05.iew.wb_sent                       333013                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      332965                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  270385                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  401252                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     3.825425                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.673853                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4565                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        85001                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.895872                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.178211                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         7496      8.82%      8.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        32033     37.69%     46.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         2302      2.71%     49.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          989      1.16%     50.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          315      0.37%     50.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        13740     16.16%     66.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          628      0.74%     67.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         2163      2.54%     70.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        25335     29.81%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        85001                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             330514                       # Number of instructions committed
system.cpu05.commit.committedOps               331153                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        78033                       # Number of memory references committed
system.cpu05.commit.loads                       76979                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                    36997                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  294224                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 44                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         203965     61.59%     61.59% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         49155     14.84%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         76979     23.25%     99.68% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1054      0.32%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          331153                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               25335                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     395254                       # The number of ROB reads
system.cpu05.rob.rob_writes                    672148                       # The number of ROB writes
system.cpu05.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     228183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    330514                       # Number of Instructions Simulated
system.cpu05.committedOps                      331153                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.263347                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.263347                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.797266                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.797266                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 533884                       # number of integer regfile reads
system.cpu05.int_regfile_writes                264121                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 1242423                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 221251                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 85192                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             696                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         129.284595                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             75887                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1270                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           59.753543                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   129.284595                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126254                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.126254                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          159369                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         159369                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        75376                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         75376                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          506                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          506                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        75882                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          75882                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        75884                       # number of overall hits
system.cpu05.dcache.overall_hits::total         75884                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2592                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2592                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          530                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            4                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           15                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3122                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3122                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3126                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3126                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     22468414                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     22468414                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      8915000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      8915000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        88997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        88997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     31383414                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     31383414                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     31383414                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     31383414                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        77968                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        77968                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        79004                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        79004                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        79010                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        79010                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.033244                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.033244                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.511583                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.511583                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.039517                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.039517                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.039565                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.039565                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data  8668.369599                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total  8668.369599                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 16820.754717                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 16820.754717                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  5933.133333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  5933.133333                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 10052.342729                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 10052.342729                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 10039.479846                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 10039.479846                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2047                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             283                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     7.233216                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu05.dcache.writebacks::total             262                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1562                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1562                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          269                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1831                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1831                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1831                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1831                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1030                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1030                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          261                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           15                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1291                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1291                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1294                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1294                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      8060539                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      8060539                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      3560000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      3560000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        65503                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        65503                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     11620539                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     11620539                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     11637039                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     11637039                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.013211                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.013211                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.251931                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.251931                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.016341                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.016341                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.016378                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.016378                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data  7825.766019                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total  7825.766019                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 13639.846743                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 13639.846743                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         5500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  4366.866667                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4366.866667                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data  9001.192099                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total  9001.192099                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data  8993.074961                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total  8993.074961                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          13.500785                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             34377                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          603.105263                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    13.500785                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.026369                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.026369                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           68953                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          68953                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        34377                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         34377                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        34377                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          34377                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        34377                       # number of overall hits
system.cpu05.icache.overall_hits::total         34377                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           71                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           71                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           71                       # number of overall misses
system.cpu05.icache.overall_misses::total           71                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2021987                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2021987                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2021987                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2021987                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2021987                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2021987                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        34448                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        34448                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        34448                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        34448                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        34448                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        34448                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.002061                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.002061                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002061                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.002061                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002061                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 28478.690141                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 28478.690141                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 28478.690141                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 28478.690141                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 28478.690141                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 28478.690141                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           14                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           14                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           14                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           57                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           57                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1604513                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1604513                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1604513                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1604513                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1604513                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1604513                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001655                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001655                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001655                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001655                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 28149.350877                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 28149.350877                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 28149.350877                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 28149.350877                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 28149.350877                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 28149.350877                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 36954                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           36589                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             383                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              30774                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 26815                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           87.135244                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          86496                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            35348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       336106                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     36954                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            26922                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       49318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   803                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   34432                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            85075                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.969733                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.795367                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  39834     46.82%     46.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    453      0.53%     47.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    137      0.16%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    220      0.26%     47.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    395      0.46%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    194      0.23%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    167      0.20%     48.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  16614     19.53%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  27061     31.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              85075                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.427234                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.885798                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  34783                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                5346                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   42623                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1951                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  371                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               336151                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  371                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  35911                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1032                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles          996                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   43417                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3347                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               333629                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 2110                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  651                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            483483                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1640575                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         530848                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              474479                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   8989                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    9233                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              77882                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1453                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             643                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            175                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   331130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  334193                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              61                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        12999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        85075                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.928216                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.682602                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4510      5.30%      5.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             16585     19.49%     24.80% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7086      8.33%     33.12% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             21576     25.36%     58.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5425      6.38%     64.86% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1730      2.03%     66.90% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              3800      4.47%     71.36% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              9346     10.99%     82.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             15017     17.65%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         85075                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6861     37.46%     37.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                10432     56.95%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     94.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  996      5.44%     99.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  28      0.15%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              201719     60.36%     60.36% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              49156     14.71%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.07% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              82109     24.57%     99.64% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1209      0.36%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               334193                       # Type of FU issued
system.cpu06.iq.rate                         3.863682                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     18317                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.054810                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           771839                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          335888                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       328360                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               352510                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1500                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         4364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  371                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   417                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  64                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            331186                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              65                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               77882                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1453                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  23                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              333595                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               81802                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             598                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      82967                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  36096                       # Number of branches executed
system.cpu06.iew.exec_stores                     1165                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.856768                       # Inst execution rate
system.cpu06.iew.wb_sent                       328405                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      328360                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  268148                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  395659                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     3.796245                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.677725                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4629                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             353                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        84436                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.866739                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.173491                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         7667      9.08%      9.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        31739     37.59%     46.67% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2461      2.91%     49.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1008      1.19%     50.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          304      0.36%     51.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        13787     16.33%     67.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          547      0.65%     68.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2010      2.38%     70.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        24913     29.51%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        84436                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             325882                       # Number of instructions committed
system.cpu06.commit.committedOps               326492                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        77410                       # Number of memory references committed
system.cpu06.commit.loads                       76382                       # Number of loads committed
system.cpu06.commit.membars                        19                       # Number of memory barriers committed
system.cpu06.commit.branches                    35844                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  290711                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 41                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         199927     61.23%     61.23% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         49155     15.06%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         76382     23.39%     99.69% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1028      0.31%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          326492                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               24913                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     390527                       # The number of ROB reads
system.cpu06.rob.rob_writes                    662955                       # The number of ROB writes
system.cpu06.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     228727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    325882                       # Number of Instructions Simulated
system.cpu06.committedOps                      326492                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.265421                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.265421                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.767596                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.767596                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 529104                       # number of integer regfile reads
system.cpu06.int_regfile_writes                262343                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 1230633                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 214498                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 84549                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             703                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         128.809196                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             75226                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1276                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           58.954545                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   128.809196                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.125790                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.125790                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          158151                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         158151                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        74736                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         74736                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          488                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          488                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data        75224                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          75224                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        75226                       # number of overall hits
system.cpu06.dcache.overall_hits::total         75226                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2654                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2654                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          530                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            4                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            8                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3184                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3184                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3188                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3188                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     25097164                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     25097164                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      9275500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      9275500                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        35996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        35996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     34372664                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     34372664                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     34372664                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     34372664                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        77390                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        77390                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        78408                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        78408                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        78414                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        78414                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.034294                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.034294                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.520629                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.520629                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.040608                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.040608                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.040656                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.040656                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data  9456.354182                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total  9456.354182                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 17500.943396                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 17500.943396                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  4499.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  4499.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 10795.434673                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 10795.434673                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 10781.889586                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 10781.889586                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2751                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             417                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     6.597122                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu06.dcache.writebacks::total             267                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1624                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1624                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          269                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1893                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1893                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1893                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1893                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1030                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1030                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          261                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1291                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1291                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1294                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1294                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      9532539                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      9532539                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      3689750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      3689750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        23004                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        23004                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     13222289                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     13222289                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     13238789                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     13238789                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.013309                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.013309                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.256385                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.256385                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.016465                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.016465                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.016502                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.016502                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data  9254.892233                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total  9254.892233                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 14136.973180                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 14136.973180                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  2875.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2875.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 10241.896979                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 10241.896979                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 10230.903400                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 10230.903400                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          13.450058                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             34359                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          592.396552                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    13.450058                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.026270                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.026270                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           68922                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          68922                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        34359                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         34359                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        34359                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          34359                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        34359                       # number of overall hits
system.cpu06.icache.overall_hits::total         34359                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           73                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           73                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           73                       # number of overall misses
system.cpu06.icache.overall_misses::total           73                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2079168                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2079168                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2079168                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2079168                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2079168                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2079168                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        34432                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        34432                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        34432                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        34432                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        34432                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        34432                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.002120                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002120                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.002120                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002120                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.002120                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002120                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 28481.753425                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 28481.753425                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 28481.753425                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 28481.753425                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 28481.753425                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 28481.753425                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           15                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           15                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           58                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           58                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1491302                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1491302                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1491302                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1491302                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1491302                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1491302                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001684                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001684                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 25712.103448                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 25712.103448                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 25712.103448                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 25712.103448                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 25712.103448                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 25712.103448                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 35790                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           35439                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             377                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              29541                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 26230                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           88.791849                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   100                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          85778                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            35267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       331420                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     35790                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            26330                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       48629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   791                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   34400                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            84299                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.950201                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.794583                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  39683     47.07%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    456      0.54%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    120      0.14%     47.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    199      0.24%     47.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    390      0.46%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    168      0.20%     48.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    155      0.18%     48.84% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  16649     19.75%     68.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  26479     31.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              84299                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.417240                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.863695                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  34741                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                5198                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   42176                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1818                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  365                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               331493                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 123                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  365                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  35790                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1227                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles          845                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   42907                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3164                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               329012                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 2072                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  537                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            474927                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1618093                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         524560                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              466082                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   8842                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    8660                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              77313                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1452                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             632                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            178                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   326582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                40                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  329124                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              59                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        84299                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.904246                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.682882                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4482      5.32%      5.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             16668     19.77%     25.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              7428      8.81%     33.90% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             20636     24.48%     58.38% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5968      7.08%     65.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1689      2.00%     67.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              3636      4.31%     71.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              8777     10.41%     82.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             15015     17.81%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         84299                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  6482     37.78%     37.78% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                 9767     56.92%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     94.70% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  882      5.14%     99.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                  27      0.16%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              197731     60.08%     60.08% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              49156     14.94%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.01% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              81034     24.62%     99.63% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1203      0.37%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               329124                       # Type of FU issued
system.cpu07.iq.rate                         3.836928                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     17158                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.052132                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           759764                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          331258                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       323828                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               346282                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1494                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          428                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         3854                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  365                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   446                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                  52                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            326625                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               77313                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1452                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          278                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                355                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              328563                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               80728                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             561                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      81887                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  34953                       # Number of branches executed
system.cpu07.iew.exec_stores                     1159                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.830388                       # Inst execution rate
system.cpu07.iew.wb_sent                       323874                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      323828                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  264226                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  388444                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     3.775187                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.680216                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4552                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             347                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        83673                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.848314                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.171555                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         7707      9.21%      9.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        31614     37.78%     46.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2340      2.80%     49.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1000      1.20%     50.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          323      0.39%     51.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        13638     16.30%     67.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          599      0.72%     68.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1986      2.37%     70.76% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        24466     29.24%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        83673                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             321390                       # Number of instructions committed
system.cpu07.commit.committedOps               322000                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        76843                       # Number of memory references committed
system.cpu07.commit.loads                       75819                       # Number of loads committed
system.cpu07.commit.membars                        19                       # Number of memory barriers committed
system.cpu07.commit.branches                    34722                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  287341                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 41                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         196002     60.87%     60.87% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         49155     15.27%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         75819     23.55%     99.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         1024      0.32%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          322000                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               24466                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     385642                       # The number of ROB reads
system.cpu07.rob.rob_writes                    653812                       # The number of ROB writes
system.cpu07.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     229445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    321390                       # Number of Instructions Simulated
system.cpu07.committedOps                      322000                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.266897                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.266897                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.746765                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.746765                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 522310                       # number of integer regfile reads
system.cpu07.int_regfile_writes                260649                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 1213800                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 207688                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 83963                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             696                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         128.195907                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             74599                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1266                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           58.924961                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   128.195907                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.125191                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.125191                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          156990                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         156990                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        74109                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         74109                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          488                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          488                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data        74597                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          74597                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        74599                       # number of overall hits
system.cpu07.dcache.overall_hits::total         74599                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2715                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2715                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          530                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            4                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3245                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3245                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3249                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3249                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     26961928                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     26961928                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     10077744                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     10077744                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        13000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        14000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     37039672                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     37039672                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     37039672                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     37039672                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        76824                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        76824                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        77842                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        77842                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        77848                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        77848                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.035341                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.035341                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.520629                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.520629                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.041687                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.041687                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.041735                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.041735                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data  9930.728545                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total  9930.728545                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 19014.611321                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 19014.611321                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4333.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4333.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  4666.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  4666.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 11414.382743                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 11414.382743                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 11400.329948                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 11400.329948                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2782                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             350                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     7.948571                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          205                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          276                       # number of writebacks
system.cpu07.dcache.writebacks::total             276                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1699                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1699                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          269                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1968                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1968                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1968                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1968                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1016                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1016                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          261                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1277                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1280                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1280                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      9479035                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      9479035                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3962253                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3962253                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data         8500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total         8500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     13441288                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     13441288                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     13458788                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     13458788                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.013225                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.013225                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.256385                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.256385                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.016405                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.016405                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.016442                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.016442                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data  9329.758858                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total  9329.758858                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 15181.045977                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 15181.045977                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 10525.675803                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 10525.675803                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 10514.678125                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 10514.678125                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          13.148864                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             34331                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          591.913793                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.148864                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.025681                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.025681                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           68858                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          68858                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        34331                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         34331                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        34331                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          34331                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        34331                       # number of overall hits
system.cpu07.icache.overall_hits::total         34331                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           69                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           69                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           69                       # number of overall misses
system.cpu07.icache.overall_misses::total           69                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1763684                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1763684                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1763684                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1763684                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1763684                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1763684                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        34400                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        34400                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        34400                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        34400                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        34400                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        34400                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.002006                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002006                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.002006                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002006                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.002006                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002006                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 25560.637681                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 25560.637681                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 25560.637681                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 25560.637681                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 25560.637681                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 25560.637681                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           58                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           58                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           58                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1578816                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1578816                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1578816                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1578816                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1578816                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1578816                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001686                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001686                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001686                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001686                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 27220.965517                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 27220.965517                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 27220.965517                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 27220.965517                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 27220.965517                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 27220.965517                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 32671                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           32294                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             379                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              27667                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 24664                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           89.145914                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          85245                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            35320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       319046                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     32671                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            24776                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       48002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   791                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   34461                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            83725                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.829454                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.780398                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  40353     48.20%     48.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    625      0.75%     48.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    181      0.22%     49.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    247      0.30%     49.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    446      0.53%     49.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    243      0.29%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    212      0.25%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  16722     19.97%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  24696     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              83725                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.383260                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.742695                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  34234                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                6711                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   40429                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1984                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  366                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                178                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               319021                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  366                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  35288                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  1562                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1009                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   41330                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                4169                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               316586                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 2815                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  920                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            451513                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1557476                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         507451                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              442451                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   9047                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9738                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              75745                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1422                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             620                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            136                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   314035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  318787                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        13239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        83725                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.807549                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.678495                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4979      5.95%      5.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             16952     20.25%     26.19% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              8039      9.60%     35.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             19557     23.36%     59.15% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              6669      7.97%     67.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2013      2.40%     69.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              3016      3.60%     73.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              7751      9.26%     82.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             14749     17.62%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         83725                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  6134     36.55%     36.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                 9221     54.94%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     91.49% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1402      8.35%     99.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                  27      0.16%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              186739     58.58%     58.58% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              49156     15.42%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              81716     25.63%     99.63% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1176      0.37%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               318787                       # Type of FU issued
system.cpu08.iq.rate                         3.739656                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     16784                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.052650                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           738156                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          318862                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       311277                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               335571                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1528                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          426                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         6117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  366                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   447                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 269                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            314096                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               75745                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1422                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 224                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              318250                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               81411                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             537                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      82543                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  31818                       # Number of branches executed
system.cpu08.iew.exec_stores                     1132                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.733357                       # Inst execution rate
system.cpu08.iew.wb_sent                       311343                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      311277                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  254113                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  368939                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     3.651557                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.688767                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4678                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             350                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        83077                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.723510                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.167099                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         9089     10.94%     10.94% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        31098     37.43%     48.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2470      2.97%     51.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1113      1.34%     52.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          355      0.43%     53.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        13439     16.18%     69.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          503      0.61%     69.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1752      2.11%     72.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        23258     28.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        83077                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             308786                       # Number of instructions committed
system.cpu08.commit.committedOps               309338                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        75213                       # Number of memory references committed
system.cpu08.commit.loads                       74217                       # Number of loads committed
system.cpu08.commit.membars                        17                       # Number of memory barriers committed
system.cpu08.commit.branches                    31575                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  277816                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 35                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         184970     59.80%     59.80% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         49155     15.89%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         74217     23.99%     99.68% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          996      0.32%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          309338                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               23258                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     373744                       # The number of ROB reads
system.cpu08.rob.rob_writes                    628762                       # The number of ROB writes
system.cpu08.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     229978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    308786                       # Number of Instructions Simulated
system.cpu08.committedOps                      309338                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.276065                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.276065                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.622336                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.622336                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 507771                       # number of integer regfile reads
system.cpu08.int_regfile_writes                255987                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 1178274                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 188856                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 82400                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             699                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         126.690030                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             72878                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1269                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           57.429472                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   126.690030                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.123721                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.123721                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          153773                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         153773                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        72426                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         72426                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          450                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          450                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        72876                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          72876                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        72878                       # number of overall hits
system.cpu08.dcache.overall_hits::total         72878                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2811                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2811                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          532                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           11                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3343                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3343                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3347                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3347                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     31269689                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     31269689                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     10059250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     10059250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        52499                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        52499                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data         9000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total         9000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     41328939                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     41328939                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     41328939                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     41328939                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        75237                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        75237                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          982                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          982                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        76219                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        76219                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        76225                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        76225                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.037362                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.037362                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.541752                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.541752                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.043860                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.043860                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.043909                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.043909                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 11124.044468                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 11124.044468                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 18908.364662                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 18908.364662                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4772.636364                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4772.636364                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 12362.829494                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 12362.829494                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 12348.054676                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 12348.054676                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         4019                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             489                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     8.218814                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          293                       # number of writebacks
system.cpu08.dcache.writebacks::total             293                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1796                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1796                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          270                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2066                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2066                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2066                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2066                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1015                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1015                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          262                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           11                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1277                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1280                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1280                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     11997533                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     11997533                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      3943250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      3943250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        35001                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        35001                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     15940783                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     15940783                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     15957283                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     15957283                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.013491                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.013491                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.016754                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.016754                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.016792                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.016792                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 11820.229557                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 11820.229557                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 15050.572519                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 15050.572519                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  3181.909091                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3181.909091                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 12482.993735                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 12482.993735                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 12466.627344                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 12466.627344                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          13.021583                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             34395                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          614.196429                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    13.021583                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.025433                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.025433                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           68978                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          68978                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        34395                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         34395                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        34395                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          34395                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        34395                       # number of overall hits
system.cpu08.icache.overall_hits::total         34395                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           66                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           66                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           66                       # number of overall misses
system.cpu08.icache.overall_misses::total           66                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1747191                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1747191                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1747191                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1747191                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1747191                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1747191                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        34461                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        34461                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        34461                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        34461                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        34461                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        34461                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001915                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001915                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001915                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001915                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001915                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001915                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 26472.590909                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 26472.590909                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 26472.590909                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 26472.590909                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 26472.590909                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 26472.590909                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           10                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           10                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           56                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           56                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           56                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1573309                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1573309                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1573309                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1573309                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1573309                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1573309                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001625                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001625                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001625                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001625                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 28094.803571                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 28094.803571                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 28094.803571                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 28094.803571                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 28094.803571                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 28094.803571                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 32635                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           32287                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             372                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              27105                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 24643                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           90.916805                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   121                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          84700                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            35255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       318753                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     32635                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            24764                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       47535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   775                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   34426                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            83185                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.850273                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.783010                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  39935     48.01%     48.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    608      0.73%     48.74% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    175      0.21%     48.95% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    202      0.24%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    407      0.49%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    210      0.25%     49.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    200      0.24%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  16741     20.13%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  24707     29.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              83185                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.385301                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.763318                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  34551                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                5879                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   40661                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1736                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  357                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               318818                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  357                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  35528                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  1549                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles          865                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   41381                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3504                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               316390                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 2565                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  488                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            451325                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1556551                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         507168                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              442472                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   8850                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    8498                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              75740                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1425                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             620                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            129                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   313969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  317807                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        13156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        83185                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.820484                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.673159                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4685      5.63%      5.63% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             16847     20.25%     25.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              6336      7.62%     33.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             23339     28.06%     61.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4686      5.63%     67.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1897      2.28%     69.47% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2719      3.27%     72.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              7680      9.23%     81.97% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             14996     18.03%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         83185                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  6138     33.07%     33.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                11223     60.47%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     93.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1176      6.34%     99.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  24      0.13%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              186689     58.74%     58.74% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              49156     15.47%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              80786     25.42%     99.63% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1176      0.37%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               317807                       # Type of FU issued
system.cpu09.iq.rate                         3.752149                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     18561                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.058403                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           737417                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          318719                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       311202                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               336368                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1526                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         5192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  357                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   418                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 168                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            314022                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              30                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               75740                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1425                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 130                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          275                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                349                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              317252                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               80485                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             555                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      81615                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  31806                       # Number of branches executed
system.cpu09.iew.exec_stores                     1130                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.745596                       # Inst execution rate
system.cpu09.iew.wb_sent                       311268                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      311202                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  255982                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  370706                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     3.674168                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.690526                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4609                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             342                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        82550                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.747208                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.154781                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         8214      9.95%      9.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        31401     38.04%     47.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2573      3.12%     51.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1060      1.28%     52.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          245      0.30%     52.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        13717     16.62%     69.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          537      0.65%     69.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1606      1.95%     71.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        23197     28.10%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        82550                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             308780                       # Number of instructions committed
system.cpu09.commit.committedOps               309332                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        75204                       # Number of memory references committed
system.cpu09.commit.loads                       74214                       # Number of loads committed
system.cpu09.commit.membars                        17                       # Number of memory barriers committed
system.cpu09.commit.branches                    31575                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  277810                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 35                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         184973     59.80%     59.80% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         49155     15.89%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         74214     23.99%     99.68% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          990      0.32%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          309332                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               23197                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     373203                       # The number of ROB reads
system.cpu09.rob.rob_writes                    628604                       # The number of ROB writes
system.cpu09.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     230523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    308780                       # Number of Instructions Simulated
system.cpu09.committedOps                      309332                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.274305                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.274305                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.645573                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.645573                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 506591                       # number of integer regfile reads
system.cpu09.int_regfile_writes                255945                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 1175253                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 188802                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 82388                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             693                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         127.204310                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             73101                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           57.878860                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   127.204310                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.124223                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.124223                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          153759                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         153759                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        72649                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         72649                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          450                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          450                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        73099                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          73099                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        73101                       # number of overall hits
system.cpu09.dcache.overall_hits::total         73101                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2594                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2594                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          532                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            4                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3126                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3126                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3130                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3130                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     28393924                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     28393924                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     10122746                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     10122746                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        31498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        31498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     38516670                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     38516670                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     38516670                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     38516670                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        75243                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        75243                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          982                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          982                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        76225                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        76225                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        76231                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        76231                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.034475                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.034475                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.541752                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.541752                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.041010                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.041010                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.041059                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.041059                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data        10946                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total        10946                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 19027.718045                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 19027.718045                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  5249.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  5249.666667                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  4166.666667                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 12321.391555                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 12321.391555                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 12305.645367                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 12305.645367                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3531                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          207                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             405                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     8.718519                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          207                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          270                       # number of writebacks
system.cpu09.dcache.writebacks::total             270                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1585                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1585                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          270                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1855                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1855                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1009                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          262                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1271                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1274                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     10911539                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     10911539                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      3931252                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      3931252                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        21502                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        21502                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     14842791                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     14842791                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     14859291                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     14859291                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.013410                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.013410                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.016674                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.016674                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.016712                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.016712                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 10814.211100                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 10814.211100                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 15004.778626                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 15004.778626                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         5500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3583.666667                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3583.666667                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 11678.041699                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 11678.041699                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 11663.493721                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 11663.493721                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          13.202775                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             34359                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          602.789474                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    13.202775                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.025787                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.025787                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           68909                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          68909                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        34359                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         34359                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        34359                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          34359                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        34359                       # number of overall hits
system.cpu09.icache.overall_hits::total         34359                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           67                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           67                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           67                       # number of overall misses
system.cpu09.icache.overall_misses::total           67                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1758685                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1758685                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1758685                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1758685                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1758685                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1758685                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        34426                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        34426                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        34426                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        34426                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        34426                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        34426                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.001946                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001946                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.001946                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001946                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.001946                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001946                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 26249.029851                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 26249.029851                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 26249.029851                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 26249.029851                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 26249.029851                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 26249.029851                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           10                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           10                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           10                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           57                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           57                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1584315                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1584315                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1584315                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1584315                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1584315                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1584315                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.001656                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.001656                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.001656                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.001656                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst        27795                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total        27795                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst        27795                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total        27795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst        27795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total        27795                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 31153                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           30811                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             371                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              30951                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 23891                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           77.189752                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                    95                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          84165                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            35351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       313235                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     31153                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            23986                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       47014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   779                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   34449                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            82762                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.802832                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.777682                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  40150     48.51%     48.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    632      0.76%     49.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    167      0.20%     49.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    229      0.28%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    452      0.55%     50.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    213      0.26%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    212      0.26%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  16724     20.21%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  23983     28.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              82762                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.370142                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.721678                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  33853                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                6891                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   39612                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2045                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  360                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               313148                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  360                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  34904                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  1686                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles          888                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   40555                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                4368                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               310685                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 2857                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1083                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            440484                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1528822                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         499534                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              431773                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   8696                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   10266                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              75018                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1432                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             611                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             92                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   308235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                36                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  312932                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              63                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13405                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        82762                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.781107                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.665610                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4853      5.86%      5.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             17114     20.68%     26.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              6968      8.42%     34.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             21188     25.60%     60.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              5845      7.06%     67.63% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2088      2.52%     70.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              2977      3.60%     73.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              7196      8.69%     82.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             14533     17.56%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         82762                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5664     32.83%     32.83% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                10163     58.91%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     91.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1402      8.13%     99.87% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                  23      0.13%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              181644     58.05%     58.05% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              49156     15.71%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              80949     25.87%     99.62% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1183      0.38%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               312932                       # Type of FU issued
system.cpu10.iq.rate                         3.718078                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     17252                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.055130                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           725941                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          312936                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       305489                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               330184                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1526                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          442                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         6075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  360                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   450                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 377                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            308274                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              59                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               75018                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1432                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 331                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          270                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                344                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              312446                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               80654                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             486                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      81794                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  30349                       # Number of branches executed
system.cpu10.iew.exec_stores                     1140                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.712303                       # Inst execution rate
system.cpu10.iew.wb_sent                       305573                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      305489                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  250674                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  361342                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     3.629644                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.693731                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4588                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             342                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        82107                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.697870                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.172176                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         9513     11.59%     11.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        30515     37.16%     48.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2416      2.94%     51.69% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1073      1.31%     53.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          351      0.43%     53.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        13188     16.06%     69.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          499      0.61%     70.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1699      2.07%     72.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        22853     27.83%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        82107                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             303074                       # Number of instructions committed
system.cpu10.commit.committedOps               303621                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        74482                       # Number of memory references committed
system.cpu10.commit.loads                       73492                       # Number of loads committed
system.cpu10.commit.membars                        16                       # Number of memory barriers committed
system.cpu10.commit.branches                    30146                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  273527                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 34                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         179984     59.28%     59.28% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         49155     16.19%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         73492     24.21%     99.67% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          990      0.33%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          303621                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               22853                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     367359                       # The number of ROB reads
system.cpu10.rob.rob_writes                    617146                       # The number of ROB writes
system.cpu10.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     231058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    303074                       # Number of Instructions Simulated
system.cpu10.committedOps                      303621                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.277704                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.277704                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.600951                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.600951                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 499806                       # number of integer regfile reads
system.cpu10.int_regfile_writes                253820                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 1158672                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 180158                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 81671                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   20                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             699                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         127.291266                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             71825                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1273                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           56.421838                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   127.291266                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.124308                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.124308                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          152306                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         152306                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        71367                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         71367                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          451                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          451                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data            1                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        71818                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          71818                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        71820                       # number of overall hits
system.cpu10.dcache.overall_hits::total         71820                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         3145                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         3145                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          531                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3676                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3676                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3680                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3680                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     35008228                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     35008228                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     10139998                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     10139998                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        19500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        19500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     45148226                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     45148226                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     45148226                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     45148226                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        74512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        74512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          982                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          982                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        75494                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        75494                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        75500                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        75500                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.042208                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.042208                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.540733                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.540733                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.048693                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.048693                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.048742                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.048742                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 11131.392051                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 11131.392051                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 19096.041431                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 19096.041431                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         4875                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         4875                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  2666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 12281.889554                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 12281.889554                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 12268.539674                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 12268.539674                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3961                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             492                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     8.050813                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          325                       # number of writebacks
system.cpu10.dcache.writebacks::total             325                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         2127                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         2127                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          269                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2396                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2396                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2396                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2396                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1018                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1018                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          262                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1280                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1280                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1283                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1283                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     12409009                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     12409009                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      3969501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      3969501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     16378510                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     16378510                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     16395010                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     16395010                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.013662                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.013662                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.266802                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.016955                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.016955                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.016993                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.016993                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 12189.596267                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 12189.596267                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 15150.767176                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 15150.767176                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         3375                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3375                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 12795.710938                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 12795.710938                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 12778.651598                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 12778.651598                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          12.955968                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             34381                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          592.775862                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    12.955968                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.025305                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.025305                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           68956                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          68956                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        34381                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         34381                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        34381                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          34381                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        34381                       # number of overall hits
system.cpu10.icache.overall_hits::total         34381                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           68                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           68                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           68                       # number of overall misses
system.cpu10.icache.overall_misses::total           68                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1815965                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1815965                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1815965                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1815965                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1815965                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1815965                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        34449                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        34449                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        34449                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        34449                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        34449                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        34449                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001974                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001974                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001974                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001974                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001974                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001974                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 26705.367647                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 26705.367647                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 26705.367647                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 26705.367647                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 26705.367647                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 26705.367647                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           58                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           58                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           58                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1519035                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1519035                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1519035                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1519035                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1519035                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1519035                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001684                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001684                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 26190.258621                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 26190.258621                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 26190.258621                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 26190.258621                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 26190.258621                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 26190.258621                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 32200                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           31893                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             376                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              26231                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 24422                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           93.103580                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          83620                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            35295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       317270                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     32200                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            24513                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       46513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   781                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   34390                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  80                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            82206                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.875654                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.784578                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  39246     47.74%     47.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    608      0.74%     48.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    125      0.15%     48.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    180      0.22%     48.85% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    402      0.49%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    156      0.19%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    150      0.18%     49.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  16796     20.43%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  24543     29.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              82206                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.385075                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.794188                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  34200                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                5464                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   40438                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1743                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  360                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                131                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               317251                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  360                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  35161                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1224                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles          780                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   41182                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3498                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               314895                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 2154                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  881                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            448649                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1549423                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         505370                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              439578                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   9056                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           21                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8645                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              75573                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1317                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             602                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   312361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                39                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  314709                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          4646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        13530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        82206                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.828297                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.663103                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              4352      5.29%      5.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             16823     20.46%     25.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              5637      6.86%     32.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             24306     29.57%     62.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4090      4.98%     67.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              1735      2.11%     69.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              2855      3.47%     72.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              7735      9.41%     82.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             14673     17.85%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         82206                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  6286     32.94%     32.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                11932     62.53%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     95.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  837      4.39%     99.86% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                  27      0.14%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              185274     58.87%     58.87% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              49156     15.62%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.49% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              79150     25.15%     99.64% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1129      0.36%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               314709                       # Type of FU issued
system.cpu11.iq.rate                         3.763561                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     19082                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.060634                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           730780                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          317057                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       309504                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               333791                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1568                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          346                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         3751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  360                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   490                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                  47                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            312403                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              52                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               75573                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1317                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               14                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   7                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                353                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              314127                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               78818                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             582                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      79908                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  31405                       # Number of branches executed
system.cpu11.iew.exec_stores                     1090                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.756601                       # Inst execution rate
system.cpu11.iew.wb_sent                       309580                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      309504                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  255482                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  369214                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     3.701315                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.691962                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          4575                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             346                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        81571                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.772836                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.175340                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         8618     10.57%     10.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        30385     37.25%     47.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         2420      2.97%     50.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          972      1.19%     51.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          299      0.37%     52.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        13288     16.29%     68.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          545      0.67%     69.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         1645      2.02%     71.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        23399     28.69%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        81571                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             307231                       # Number of instructions committed
system.cpu11.commit.committedOps               307754                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        74976                       # Number of memory references committed
system.cpu11.commit.loads                       74005                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                    31191                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  276611                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 32                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         183623     59.67%     59.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         49155     15.97%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.64% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         74005     24.05%     99.68% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          971      0.32%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          307754                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               23399                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     370423                       # The number of ROB reads
system.cpu11.rob.rob_writes                    625375                       # The number of ROB writes
system.cpu11.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     231603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    307231                       # Number of Instructions Simulated
system.cpu11.committedOps                      307754                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.272173                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.272173                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.674133                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.674133                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 502627                       # number of integer regfile reads
system.cpu11.int_regfile_writes                255197                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 1165197                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 186609                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 82120                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             688                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         127.723977                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             72390                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1259                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.498014                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   127.723977                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.124730                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.124730                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          153276                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         153276                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        71953                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         71953                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          434                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data        72387                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          72387                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        72389                       # number of overall hits
system.cpu11.dcache.overall_hits::total         72389                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         3071                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         3071                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          530                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            4                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            5                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3601                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3601                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3605                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3605                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     31186193                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     31186193                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      8974246                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      8974246                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        24499                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        24499                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     40160439                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     40160439                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     40160439                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     40160439                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        75024                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        75024                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          964                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          964                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        75988                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        75988                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        75994                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        75994                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.040934                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.040934                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.549793                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.549793                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.047389                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.047389                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.047438                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.047438                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 10155.061218                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 10155.061218                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 16932.539623                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 16932.539623                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  4899.800000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  4899.800000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  4166.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 11152.579561                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 11152.579561                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 11140.204993                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 11140.204993                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2795                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             297                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     9.410774                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          327                       # number of writebacks
system.cpu11.dcache.writebacks::total             327                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         2067                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         2067                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          269                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         2336                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         2336                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         2336                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         2336                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1004                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1004                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          261                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            5                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1268                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1268                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     10263029                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     10263029                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      3605252                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      3605252                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16001                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16001                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     13868281                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     13868281                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     13884781                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     13884781                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.013382                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.013382                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.016647                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016647                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.016686                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016686                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 10222.140438                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 10222.140438                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 13813.226054                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 13813.226054                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         5500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  3200.200000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3200.200000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 10963.067984                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 10963.067984                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 10950.142744                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 10950.142744                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          12.845927                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             34318                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          602.070175                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    12.845927                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.025090                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.025090                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           68837                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          68837                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        34318                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         34318                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        34318                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          34318                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        34318                       # number of overall hits
system.cpu11.icache.overall_hits::total         34318                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           72                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           72                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           72                       # number of overall misses
system.cpu11.icache.overall_misses::total           72                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1981695                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1981695                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1981695                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1981695                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1981695                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1981695                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        34390                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        34390                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        34390                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        34390                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        34390                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        34390                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.002094                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002094                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.002094                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002094                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.002094                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002094                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 27523.541667                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 27523.541667                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 27523.541667                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 27523.541667                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 27523.541667                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 27523.541667                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           15                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           15                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           57                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           57                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1470295                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1470295                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1470295                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1470295                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1470295                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1470295                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001657                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001657                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001657                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001657                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 25794.649123                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 25794.649123                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 25794.649123                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 25794.649123                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 25794.649123                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 25794.649123                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 29294                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           28985                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             391                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              24231                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 22959                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           94.750526                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                    95                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          83087                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            35220                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       306057                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     29294                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            23054                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       45728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   811                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   34399                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            81361                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.778616                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.773873                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  39685     48.78%     48.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    642      0.79%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    168      0.21%     49.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    192      0.24%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    439      0.54%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    211      0.26%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    202      0.25%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  16721     20.55%     71.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  23101     28.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              81361                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.352570                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.683573                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  34473                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                5731                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   39208                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1572                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  376                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                135                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               306061                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  376                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  35387                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1517                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles          952                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   39805                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3323                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               303496                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 2428                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  615                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            426859                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1493833                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         489719                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              417441                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   9403                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7725                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              74196                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1391                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             650                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             36                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   300757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  304970                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        14634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        81361                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.748356                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.670231                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4794      5.89%      5.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             17015     20.91%     26.81% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              5834      7.17%     33.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             23877     29.35%     63.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              4500      5.53%     68.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1838      2.26%     71.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              2114      2.60%     73.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              6330      7.78%     81.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             15059     18.51%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         81361                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5207     29.56%     29.56% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                11074     62.87%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     92.43% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1307      7.42%     99.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                  26      0.15%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              174915     57.35%     57.35% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              49156     16.12%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              79749     26.15%     99.62% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1150      0.38%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               304970                       # Type of FU issued
system.cpu12.iq.rate                         3.670490                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     17614                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.057757                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           708997                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          305646                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       297786                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               322584                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1662                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          412                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         5819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  376                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   491                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 263                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            300801                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               74196                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1391                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 208                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                369                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              304481                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               79422                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             489                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      80529                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  28434                       # Number of branches executed
system.cpu12.iew.exec_stores                     1107                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.664605                       # Inst execution rate
system.cpu12.iew.wb_sent                       297830                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      297786                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  246085                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  350591                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     3.584026                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.701915                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          4773                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             362                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        80686                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.668071                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.129892                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         8064      9.99%      9.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        31528     39.07%     49.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2357      2.92%     51.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1121      1.39%     53.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          211      0.26%     53.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        13726     17.01%     70.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          613      0.76%     71.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         1323      1.64%     73.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        21743     26.95%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        80686                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             295439                       # Number of instructions committed
system.cpu12.commit.committedOps               295962                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        73513                       # Number of memory references committed
system.cpu12.commit.loads                       72534                       # Number of loads committed
system.cpu12.commit.membars                        16                       # Number of memory barriers committed
system.cpu12.commit.branches                    28241                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  267769                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 32                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         173294     58.55%     58.55% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         49155     16.61%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         72534     24.51%     99.67% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          979      0.33%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          295962                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               21743                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     359600                       # The number of ROB reads
system.cpu12.rob.rob_writes                    602219                       # The number of ROB writes
system.cpu12.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     232136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    295439                       # Number of Instructions Simulated
system.cpu12.committedOps                      295962                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.281232                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.281232                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.555779                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.555779                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 488960                       # number of integer regfile reads
system.cpu12.int_regfile_writes                250853                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 1131771                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 168789                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 80653                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             694                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         126.940565                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             71508                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1265                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           56.528063                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   126.940565                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.123965                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.123965                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          150345                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         150345                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        71072                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         71072                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          434                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        71506                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          71506                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        71508                       # number of overall hits
system.cpu12.dcache.overall_hits::total         71508                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2470                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2470                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          530                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            4                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           11                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3000                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3000                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3004                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3004                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     27103454                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     27103454                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     10723498                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     10723498                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        49998                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        49998                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        13000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     37826952                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     37826952                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     37826952                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     37826952                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        73542                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        73542                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          964                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          964                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        74506                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        74506                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        74512                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        74512                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.033586                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.033586                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.549793                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.549793                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.040265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.040265                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.040316                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.040316                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 10973.058300                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 10973.058300                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 20233.015094                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 20233.015094                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4545.272727                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4545.272727                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3250                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3250                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 12608.984000                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 12608.984000                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 12592.194407                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 12592.194407                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3727                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             500                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     7.454000                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu12.dcache.writebacks::total             253                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1458                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1458                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          269                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1727                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1727                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1727                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1727                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1012                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1012                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          261                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1273                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1276                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1276                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     11196021                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     11196021                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      4219501                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      4219501                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        32502                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        32502                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     15415522                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     15415522                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     15432022                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     15432022                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.013761                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.013761                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.017086                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.017086                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.017125                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.017125                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 11063.261858                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 11063.261858                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 16166.670498                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 16166.670498                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  2954.727273                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2954.727273                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         2125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         2125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 12109.600943                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 12109.600943                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 12094.061129                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 12094.061129                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          12.758490                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             34331                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          613.053571                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    12.758490                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.024919                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.024919                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           68854                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          68854                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        34331                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         34331                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        34331                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          34331                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        34331                       # number of overall hits
system.cpu12.icache.overall_hits::total         34331                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           68                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           68                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           68                       # number of overall misses
system.cpu12.icache.overall_misses::total           68                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2070726                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2070726                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2070726                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2070726                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2070726                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2070726                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        34399                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        34399                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        34399                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        34399                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        34399                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        34399                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001977                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001977                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001977                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001977                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001977                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001977                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30451.852941                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30451.852941                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30451.852941                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30451.852941                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30451.852941                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30451.852941                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1653269                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1653269                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1653269                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1653269                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1653269                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1653269                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001628                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001628                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001628                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001628                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001628                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001628                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29522.660714                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29522.660714                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29522.660714                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29522.660714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29522.660714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29522.660714                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 29245                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           29004                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             387                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24070                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 22938                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           95.297050                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                    70                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          82553                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            35163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       306070                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     29245                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            23008                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       45493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   801                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   34330                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            81064                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.789820                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.780301                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  39664     48.93%     48.93% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    426      0.53%     49.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    162      0.20%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    167      0.21%     49.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    451      0.56%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    170      0.21%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    176      0.22%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  16527     20.39%     71.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  23321     28.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              81064                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.354257                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.707558                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  34307                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                5630                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   39085                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1669                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  372                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                 99                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               305984                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  372                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  35258                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  1605                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles          651                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   39733                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3444                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               303388                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 2402                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  746                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            426970                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1493494                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         489786                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              417931                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   9024                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts                9                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8308                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              74164                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1298                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             669                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             40                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   300650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                26                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  304797                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              75                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        14470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        81064                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.759955                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.656609                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4562      5.63%      5.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             16914     20.86%     26.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              4872      6.01%     32.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             25853     31.89%     64.39% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3332      4.11%     68.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1882      2.32%     70.83% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              2702      3.33%     74.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              5946      7.33%     81.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             15001     18.51%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         81064                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  3939     22.30%     22.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                12393     70.16%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     92.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1313      7.43%     99.89% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                  19      0.11%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              174949     57.40%     57.40% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              49156     16.13%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              79644     26.13%     99.66% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1048      0.34%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               304797                       # Type of FU issued
system.cpu13.iq.rate                         3.692137                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     17664                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.057953                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           708397                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          305196                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       297654                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               322461                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             21                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1619                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          346                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         5764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  372                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   439                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 567                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            300679                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              43                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               74164                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1298                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts                8                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 521                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          273                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                366                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              304285                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               79327                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             512                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      80360                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  28444                       # Number of branches executed
system.cpu13.iew.exec_stores                     1033                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.685935                       # Inst execution rate
system.cpu13.iew.wb_sent                       297707                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      297654                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  247245                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  351877                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     3.605611                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.702646                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          4438                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             359                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        80432                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.682216                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.135388                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         8081     10.05%     10.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        31210     38.80%     48.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         2431      3.02%     51.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1049      1.30%     53.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          209      0.26%     53.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        13665     16.99%     70.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          576      0.72%     71.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         1356      1.69%     72.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        21855     27.17%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        80432                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             295674                       # Number of instructions committed
system.cpu13.commit.committedOps               296168                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        73497                       # Number of memory references committed
system.cpu13.commit.loads                       72545                       # Number of loads committed
system.cpu13.commit.membars                        15                       # Number of memory barriers committed
system.cpu13.commit.branches                    28305                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  267906                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 29                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         173516     58.59%     58.59% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         49155     16.60%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         72545     24.49%     99.68% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          952      0.32%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          296168                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               21855                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     359118                       # The number of ROB reads
system.cpu13.rob.rob_writes                    601927                       # The number of ROB writes
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     232670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    295674                       # Number of Instructions Simulated
system.cpu13.committedOps                      296168                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.279203                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.279203                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.581626                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.581626                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 488829                       # number of integer regfile reads
system.cpu13.int_regfile_writes                250641                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 1131090                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 169098                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 80492                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             681                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         126.417598                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             71397                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1253                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           56.980846                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   126.417598                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.123455                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.123455                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          150211                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         150211                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        70979                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         70979                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          416                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          416                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data        71395                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          71395                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        71397                       # number of overall hits
system.cpu13.dcache.overall_hits::total         71397                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2535                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2535                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          530                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3065                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3065                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3069                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3069                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     27332930                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     27332930                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     10545750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     10545750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        12000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     37878680                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     37878680                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     37878680                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     37878680                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        73514                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        73514                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          946                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          946                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        74460                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        74460                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        74466                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        74466                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.034483                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.034483                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.560254                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.560254                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.041163                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041163                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.041213                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041213                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 10782.220907                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 10782.220907                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 19897.641509                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 19897.641509                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         4000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 12358.460033                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 12358.460033                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 12342.352558                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 12342.352558                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3620                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             494                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     7.327935                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu13.dcache.writebacks::total             267                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1534                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1534                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          269                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1803                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1803                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1803                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1803                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1001                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          261                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1262                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1262                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1265                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1265                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     11082524                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     11082524                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      4132750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      4132750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     15215274                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     15215274                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     15231774                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     15231774                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.013616                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.013616                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.275899                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.275899                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.016949                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.016949                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.016988                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.016988                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 11071.452547                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 11071.452547                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 15834.291188                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 15834.291188                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 12056.477021                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 12056.477021                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 12040.928063                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 12040.928063                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          11.756501                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             34264                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          622.981818                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    11.756501                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.022962                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.022962                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           68715                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          68715                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        34264                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         34264                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        34264                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          34264                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        34264                       # number of overall hits
system.cpu13.icache.overall_hits::total         34264                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           66                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           66                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           66                       # number of overall misses
system.cpu13.icache.overall_misses::total           66                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1837747                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1837747                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1837747                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1837747                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1837747                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1837747                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34330                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34330                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34330                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34330                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34330                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34330                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001923                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001923                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001923                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001923                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001923                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001923                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 27844.651515                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 27844.651515                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 27844.651515                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 27844.651515                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 27844.651515                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 27844.651515                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1532253                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1532253                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1532253                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1532253                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1532253                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1532253                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001602                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001602                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001602                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001602                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001602                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001602                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 27859.145455                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 27859.145455                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 27859.145455                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 27859.145455                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 27859.145455                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 27859.145455                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 28548                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           28302                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             381                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              22904                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 22608                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.707649                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                    72                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          82008                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            35159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       302924                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     28548                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            22680                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       45003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   789                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   34292                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            80564                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.774167                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.781236                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  39655     49.22%     49.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    392      0.49%     49.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    129      0.16%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    139      0.17%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    424      0.53%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    156      0.19%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    143      0.18%     50.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  16547     20.54%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  22979     28.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              80564                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.348112                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.693835                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  34645                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                5181                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   39045                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1326                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  366                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                 99                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               302821                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  366                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  35467                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1106                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1339                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   39502                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2783                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               300277                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 1958                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  489                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            421455                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1478308                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         485431                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              412924                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   8516                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           20                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6514                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              73737                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1262                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             632                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             36                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   297645                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  300505                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              37                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        13090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        80564                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.730016                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.660866                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4756      5.90%      5.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             16939     21.03%     26.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              4210      5.23%     32.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             27242     33.81%     65.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              2648      3.29%     69.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              1654      2.05%     71.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              2343      2.91%     74.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              5676      7.05%     81.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             15096     18.74%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         80564                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3710     21.05%     21.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                12946     73.46%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     94.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  947      5.37%     99.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                  19      0.11%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              172576     57.43%     57.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              49156     16.36%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              77718     25.86%     99.65% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              1055      0.35%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               300505                       # Type of FU issued
system.cpu14.iq.rate                         3.664338                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     17622                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.058641                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           699233                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          301876                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       294892                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               318127                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1521                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          302                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         4187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  366                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   391                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                  50                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            297691                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               73737                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1262                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   6                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                360                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              299967                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               77419                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             538                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      78451                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  27772                       # Number of branches executed
system.cpu14.iew.exec_stores                     1032                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.657777                       # Inst execution rate
system.cpu14.iew.wb_sent                       294932                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      294892                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  245826                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  348429                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     3.595893                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.705527                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          4106                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             353                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        79980                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.669817                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.126979                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         7908      9.89%      9.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        31354     39.20%     49.09% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2327      2.91%     52.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          899      1.12%     53.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          304      0.38%     53.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        13857     17.33%     70.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          537      0.67%     71.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         1268      1.59%     73.09% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        21526     26.91%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        79980                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             293018                       # Number of instructions committed
system.cpu14.commit.committedOps               293512                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        73176                       # Number of memory references committed
system.cpu14.commit.loads                       72216                       # Number of loads committed
system.cpu14.commit.membars                        15                       # Number of memory barriers committed
system.cpu14.commit.branches                    27639                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  265916                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 29                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         171181     58.32%     58.32% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         49155     16.75%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         72216     24.60%     99.67% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          960      0.33%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          293512                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               21526                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     356007                       # The number of ROB reads
system.cpu14.rob.rob_writes                    595902                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     233215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    293018                       # Number of Instructions Simulated
system.cpu14.committedOps                      293512                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.279874                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.279874                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.573042                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.573042                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 483198                       # number of integer regfile reads
system.cpu14.int_regfile_writes                249562                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 1117077                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 165078                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 80160                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             691                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         127.210860                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             71076                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           56.275534                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   127.210860                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.124229                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.124229                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          149585                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         149585                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        70657                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         70657                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          414                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          414                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data        71071                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          71071                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        71073                       # number of overall hits
system.cpu14.dcache.overall_hits::total         71073                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2526                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2526                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          532                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            4                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           12                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3058                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3058                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3062                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3062                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     24746399                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     24746399                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      9552500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      9552500                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        60998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        60998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     34298899                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     34298899                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     34298899                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     34298899                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        73183                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        73183                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          946                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          946                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        74129                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        74129                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        74135                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        74135                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.034516                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.034516                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.562368                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.562368                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.041252                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.041252                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.041303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.041303                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data  9796.674188                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total  9796.674188                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 17955.827068                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 17955.827068                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  5083.166667                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  5083.166667                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 11216.121321                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 11216.121321                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 11201.469301                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 11201.469301                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3014                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             331                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     9.105740                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu14.dcache.writebacks::total             262                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1517                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1517                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          270                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1787                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1787                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1787                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1787                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1009                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          262                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1271                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1274                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     10164538                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     10164538                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      3717500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      3717500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        42002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        42002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     13882038                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     13882038                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     13898538                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     13898538                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.013787                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.013787                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.276956                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.276956                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.017146                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.017146                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.017185                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.017185                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 10073.873142                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 10073.873142                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 14188.931298                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 14188.931298                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  3500.166667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.166667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 10922.138474                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 10922.138474                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 10909.370487                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 10909.370487                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          11.920483                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             34223                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          622.236364                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    11.920483                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.023282                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.023282                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           68639                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          68639                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        34223                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         34223                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        34223                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          34223                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        34223                       # number of overall hits
system.cpu14.icache.overall_hits::total         34223                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           69                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           69                       # number of overall misses
system.cpu14.icache.overall_misses::total           69                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1889707                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1889707                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1889707                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1889707                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1889707                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1889707                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        34292                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        34292                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        34292                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        34292                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        34292                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        34292                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.002012                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002012                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.002012                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002012                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.002012                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002012                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 27387.057971                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 27387.057971                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 27387.057971                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 27387.057971                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 27387.057971                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 27387.057971                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           14                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           14                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           14                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1425790                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1425790                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1425790                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1425790                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1425790                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1425790                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.001604                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.001604                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.001604                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.001604                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.001604                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.001604                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 25923.454545                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 25923.454545                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 25923.454545                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 25923.454545                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 25923.454545                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 25923.454545                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 26967                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           26681                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             387                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              22011                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 21763                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           98.873291                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   120                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          81620                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            35134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       296069                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     26967                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            21883                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       44672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   799                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   34329                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            80213                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.706070                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.772235                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  40022     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    450      0.56%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    215      0.27%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    151      0.19%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    401      0.50%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    186      0.23%     51.64% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    196      0.24%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  16504     20.58%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  22088     27.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              80213                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.330397                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.627407                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  34428                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                5838                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   38143                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1435                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  368                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                112                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               296072                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  368                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  35288                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  1350                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1538                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   38689                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2979                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               293706                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 2161                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  630                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            409384                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1446242                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         476229                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              400921                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   8448                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    6970                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              72965                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1258                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             594                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   291243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  295449                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              47                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          4180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        12940                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        80213                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.683306                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.656173                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4636      5.78%      5.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             17880     22.29%     28.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              3475      4.33%     32.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             27927     34.82%     67.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              2157      2.69%     69.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1718      2.14%     72.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              2390      2.98%     75.03% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              4960      6.18%     81.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             15070     18.79%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         80213                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  3175     17.60%     17.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                13523     74.98%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     92.58% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1319      7.31%     99.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                  19      0.11%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              166960     56.51%     56.51% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              49156     16.64%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.15% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              78313     26.51%     99.65% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              1020      0.35%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               295449                       # Type of FU issued
system.cpu15.iq.rate                         3.619811                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     18036                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.061046                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           689194                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          295482                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       288490                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               313485                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1553                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          295                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         5486                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  368                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   339                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 481                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            291295                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               72965                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1258                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 453                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                365                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              294883                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               77989                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             566                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      79000                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  26157                       # Number of branches executed
system.cpu15.iew.exec_stores                     1011                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.612877                       # Inst execution rate
system.cpu15.iew.wb_sent                       288557                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      288490                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  241362                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  339375                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     3.534550                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.711196                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          4118                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             356                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        79627                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.605712                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.112310                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         8194     10.29%     10.29% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        31769     39.90%     50.19% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2087      2.62%     52.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          655      0.82%     53.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          247      0.31%     53.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        14367     18.04%     71.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          466      0.59%     72.57% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         1151      1.45%     74.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        20691     25.98%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        79627                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             286614                       # Number of instructions committed
system.cpu15.commit.committedOps               287112                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        72375                       # Number of memory references committed
system.cpu15.commit.loads                       71412                       # Number of loads committed
system.cpu15.commit.membars                        15                       # Number of memory barriers committed
system.cpu15.commit.branches                    26035                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  261120                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 29                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         165582     57.67%     57.67% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         49155     17.12%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         71412     24.87%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          963      0.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          287112                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               20691                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     350088                       # The number of ROB reads
system.cpu15.rob.rob_writes                    583119                       # The number of ROB writes
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     233603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    286614                       # Number of Instructions Simulated
system.cpu15.committedOps                      287112                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.284773                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.284773                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.511566                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.511566                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 475938                       # number of integer regfile reads
system.cpu15.int_regfile_writes                247237                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 1099641                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 155442                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 82987                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             692                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         126.976521                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             70388                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1266                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           55.598736                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   126.976521                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.124001                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.124001                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          148159                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         148159                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        69968                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         69968                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          419                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          419                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        70387                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          70387                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        70389                       # number of overall hits
system.cpu15.dcache.overall_hits::total         70389                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2499                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2499                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          532                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            4                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            8                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3031                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3031                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3035                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3035                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     22874203                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     22874203                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      9929746                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      9929746                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        34499                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        34499                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     32803949                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     32803949                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     32803949                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     32803949                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        72467                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        72467                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          951                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          951                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        73418                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        73418                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        73424                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        73424                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.034485                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.034485                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.559411                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.559411                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.041284                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.041284                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.041335                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.041335                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data  9153.342537                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total  9153.342537                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 18664.936090                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 18664.936090                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4312.375000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4312.375000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 10822.813923                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 10822.813923                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 10808.549918                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 10808.549918                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3206                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             460                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     6.969565                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          261                       # number of writebacks
system.cpu15.dcache.writebacks::total             261                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1489                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1489                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          269                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1758                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1758                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          263                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1273                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1276                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1276                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      9877516                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      9877516                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3904998                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3904998                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     13782514                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     13782514                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     13799014                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     13799014                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013937                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013937                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.276551                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.276551                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.017339                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.017339                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.017379                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.017379                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data  9779.718812                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total  9779.718812                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 14847.901141                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 14847.901141                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         5500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  2687.625000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2687.625000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 10826.798115                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 10826.798115                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 10814.274295                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 10814.274295                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          11.330788                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             34269                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          659.019231                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    11.330788                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.022130                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.022130                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           68710                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          68710                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        34269                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         34269                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        34269                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          34269                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        34269                       # number of overall hits
system.cpu15.icache.overall_hits::total         34269                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           60                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           60                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           60                       # number of overall misses
system.cpu15.icache.overall_misses::total           60                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1848493                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1848493                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1848493                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1848493                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1848493                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1848493                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        34329                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        34329                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        34329                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        34329                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        34329                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        34329                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001748                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001748                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001748                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001748                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001748                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001748                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 30808.216667                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 30808.216667                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 30808.216667                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 30808.216667                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 30808.216667                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 30808.216667                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          204                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1700507                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1700507                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1700507                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1700507                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1700507                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1700507                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001515                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001515                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001515                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001515                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001515                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001515                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 32702.057692                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 32702.057692                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 32702.057692                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 32702.057692                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 32702.057692                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 32702.057692                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   878.800663                       # Cycle average of tags in use
system.l2.tags.total_refs                        6625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.396151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      348.838879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      420.312229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      100.953560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        2.798460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.658402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.316092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.356372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.274437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.541410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.248697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.247460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.254664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.012827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026819                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045990                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    136056                       # Number of tag accesses
system.l2.tags.data_accesses                   136056                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                105                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                530                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                110                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 63                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2072                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6384                       # number of Writeback hits
system.l2.Writeback_hits::total                  6384                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4861                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 105                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1682                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 267                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 304                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 318                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 290                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 284                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 289                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6933                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                105                       # number of overall hits
system.l2.overall_hits::cpu00.data               1682                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 23                       # number of overall hits
system.l2.overall_hits::cpu01.data                277                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 36                       # number of overall hits
system.l2.overall_hits::cpu02.data                293                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 37                       # number of overall hits
system.l2.overall_hits::cpu03.data                282                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu04.data                267                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu05.data                282                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu06.data                291                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu07.data                304                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu08.data                318                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu09.data                294                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu10.data                362                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu11.data                360                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu12.data                273                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu13.data                290                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu14.data                284                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data                289                       # number of overall hits
system.l2.overall_hits::total                    6933                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              553                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   866                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1781                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               553                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1861                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2647                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              553                       # number of overall misses
system.l2.overall_misses::cpu00.data             1861                       # number of overall misses
system.l2.overall_misses::cpu01.inst               30                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               22                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               22                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               17                       # number of overall misses
system.l2.overall_misses::cpu04.data                5                       # number of overall misses
system.l2.overall_misses::cpu05.inst               10                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst                9                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst               10                       # number of overall misses
system.l2.overall_misses::cpu07.data                4                       # number of overall misses
system.l2.overall_misses::cpu08.inst               10                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst               10                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst                3                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst                9                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                5                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst                1                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.inst                7                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                2                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  2647                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42800000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11951000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2809000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       178000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2091000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        90000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1979500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        91000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1502250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data        91500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       962000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       803250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       913750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       928750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       927250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       396000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       804250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       384750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       115500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       488249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       109500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70416499                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    127958250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       886750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       732500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       628250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       435500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       605250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       776250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       875750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       871250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       919500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       488250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      1005750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139368250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    139909250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1064750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       823500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1502250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       719750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       803250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       605250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       913750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       776250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       928750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       875750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       927250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       871250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       804250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       488250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       384750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1085500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      1005750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       488249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        209784749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42800000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    139909250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2809000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1064750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2091000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       765500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1979500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       823500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1502250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       719750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       962000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       435500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       803250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       605250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       913750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       776250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       928750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       875750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       927250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       871250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       396000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       919500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       804250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       488250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       384750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1085500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       115500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      1005750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       488249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       649500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       109500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       774500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       209784749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data            108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data            106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2938                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6384                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6384                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6642                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3543                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             283                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             298                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              59                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             272                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             298                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             366                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             364                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             278                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             294                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9580                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3543                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            283                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            298                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             59                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            272                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            298                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            366                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            364                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            278                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            294                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9580                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.840426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.210134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.566038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.379310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.372881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.029412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.293103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.062500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.155172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.172414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.178571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.051724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.157895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.089286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.127273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.294758                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.598886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.023392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.016194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.015810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.015625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.019305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.268142                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.840426                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.525261                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.566038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.021201                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.379310                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.016779                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.372881                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.017422                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.293103                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.018382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.013986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.155172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.013559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.172414                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.012987                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.178571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.012422                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.013423                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.051724                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.010929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.157895                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.010989                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.089286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.017986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.013605                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.127273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.013889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.013652                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276305                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.840426                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.525261                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.566038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.021201                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.379310                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.016779                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.372881                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.017422                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.293103                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.018382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.013986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.155172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.013559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.172414                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.012987                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.178571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.012422                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.013423                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.051724                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.010929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.157895                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.010989                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.089286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.017986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.013605                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.127273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.013889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.013652                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276305                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 77396.021700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 84758.865248                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 93633.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        89000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 95045.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        90000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 89977.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        91000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 88367.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        91500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst        96200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst        89250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        91375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst        92875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        92725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst       132000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 89361.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        76950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       115500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 69749.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        54750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81312.354503                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  6678.357143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6678.357143                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 74394.331395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       168875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       183125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 157062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       108875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 151312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 194062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 218937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 217812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data       229875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 122062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       217100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 251437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       162375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       193625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78252.807412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 77396.021700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 75179.607738                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 93633.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 177458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 95045.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       153100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 89977.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       164700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 88367.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       143950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst        96200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       108875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst        89250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 151312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        91375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 194062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst        92875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 218937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        92725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 217812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       229875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 89361.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 122062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        76950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       217100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       115500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 251437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 69749.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       162375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        54750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data       193625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79253.777484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 77396.021700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 75179.607738                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 93633.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 177458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 95045.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       153100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 89977.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       164700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 88367.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       143950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst        96200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       108875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst        89250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 151312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        91375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 194062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst        92875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 218937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        92725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 217812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       229875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 89361.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 122062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        76950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       217100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       115500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 251437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 69749.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       162375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        54750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data       193625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79253.777484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1254                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   139.333333                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                156                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 156                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                156                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              710                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1720                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1781                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2491                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     35544250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      9323000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       761500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       535750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       247750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       429750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        79500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       658000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       110000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst        75500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47835500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       247514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       247514                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    106502250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       836250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       576750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       384000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       554750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       725250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       824250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       820250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       436750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      1021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       954250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    117136250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     35544250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    115825250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       836250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       535750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       247750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       429750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       656250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       554750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       725250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       824250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       820250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       436750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst        75500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      1021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       954250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       600000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        70500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       723500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    164971750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     35544250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    115825250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       836250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       535750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       247750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       429750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       656250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       554750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       725250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       824250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       820250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       436750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst        75500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      1021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       954250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       600000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        70500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       723500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    164971750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.834347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.187779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.103448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.050847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.086207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.062500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.122807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241661                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.598886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.023392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.016194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.015810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.015625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.019305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.268142                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.834347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.521027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.014134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.103448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.013423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.050847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.013937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.086207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.018382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.122807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.013986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.013559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.012987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.012422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.013423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.010929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.010989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.017986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.013605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.013889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.013652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.834347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.521027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.014134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.103448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.013423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.050847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.013937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.086207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.018382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.122807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.013986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.013559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.012987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.012422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.013423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.010929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.010989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.017986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.013605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.013889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.013652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260021                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64743.624772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 73992.063492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        76150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 89291.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 82583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        85950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        79500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        94000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst       110000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        75500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67373.943662                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17679.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17679.571429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61919.912791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 209062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       156375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       170500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 144187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data        96000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 181312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 206062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 205062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data       217250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 109187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       204300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 238562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       150000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data       180875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65769.932622                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64743.624772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 62743.905742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        76150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 209062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 89291.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       156375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 82583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       170500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        85950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       131250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        94000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data        96000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 181312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 206062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 205062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       110000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data       217250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 109187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        75500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       204300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 238562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        70500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data       180875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66227.117623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64743.624772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 62743.905742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        76150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 209062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 89291.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       156375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 82583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       170500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        85950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       131250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        94000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data        96000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 181312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 206062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 205062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       110000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data       217250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 109187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        75500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       204300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 238562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        70500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data       180875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66227.117623                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 709                       # Transaction distribution
system.membus.trans_dist::ReadResp                708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               32                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             44                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1782                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoop_fanout::samples              2568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2568                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13169735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              17573                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             17568                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              39                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             84                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         9436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       372672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        36672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        33600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        35968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        37376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        36352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        44224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        44224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        33984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        35904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        35456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1021568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14740                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 30736    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21755741                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1088464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5750736                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             89924                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1750207                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             94437                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1966455                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            96927                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1955942                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            92696                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1969697                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            86987                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1982458                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            90698                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1967707                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            91184                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1939712                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            88691                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1948716                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            89685                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1933707                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            88965                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1935990                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            89205                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1921218                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            87231                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1940476                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            83747                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1910226                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            85710                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1940460                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            79493                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1934983                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
