--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constraint.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Logical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: px_clk_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Logical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: px_clk_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Logical resource: px_clk_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: px_clk_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "px_clk_dcm/clkfx" derived from  NET 
"px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%;  divided by 1.50 to 6.667 nS and 
duty cycle corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4493 paths analyzed, 847 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.859ns.
--------------------------------------------------------------------------------

Paths for end point vg_gen/vpos_0 (SLICE_X32Y71.A1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/vpos_8 (FF)
  Destination:          vg_gen/vpos_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/vpos_8 to vg_gen/vpos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.AQ      Tcko                  0.447   vg_gen/vpos<10>
                                                       vg_gen/vpos_8
    SLICE_X35Y71.B2      net (fanout=3)        0.798   vg_gen/vpos<8>
    SLICE_X35Y71.B       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_OR_33_o11
    SLICE_X35Y71.A5      net (fanout=6)        0.206   vg_gen/GND_9_o_GND_9_o_OR_33_o1
    SLICE_X35Y71.A       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_21_o<10>11
    SLICE_X35Y71.D3      net (fanout=11)       0.343   vg_gen/GND_9_o_GND_9_o_equal_21_o<10>1
    SLICE_X35Y71.D       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_25_o_inv1
    SLICE_X34Y71.AX      net (fanout=1)        0.810   vg_gen/GND_9_o_GND_9_o_equal_25_o_inv
    SLICE_X34Y71.AMUX    Taxa                  0.254   vg_gen/vpos<3>
                                                       vg_gen/Mcount_vpos_cy<3>
    SLICE_X32Y71.A1      net (fanout=1)        0.665   vg_gen/Mcount_vpos
    SLICE_X32Y71.CLK     Tas                   0.341   vg_gen/vpos<0>
                                                       vg_gen/vpos_0_dpot
                                                       vg_gen/vpos_0
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.819ns logic, 2.822ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/vpos_9 (FF)
  Destination:          vg_gen/vpos_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/vpos_9 to vg_gen/vpos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.BQ      Tcko                  0.447   vg_gen/vpos<10>
                                                       vg_gen/vpos_9
    SLICE_X35Y71.B3      net (fanout=3)        0.686   vg_gen/vpos<9>
    SLICE_X35Y71.B       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_OR_33_o11
    SLICE_X35Y71.A5      net (fanout=6)        0.206   vg_gen/GND_9_o_GND_9_o_OR_33_o1
    SLICE_X35Y71.A       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_21_o<10>11
    SLICE_X35Y71.D3      net (fanout=11)       0.343   vg_gen/GND_9_o_GND_9_o_equal_21_o<10>1
    SLICE_X35Y71.D       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_25_o_inv1
    SLICE_X34Y71.AX      net (fanout=1)        0.810   vg_gen/GND_9_o_GND_9_o_equal_25_o_inv
    SLICE_X34Y71.AMUX    Taxa                  0.254   vg_gen/vpos<3>
                                                       vg_gen/Mcount_vpos_cy<3>
    SLICE_X32Y71.A1      net (fanout=1)        0.665   vg_gen/Mcount_vpos
    SLICE_X32Y71.CLK     Tas                   0.341   vg_gen/vpos<0>
                                                       vg_gen/vpos_0_dpot
                                                       vg_gen/vpos_0
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.819ns logic, 2.710ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/vpos_2 (FF)
  Destination:          vg_gen/vpos_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/vpos_2 to vg_gen/vpos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.CQ      Tcko                  0.447   vg_gen/vpos<3>
                                                       vg_gen/vpos_2
    SLICE_X35Y71.B1      net (fanout=2)        0.587   vg_gen/vpos<2>
    SLICE_X35Y71.B       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_OR_33_o11
    SLICE_X35Y71.A5      net (fanout=6)        0.206   vg_gen/GND_9_o_GND_9_o_OR_33_o1
    SLICE_X35Y71.A       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_21_o<10>11
    SLICE_X35Y71.D3      net (fanout=11)       0.343   vg_gen/GND_9_o_GND_9_o_equal_21_o<10>1
    SLICE_X35Y71.D       Tilo                  0.259   vg_gen/de_out
                                                       vg_gen/GND_9_o_GND_9_o_equal_25_o_inv1
    SLICE_X34Y71.AX      net (fanout=1)        0.810   vg_gen/GND_9_o_GND_9_o_equal_25_o_inv
    SLICE_X34Y71.AMUX    Taxa                  0.254   vg_gen/vpos<3>
                                                       vg_gen/Mcount_vpos_cy<3>
    SLICE_X32Y71.A1      net (fanout=1)        0.665   vg_gen/Mcount_vpos
    SLICE_X32Y71.CLK     Tas                   0.341   vg_gen/vpos<0>
                                                       vg_gen/vpos_0_dpot
                                                       vg_gen/vpos_0
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.819ns logic, 2.611ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point vg_gen/lpos_3 (SLICE_X41Y70.D2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_9 (FF)
  Destination:          vg_gen/lpos_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.558ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_9 to vg_gen/lpos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   vg_gen/hpos<11>
                                                       vg_gen/hpos_9
    SLICE_X35Y69.B2      net (fanout=5)        0.620   vg_gen/hpos<9>
    SLICE_X35Y69.B       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1_SW0
    SLICE_X35Y69.A5      net (fanout=1)        0.187   N12
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.D2      net (fanout=12)       1.276   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_3_rstpot
                                                       vg_gen/lpos_3
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.492ns logic, 3.066ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_5 (FF)
  Destination:          vg_gen/lpos_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.234 - 0.254)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_5 to vg_gen/lpos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.BQ      Tcko                  0.391   vg_gen/hpos<7>
                                                       vg_gen/hpos_5
    SLICE_X35Y69.A2      net (fanout=4)        0.993   vg_gen/hpos<5>
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.D2      net (fanout=12)       1.276   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_3_rstpot
                                                       vg_gen/lpos_3
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (1.177ns logic, 3.252ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_10 (FF)
  Destination:          vg_gen/lpos_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_10 to vg_gen/lpos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.447   vg_gen/hpos<11>
                                                       vg_gen/hpos_10
    SLICE_X35Y69.B4      net (fanout=5)        0.342   vg_gen/hpos<10>
    SLICE_X35Y69.B       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1_SW0
    SLICE_X35Y69.A5      net (fanout=1)        0.187   N12
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.D2      net (fanout=12)       1.276   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_3_rstpot
                                                       vg_gen/lpos_3
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.492ns logic, 2.788ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point vg_gen/lpos_1 (SLICE_X41Y70.B2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_9 (FF)
  Destination:          vg_gen/lpos_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_9 to vg_gen/lpos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.447   vg_gen/hpos<11>
                                                       vg_gen/hpos_9
    SLICE_X35Y69.B2      net (fanout=5)        0.620   vg_gen/hpos<9>
    SLICE_X35Y69.B       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1_SW0
    SLICE_X35Y69.A5      net (fanout=1)        0.187   N12
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.B2      net (fanout=12)       1.121   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_1_rstpot
                                                       vg_gen/lpos_1
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.492ns logic, 2.911ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_5 (FF)
  Destination:          vg_gen/lpos_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.234 - 0.254)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_5 to vg_gen/lpos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.BQ      Tcko                  0.391   vg_gen/hpos<7>
                                                       vg_gen/hpos_5
    SLICE_X35Y69.A2      net (fanout=4)        0.993   vg_gen/hpos<5>
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.B2      net (fanout=12)       1.121   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_1_rstpot
                                                       vg_gen/lpos_1
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.177ns logic, 3.097ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vg_gen/hpos_10 (FF)
  Destination:          vg_gen/lpos_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vg_gen/hpos_10 to vg_gen/lpos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.447   vg_gen/hpos<11>
                                                       vg_gen/hpos_10
    SLICE_X35Y69.B4      net (fanout=5)        0.342   vg_gen/hpos<10>
    SLICE_X35Y69.B       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1_SW0
    SLICE_X35Y69.A5      net (fanout=1)        0.187   N12
    SLICE_X35Y69.A       Tilo                  0.259   vg_gen/GND_9_o_GND_9_o_equal_23_o
                                                       vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B4      net (fanout=17)       0.983   vg_gen/GND_9_o_GND_9_o_equal_23_o<11>1
    SLICE_X36Y72.B       Tilo                  0.205   vg_gen/lpos<11>
                                                       vg_gen/_n01363
    SLICE_X41Y70.B2      net (fanout=12)       1.121   vg_gen/_n0136
    SLICE_X41Y70.CLK     Tas                   0.322   vg_gen/lpos<3>
                                                       vg_gen/lpos_1_rstpot
                                                       vg_gen/lpos_1
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.492ns logic, 2.633ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "px_clk_dcm/clkfx" derived from
 NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP (SLICE_X26Y99.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_wa2 (FF)
  Destination:          tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_wa2 to tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.DQ     Tcko                  0.198   tmds_tx_0/converter/wa<2>
                                                       tmds_tx_0/converter/fdc_wa2
    SLICE_X26Y99.D4      net (fanout=17)       0.239   tmds_tx_0/converter/wa<2>
    SLICE_X26Y99.CLK     Tah         (-Th)     0.128   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.070ns logic, 0.239ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fifo_u/dram16s[19].i_RAM16X1D_U/DP (SLICE_X26Y99.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_wa2 (FF)
  Destination:          tmds_tx_0/converter/fifo_u/dram16s[19].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_wa2 to tmds_tx_0/converter/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.DQ     Tcko                  0.198   tmds_tx_0/converter/wa<2>
                                                       tmds_tx_0/converter/fdc_wa2
    SLICE_X26Y99.D4      net (fanout=17)       0.239   tmds_tx_0/converter/wa<2>
    SLICE_X26Y99.CLK     Tah         (-Th)     0.128   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.070ns logic, 0.239ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fifo_u/dram16s[20].i_RAM16X1D_U/DP (SLICE_X26Y99.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_wa2 (FF)
  Destination:          tmds_tx_0/converter/fifo_u/dram16s[20].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    px_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_wa2 to tmds_tx_0/converter/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.DQ     Tcko                  0.198   tmds_tx_0/converter/wa<2>
                                                       tmds_tx_0/converter/fdc_wa2
    SLICE_X26Y99.D4      net (fanout=17)       0.239   tmds_tx_0/converter/wa<2>
    SLICE_X26Y99.CLK     Tah         (-Th)     0.128   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.070ns logic, 0.239ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "px_clk_dcm/clkfx" derived from
 NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 

--------------------------------------------------------------------------------
Slack: 3.996ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: px_clk_dcm/dcm_sp_inst/CLKFX
  Logical resource: px_clk_dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: px_clk_dcm/clkfx
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tdcmpw_CLKIN_150_200)
  Physical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKIN1
  Logical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: px_clk
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tdcmpw_CLKIN_150_200)
  Physical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKIN1
  Logical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: px_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "tmds_tx_0/pllclk0" derived from  
PERIOD analysis for net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" 
PERIOD = 10 ns HIGH 50%; divided by 1.50 to 6.667 nS and duty cycle corrected 
to HIGH 3.333 nS   divided by 10.00 to 666.667 pS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 2 timing errors detected. (2 component switching limit errors)
 Minimum period is   0.952ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "tmds_tx_0/pllclk0" derived from
 PERIOD analysis for net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%; divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 
 divided by 10.00 to 666.667 pS  

--------------------------------------------------------------------------------
Slack: -0.286ns (period - min period limit)
  Period: 0.666ns
  Min period limit: 0.952ns (1050.420MHz) (Tbccko_PLLIN)
  Physical resource: tmds_tx_0/ioclk_buf/PLLIN
  Logical resource: tmds_tx_0/ioclk_buf/PLLIN
  Location pin: BUFPLL_X1Y5.PLLIN
  Clock network: tmds_tx_0/pllclk0
--------------------------------------------------------------------------------
Slack: -0.259ns (period - min period limit)
  Period: 0.666ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKOUT0
  Logical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: tmds_tx_0/pllclk0
--------------------------------------------------------------------------------
Slack: 319.334ns (max period limit - period)
  Period: 0.666ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKOUT0
  Logical resource: tmds_tx_0/pll_base_oserdes/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: tmds_tx_0/pllclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "tmds_tx_0/clk10" derived from  
PERIOD analysis for net "tmds_tx_0/pllclk0" derived from PERIOD analysis for 
net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 
50%; divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS  
divided by 10.00 to 666.667 pS    duty cycle corrected to 666.667 pS  HIGH 333 
pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "tmds_tx_0/pllclk2" derived from  
PERIOD analysis for net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" 
PERIOD = 10 ns HIGH 50%; divided by 1.50 to 6.667 nS and duty cycle corrected 
to HIGH 3.333 nS   divided by 2.00 to 3.333 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269 paths analyzed, 149 endpoints analyzed, 32 failing endpoints
 42 timing errors detected. (12 setup errors, 30 hold errors, 0 component switching limit errors)
 Minimum period is   4.647ns.
--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/serdes_g/oserdes_s (OLOGIC_X4Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmds_tx_0/converter/fd_out5 (FF)
  Destination:          tmds_tx_0/serdes_g/oserdes_s (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.436ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         tmds_tx_0/clk2 rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmds_tx_0/converter/fd_out5 to tmds_tx_0/serdes_g/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.CMUX   Tshcko                0.461   tmds_tx_0/f_dataout<6>
                                                       tmds_tx_0/converter/fd_out5
    OLOGIC_X4Y118.D1     net (fanout=1)        3.999   tmds_tx_0/f_dataout<5>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.024   tmds_tx_0/serdes_g/oserdes_s
                                                       tmds_tx_0/serdes_g/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.437ns logic, 3.999ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/serdes_g/oserdes_s (OLOGIC_X4Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmds_tx_0/converter/fd_out7 (FF)
  Destination:          tmds_tx_0/serdes_g/oserdes_s (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         tmds_tx_0/clk2 rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmds_tx_0/converter/fd_out7 to tmds_tx_0/serdes_g/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.DMUX   Tshcko                0.461   tmds_tx_0/f_dataout<6>
                                                       tmds_tx_0/converter/fd_out7
    OLOGIC_X4Y118.D3     net (fanout=1)        3.207   tmds_tx_0/f_dataout<7>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.033   tmds_tx_0/serdes_g/oserdes_s
                                                       tmds_tx_0/serdes_g/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (0.428ns logic, 3.207ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fd_db27 (SLICE_X28Y117.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmds_tx_0/converter/fdc_ra0 (FF)
  Destination:          tmds_tx_0/converter/fd_db27 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.488 - 0.492)
  Source Clock:         tmds_tx_0/clk2 rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmds_tx_0/converter/fdc_ra0 to tmds_tx_0/converter/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.AQ      Tcko                  0.408   tmds_tx_0/converter/ra<0>
                                                       tmds_tx_0/converter/fdc_ra0
    SLICE_X22Y96.A2      net (fanout=19)       0.881   tmds_tx_0/converter/ra<0>
    SLICE_X22Y96.A       Tilo                  0.203   tmds_tx_0/converter/dataint<29>
                                                       tmds_tx_0/converter/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X28Y117.DX     net (fanout=1)        1.858   tmds_tx_0/converter/dataint<27>
    SLICE_X28Y117.CLK    Tdick                 0.136   tmds_tx_0/converter/db<27>
                                                       tmds_tx_0/converter/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.747ns logic, 2.739ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmds_tx_0/converter/fdc_ra3 (FF)
  Destination:          tmds_tx_0/converter/fd_db27 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.488 - 0.492)
  Source Clock:         tmds_tx_0/clk2 rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmds_tx_0/converter/fdc_ra3 to tmds_tx_0/converter/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DMUX    Tshcko                0.461   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra3
    SLICE_X22Y96.A5      net (fanout=17)       0.654   tmds_tx_0/converter/ra<3>
    SLICE_X22Y96.A       Tilo                  0.203   tmds_tx_0/converter/dataint<29>
                                                       tmds_tx_0/converter/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X28Y117.DX     net (fanout=1)        1.858   tmds_tx_0/converter/dataint<27>
    SLICE_X28Y117.CLK    Tdick                 0.136   tmds_tx_0/converter/db<27>
                                                       tmds_tx_0/converter/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (0.800ns logic, 2.512ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmds_tx_0/converter/fdc_ra2 (FF)
  Destination:          tmds_tx_0/converter/fd_db27 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.488 - 0.492)
  Source Clock:         tmds_tx_0/clk2 rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmds_tx_0/converter/fdc_ra2 to tmds_tx_0/converter/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DQ      Tcko                  0.391   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra2
    SLICE_X22Y96.A4      net (fanout=17)       0.697   tmds_tx_0/converter/ra<2>
    SLICE_X22Y96.A       Tilo                  0.203   tmds_tx_0/converter/dataint<29>
                                                       tmds_tx_0/converter/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X28Y117.DX     net (fanout=1)        1.858   tmds_tx_0/converter/dataint<27>
    SLICE_X28Y117.CLK    Tdick                 0.136   tmds_tx_0/converter/db<27>
                                                       tmds_tx_0/converter/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.730ns logic, 2.555ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "tmds_tx_0/pllclk2" derived from
 PERIOD analysis for net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%; divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 
 divided by 2.00 to 3.333 nS  

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fd_db14 (SLICE_X25Y100.CX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      -1.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fifo_u/dram16s[14].i_RAM16X1D_U/DP (RAM)
  Destination:          tmds_tx_0/converter/fd_db14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 0)
  Clock Path Skew:      2.876ns (4.048 - 1.172)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 0.000ns
  Clock Uncertainty:    0.462ns

  Clock Uncertainty:          0.462ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.378ns
    Phase Error (PE):           0.237ns

  Minimum Data Path at Slow Process Corner: tmds_tx_0/converter/fifo_u/dram16s[14].i_RAM16X1D_U/DP to tmds_tx_0/converter/fd_db14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y100.AMUX   Tshcko                0.857   tmds_tx_0/converter/dataint<17>
                                                       tmds_tx_0/converter/fifo_u/dram16s[14].i_RAM16X1D_U/DP
    SLICE_X25Y100.CX     net (fanout=1)        0.563   tmds_tx_0/converter/dataint<14>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.048   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db14
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.905ns logic, 0.563ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra2 (FF)
  Destination:          tmds_tx_0/converter/fd_db14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.039 - 0.041)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra2 to tmds_tx_0/converter/fd_db14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DQ      Tcko                  0.198   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra2
    SLICE_X26Y100.A4     net (fanout=17)       0.390   tmds_tx_0/converter/ra<2>
    SLICE_X26Y100.AMUX   Tilo                  0.191   tmds_tx_0/converter/dataint<17>
                                                       tmds_tx_0/converter/fifo_u/dram16s[14].i_RAM16X1D_U/DP
    SLICE_X25Y100.CX     net (fanout=1)        0.335   tmds_tx_0/converter/dataint<14>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.059   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db14
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.448ns logic, 0.725ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra3 (FF)
  Destination:          tmds_tx_0/converter/fd_db14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.039 - 0.041)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra3 to tmds_tx_0/converter/fd_db14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DMUX    Tshcko                0.244   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra3
    SLICE_X26Y100.A5     net (fanout=17)       0.364   tmds_tx_0/converter/ra<3>
    SLICE_X26Y100.AMUX   Tilo                  0.191   tmds_tx_0/converter/dataint<17>
                                                       tmds_tx_0/converter/fifo_u/dram16s[14].i_RAM16X1D_U/DP
    SLICE_X25Y100.CX     net (fanout=1)        0.335   tmds_tx_0/converter/dataint<14>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.059   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db14
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.494ns logic, 0.699ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fd_db12 (SLICE_X25Y100.AX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      -1.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fifo_u/dram16s[12].i_RAM16X1D_U/DP (RAM)
  Destination:          tmds_tx_0/converter/fd_db12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 0)
  Clock Path Skew:      2.870ns (4.048 - 1.178)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 0.000ns
  Clock Uncertainty:    0.462ns

  Clock Uncertainty:          0.462ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.378ns
    Phase Error (PE):           0.237ns

  Minimum Data Path at Slow Process Corner: tmds_tx_0/converter/fifo_u/dram16s[12].i_RAM16X1D_U/DP to tmds_tx_0/converter/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.BMUX    Tshcko                0.867   tmds_tx_0/converter/dataint<13>
                                                       tmds_tx_0/converter/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X25Y100.AX     net (fanout=1)        0.612   tmds_tx_0/converter/dataint<12>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.048   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.915ns logic, 0.612ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra1 (FF)
  Destination:          tmds_tx_0/converter/fd_db12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.039 - 0.042)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra1 to tmds_tx_0/converter/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y97.DQ      Tcko                  0.198   tmds_tx_0/converter/ra<1>
                                                       tmds_tx_0/converter/fdc_ra1
    SLICE_X26Y96.B3      net (fanout=18)       0.372   tmds_tx_0/converter/ra<1>
    SLICE_X26Y96.BMUX    Tilo                  0.191   tmds_tx_0/converter/dataint<13>
                                                       tmds_tx_0/converter/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X25Y100.AX     net (fanout=1)        0.341   tmds_tx_0/converter/dataint<12>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.059   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.448ns logic, 0.713ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra3 (FF)
  Destination:          tmds_tx_0/converter/fd_db12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.039 - 0.041)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra3 to tmds_tx_0/converter/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DMUX    Tshcko                0.244   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra3
    SLICE_X26Y96.B5      net (fanout=17)       0.350   tmds_tx_0/converter/ra<3>
    SLICE_X26Y96.BMUX    Tilo                  0.191   tmds_tx_0/converter/dataint<13>
                                                       tmds_tx_0/converter/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X25Y100.AX     net (fanout=1)        0.341   tmds_tx_0/converter/dataint<12>
    SLICE_X25Y100.CLK    Tckdi       (-Th)    -0.059   tmds_tx_0/converter/db<14>
                                                       tmds_tx_0/converter/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.494ns logic, 0.691ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point tmds_tx_0/converter/fd_db18 (SLICE_X28Y101.CX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      -1.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP (RAM)
  Destination:          tmds_tx_0/converter/fd_db18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      2.871ns (4.045 - 1.174)
  Source Clock:         px_clk rising at 0.000ns
  Destination Clock:    tmds_tx_0/clk2 rising at 0.000ns
  Clock Uncertainty:    0.462ns

  Clock Uncertainty:          0.462ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.378ns
    Phase Error (PE):           0.237ns

  Minimum Data Path at Slow Process Corner: tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP to tmds_tx_0/converter/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y99.AMUX    Tshcko                0.857   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X28Y101.CX     net (fanout=1)        0.578   tmds_tx_0/converter/dataint<18>
    SLICE_X28Y101.CLK    Tckdi       (-Th)    -0.107   tmds_tx_0/converter/db<18>
                                                       tmds_tx_0/converter/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.964ns logic, 0.578ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra2 (FF)
  Destination:          tmds_tx_0/converter/fd_db18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.069 - 0.072)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra2 to tmds_tx_0/converter/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.DQ      Tcko                  0.198   tmds_tx_0/converter/ra<2>
                                                       tmds_tx_0/converter/fdc_ra2
    SLICE_X26Y99.A4      net (fanout=17)       0.294   tmds_tx_0/converter/ra<2>
    SLICE_X26Y99.AMUX    Tilo                  0.191   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X28Y101.CX     net (fanout=1)        0.322   tmds_tx_0/converter/dataint<18>
    SLICE_X28Y101.CLK    Tckdi       (-Th)    -0.048   tmds_tx_0/converter/db<18>
                                                       tmds_tx_0/converter/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.437ns logic, 0.616ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmds_tx_0/converter/fdc_ra1 (FF)
  Destination:          tmds_tx_0/converter/fd_db18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.069 - 0.073)
  Source Clock:         tmds_tx_0/clk2 rising at 3.333ns
  Destination Clock:    tmds_tx_0/clk2 rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmds_tx_0/converter/fdc_ra1 to tmds_tx_0/converter/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y97.DQ      Tcko                  0.198   tmds_tx_0/converter/ra<1>
                                                       tmds_tx_0/converter/fdc_ra1
    SLICE_X26Y99.A3      net (fanout=18)       0.453   tmds_tx_0/converter/ra<1>
    SLICE_X26Y99.AMUX    Tilo                  0.191   tmds_tx_0/converter/dataint<21>
                                                       tmds_tx_0/converter/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X28Y101.CX     net (fanout=1)        0.322   tmds_tx_0/converter/dataint<18>
    SLICE_X28Y101.CLK    Tckdi       (-Th)    -0.048   tmds_tx_0/converter/db<18>
                                                       tmds_tx_0/converter/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.437ns logic, 0.775ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "tmds_tx_0/pllclk2" derived from
 PERIOD analysis for net "px_clk_dcm/clkfx" derived from NET "px_clk_dcm/clkin1" PERIOD = 10 ns HIGH 50%; divided by 1.50 to 6.667 nS and duty cycle corrected to HIGH 3.333 nS 
 divided by 2.00 to 3.333 nS  

--------------------------------------------------------------------------------
Slack: 1.603ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: tmds_tx_0/pclkx2bufg/I0
  Logical resource: tmds_tx_0/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: tmds_tx_0/pllclk2
--------------------------------------------------------------------------------
Slack: 2.903ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tmds_tx_0/converter/rstsync_q/CLK
  Logical resource: tmds_tx_0/converter/fd_rstsync/CK
  Location pin: SLICE_X24Y90.CLK
  Clock network: tmds_tx_0/clk2
--------------------------------------------------------------------------------
Slack: 2.903ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tmds_tx_0/converter/rstp/CLK
  Logical resource: tmds_tx_0/converter/fd_rstp/CK
  Location pin: SLICE_X24Y96.CLK
  Clock network: tmds_tx_0/clk2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for px_clk_dcm/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|px_clk_dcm/clkin1              |     10.000ns|      5.340ns|     14.280ns|            0|           44|            0|         4762|
| px_clk_dcm/clkfx              |      6.667ns|      4.859ns|      9.520ns|            0|           44|         4493|          269|
|  tmds_tx_0/pllclk0            |      0.667ns|      0.952ns|          N/A|            2|            0|            0|            0|
|   tmds_tx_0/clk10             |      0.667ns|          N/A|          N/A|            0|            0|            0|            0|
|  tmds_tx_0/pllclk2            |      3.333ns|      4.647ns|          N/A|           42|            0|          269|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_100M     |    4.859|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 44  Score: 41292  (Setup/Max: 3592, Hold: 37155, Component Switching Limit: 545)

Constraints cover 4762 paths, 0 nets, and 1250 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 11 20:18:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



