Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Dec 20 12:12:32 2022
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file kc705_control_sets.rpt
| Design       : kc705
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   520 |
| Unused register locations in slices containing registers |  1067 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
|      2 |           16 |
|      3 |            2 |
|      4 |           43 |
|      5 |           38 |
|      6 |           10 |
|      7 |           16 |
|      8 |           53 |
|      9 |           15 |
|     10 |            9 |
|     11 |            3 |
|     12 |           10 |
|     13 |            2 |
|     14 |           13 |
|    16+ |          277 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3014 |         1066 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |            1792 |          756 |
| Yes          | No                    | No                     |            6608 |         2169 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3397 |         1219 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                                                           Enable Signal                                                                                          |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_trrdcon_ready_i_1_n_0                                                                                                                                               |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  idelay_clk  |                                                                                                                                                                                                  |                                                                                                                                                                                    |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_twtrcon_ready_i_1_n_0                                                                                                                                               |                1 |              1 |
|  sys_clk     | soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                     | sys_rst                                                                                                                                                                            |                1 |              1 |
|  sys_clk     | soclinux_sdram_tfawcon_ready_reg0                                                                                                                                                                | soclinux_sdram_tfawcon_ready_i_1_n_0                                                                                                                                               |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                  |                1 |              1 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_history_reg_0_63_0_0_i_1__0_n_0                              |                                                                                                                                                                                    |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/cmdLogic_lock                                      |                2 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine1_trccon_ready_i_1_n_0                                                                                                                                   |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine2_trccon_ready_i_1_n_0                                                                                                                                   |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                             |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine6_trascon_ready_i_1_n_0                                                                                                                                  |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine4_trccon_ready_i_1_n_0                                                                                                                                   |                1 |              2 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_history_reg_0_63_0_0_i_1_n_0                                 |                                                                                                                                                                                    |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine5_trascon_ready_i_1_n_0                                                                                                                                  |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine3_trascon_ready_i_1_n_0                                                                                                                                  |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine7_trascon_ready_i_1_n_0                                                                                                                                  |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_bankmachine0_trascon_ready_i_1_n_0                                                                                                                                  |                1 |              2 |
|  idelay_clk  |                                                                                                                                                                                                  | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                             |                1 |              2 |
|  eth_tx_clk  |                                                                                                                                                                                                  | ethphy_reset0                                                                                                                                                                      |                1 |              2 |
|  eth_rx_clk  |                                                                                                                                                                                                  | ethphy_reset0                                                                                                                                                                      |                1 |              2 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/debugCd_external_reset0                                                                |                1 |              2 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                1 |              3 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/_zz_cores_1_cpu_iBus_rsp_valid_1                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                1 |              3 |
|  sys_clk     | soclinux_bankmachine2_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                4 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine0_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine7_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                1 |              4 |
|  sys_clk     | csr_bankarray_csrbank7_enable0_re                                                                                                                                                                | sys_rst                                                                                                                                                                            |                1 |              4 |
|  sys_clk     | dataw_crc_buf_pipe_valid_sink_ready                                                                                                                                                              | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                              |                2 |              4 |
|  sys_clk     | storage_reg_0_15_0_5_i_1_n_0                                                                                                                                                                     | sys_rst                                                                                                                                                                            |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/E[0]                                                                                              | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushing                              |                                                                                                                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine1_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | datar_datar_converter_converter_strobe_all                                                                                                                                                       | datar_datar_buf_pipe_valid_source_valid                                                                                                                                            |                1 |              4 |
|  sys_clk     | soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | datar_datar_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                                                   | datar_datar_buf_pipe_valid_source_valid                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine6_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine2_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | soclinux_bankmachine0_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                3 |              4 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface7_bank_bus_dat_r[3]_i_1_n_0                                                                                                                                 |                2 |              4 |
|  sys_clk     | soclinux_multiplexer_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | soclinux_bankmachine1_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                3 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset_reg_0[0]                             |                1 |              4 |
|  sys_clk     | soclinux_sdram_time1[3]_i_1_n_0                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                3 |              4 |
|  sys_clk     | soclinux_bankmachine7_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | soclinux_rx_tick                                                                                                                                                                                 | p_137_in                                                                                                                                                                           |                1 |              4 |
|  sys_clk     | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                1 |              4 |
|  eth_rx_clk  | p_2_out[5]                                                                                                                                                                                       | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                      |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/soclinux_sdram_bankmachine5_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  eth_rx_clk  | p_2_out[1]                                                                                                                                                                                       | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                      |                2 |              4 |
|  sys_clk     | soclinux_bankmachine3_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                3 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_ready                            |                                                                                                                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/soclinux_sdram_bankmachine3_level_reg[2]_0[0]                                                     | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_ready                            |                                                                                                                                                                                    |                1 |              4 |
|  idelay_clk  | crg_reset_counter[3]_i_1_n_0                                                                                                                                                                     | idelay_rst                                                                                                                                                                         |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_ready                    |                                                                                                                                                                                    |                1 |              4 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_0                                     |                1 |              4 |
|  sys_clk     | soclinux_bankmachine6_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_ready                    |                                                                                                                                                                                    |                2 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset_reg_1[0]                             |                1 |              4 |
|  sys_clk     | soclinux_bankmachine5_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                3 |              4 |
|  sys_clk     | sdcore_fifo_level[3]_i_1_n_0                                                                                                                                                                     | sdcore_fifo_level                                                                                                                                                                  |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/clint_logic/E[0]                                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/beatCounter[3]_i_1_n_0                                                     |                2 |              4 |
|  eth_tx_clk  |                                                                                                                                                                                                  | p_121_in                                                                                                                                                                           |                1 |              4 |
|  sys_clk     | soclinux_bankmachine4_next_state                                                                                                                                                                 | sys_rst                                                                                                                                                                            |                2 |              4 |
|  sys_clk     | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                | sys_rst                                                                                                                                                                            |                1 |              4 |
|  sys_clk     | soclinux_tx_tick                                                                                                                                                                                 | p_142_in                                                                                                                                                                           |                1 |              4 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/channels_2_headPtr[4]_i_1__1_n_0                                 |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_4              |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/p_1_in                                                           |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                            |                2 |              5 |
|  sys_clk     | soclinux_sdram_time0[4]_i_1_n_0                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                3 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l1636_1                                              |                                                                                                                                                                                    |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                            |                                                                                                                                                                                    |                3 |              5 |
|  sys_clk     | k7ddrphy_half_sys8x_taps_storage[4]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/channels_0_headPtr[4]_i_1__1_n_0                                 |                                                                                                                                                                                    |                3 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l1636_2                                              |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MIE129_out                                                              |                                                                                                                                                                                    |                3 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/cmdContext_fifo/E[0]                                                                              |                                                                                                                                                                                    |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/cmdContext_fifo/_zz_logic_ram_port0_reg[2]_0[0]                                                   |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mstatus_MIE129_out                                                              |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l1636                                                |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/cmdContext_fifo/_zz_logic_ram_port0_reg[3]_0[0]                                                   |                                                                                                                                                                                    |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l1636_2                                            |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                            |                                                                                                                                                                                    |                3 |              5 |
|  sys_clk     | soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                          | sys_rst                                                                                                                                                                            |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_1_headPtr[4]_i_1__0_n_0                               |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_0_headPtr[4]_i_1__0_n_0                               |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_2_headPtr[4]_i_1__0_n_0                               |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l1636                                              |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l1636_1                                            |                                                                                                                                                                                    |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_2_headPtr[4]_i_1_n_0                                  |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | soclinux_sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_1              |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[5]_i_1__0_n_0                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                3 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_timer[4]_i_1_n_0                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset_reg_1[0]                             |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_timer[4]_i_1_n_0                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset_reg_0[0]                             |                1 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[5]_i_1_n_0                                             | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]_2              |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/cmdLogic_orderingFork_fire                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                1 |              5 |
|  sys_clk     | soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                          | sys_rst                                                                                                                                                                            |                3 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_1_headPtr[4]_i_1_n_0                                  |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[1]_0[0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_0_headPtr[4]_i_1_n_0                                  |                                                                                                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_to_writeBack_MEMORY_FENCE_reg                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg   |                1 |              6 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/when_ClockDomainGenerator_l77_1                                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_6/SR[0]                                                                                  |                2 |              6 |
|  sys_clk     | csr_bankarray_csrbank10_dfii_pi3_command0_re                                                                                                                                                     | sys_rst                                                                                                                                                                            |                4 |              6 |
|  sys_clk     |                                                                                                                                                                                                  | sdcore_fifo_level                                                                                                                                                                  |                1 |              6 |
|  sys_clk     | soclinux_sdram_phaseinjector1_command_storage[5]_i_1_n_0                                                                                                                                         | sys_rst                                                                                                                                                                            |                2 |              6 |
|  sys_clk     | soclinux_sdram_phaseinjector2_command_storage[5]_i_1_n_0                                                                                                                                         | sys_rst                                                                                                                                                                            |                2 |              6 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/SR[0]                                                           |                3 |              6 |
|  sys_clk     | csr_bankarray_csrbank10_dfii_pi0_command0_re                                                                                                                                                     | sys_rst                                                                                                                                                                            |                3 |              6 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg_0                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_shared_state_2_reg[0]                                 |                2 |              6 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/SR[0]                                                           |                3 |              6 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126_2                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/decode_to_execute_ENV_CTRL_reg[1]                               |                3 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rValid_reg_0                             |                4 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/E[0]                                                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                3 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                           |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[1][0]        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                           |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0]_0[0]      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0][0]        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk     | soclinux_tx_data1_in0                                                                                                                                                                            |                                                                                                                                                                                    |                1 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_arbitration_isValid_reg_3                               |                1 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_history_reg_0_63_0_0_i_1_n_0                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                3 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rValid_reg_0                             |                3 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_history_reg_0_63_0_0_i_1__0_n_0                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                3 |              7 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_readable_reg_2[1]                              | sys_rst                                                                                                                                                                            |                2 |              8 |
|  sys_clk     | soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                       |                                                                                                                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][0]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][2]                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][1]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/E[0]                                                           |                                                                                                                                                                                    |                4 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/_zz_1                                                            |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_readable_reg_2[2]                              | sys_rst                                                                                                                                                                            |                4 |              8 |
|  sys_clk     | init_count_sdphyinit_next_value_ce                                                                                                                                                               | init_count[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |
|  sys_clk     | dataw_count_sdphydataw_next_value_ce3                                                                                                                                                            | sys_rst                                                                                                                                                                            |                3 |              8 |
|  sys_clk     | cmdr_count_sdphycmdr_next_value_ce1                                                                                                                                                              | sys_rst                                                                                                                                                                            |                3 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/_zz_1                                                          |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | cmdw_count_sdphycmdw_next_value_ce                                                                                                                                                               | sys_rst                                                                                                                                                                            |                2 |              8 |
|  sys_clk     | csr_bankarray_csrbank4_out0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                            |                2 |              8 |
|  sys_clk     | leds_done                                                                                                                                                                                        | sys_rst                                                                                                                                                                            |                1 |              8 |
|  crg_clkin   |                                                                                                                                                                                                  |                                                                                                                                                                                    |                5 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][5]                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][4]                                |                                                                                                                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/logic_pushing                                                                 |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][2]                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][3]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][1]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][6]                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_readable_reg_2[0]                              | sys_rst                                                                                                                                                                            |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_readable_reg_2[3]                              | sys_rst                                                                                                                                                                            |                4 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][7]                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[3][0]                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][0]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[4]_0[0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[4]_1[0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[5][0]                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[3]_1[0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                4 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[4][0]                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_cmd_s2mPipe_rData_fragment_address_reg[3]_0[0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/SR[0]                                                        |                4 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                              |                2 |              8 |
|  sys_clk     | soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                |                                                                                                                                                                                    |                2 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface1_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  sys_clk     | k7ddrphy_dly_sel_storage[7]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                            |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][4]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][5]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | clocker_clks[7]_i_1_n_0                                                                                                                                                                          | sys_rst                                                                                                                                                                            |                3 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][7]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][6]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/MmuPlugin_ports_1_cache_3_valid                                 |                3 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface12_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                |                4 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/_zz_1                                                          |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_ports_1_cache_3_valid                                 |                3 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/dBusNonCoherent_bmb_cmd_rValid_reg_0                                   |                2 |              8 |
|  eth_tx_clk  | soclinux_ethmac_tx_crc_pipe_valid_sink_ready                                                                                                                                                     | soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0                                                                                                                   |                4 |              8 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                 |                2 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/logic_pushing                                                                 |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][3]                                |                                                                                                                                                                                    |                1 |              8 |
|  sys_clk     | sdblock2mem_fifo_wrport_we                                                                                                                                                                       | sys_rst                                                                                                                                                                            |                2 |              9 |
|  sys_clk     | soclinux_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce                                                                                                            | sys_rst                                                                                                                                                                            |                3 |              9 |
|  eth_rx_clk  | soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready                                                                                                                                         | eth_rx_rst                                                                                                                                                                         |                2 |              9 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/SS[0]                                                           |                3 |              9 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface9_bank_bus_dat_r[8]_i_1_n_0                                                                                                                                 |                2 |              9 |
|  sys_clk     | sdmem2block_count[8]_i_1_n_0                                                                                                                                                                     | sys_rst                                                                                                                                                                            |                2 |              9 |
|  sys_clk     | sdmem2block_fifo_syncfifo_re                                                                                                                                                                     | sys_rst                                                                                                                                                                            |                2 |              9 |
|  sys_clk     | datar_datar_buf_pipe_valid_sink_ready                                                                                                                                                            | datar_datar_buf_pipe_valid_source_valid                                                                                                                                            |                3 |              9 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_syncfifo_re                                    | sys_rst                                                                                                                                                                            |                3 |              9 |
|  sys_clk     | csr_bankarray_csrbank9_clocker_divider0_re                                                                                                                                                       | sys_rst                                                                                                                                                                            |                2 |              9 |
|  sys_clk     | sdmem2block_converter_mux0                                                                                                                                                                       | sys_rst                                                                                                                                                                            |                2 |              9 |
|  eth_rx_clk  |                                                                                                                                                                                                  | soclinux_ethmac_liteethmaccrc32checker_syncfifo_level                                                                                                                              |                2 |              9 |
|  sys_clk     | cmdr_cmdr_buf_pipe_valid_source_valid_i_2_n_0                                                                                                                                                    | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                              |                3 |              9 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/SS[0]                                                           |                3 |              9 |
|  sys_clk     | ethphy_counter_ce                                                                                                                                                                                | sys_rst                                                                                                                                                                            |                3 |              9 |
|  sys_clk     | sdmem2block_fifo_level0[9]_i_1_n_0                                                                                                                                                               | sys_rst                                                                                                                                                                            |                4 |             10 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_readable_reg_0[0]                              | sys_rst                                                                                                                                                                            |                4 |             10 |
|  eth_rx_clk  | soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                                                                                                           | eth_rx_rst                                                                                                                                                                         |                4 |             10 |
|  sys_clk     | datar_count_sdphydatar_next_value_ce0                                                                                                                                                            | sys_rst                                                                                                                                                                            |                4 |             10 |
|  sys_clk     | csr_bankarray_csrbank6_block_length0_re                                                                                                                                                          | sys_rst                                                                                                                                                                            |                5 |             10 |
|  eth_rx_clk  | soclinux_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                                                                                                           | eth_rx_rst                                                                                                                                                                         |                3 |             10 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_timer_count1[9]_i_1_n_0                                                                                                                                             |                2 |             10 |
|  eth_rx_clk  | soclinux_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                                                                                                           | eth_rx_rst                                                                                                                                                                         |                2 |             10 |
|  eth_rx_clk  | soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                                                                                                            | eth_rx_rst                                                                                                                                                                         |                2 |             10 |
|  sys_clk     | csr_bankarray_csrbank2_sram_reader_length0_re                                                                                                                                                    |                                                                                                                                                                                    |                2 |             11 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_bmb_arbiter/memory_arbiter/peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg |                2 |             11 |
|  sys_clk     | soclinux_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce                                                                                                           | sys_rst                                                                                                                                                                            |                5 |             11 |
|  sys_clk     | temperature_status                                                                                                                                                                               | sys_rst                                                                                                                                                                            |                3 |             12 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/debugCd_logic_outputReset                                                                         |                5 |             12 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                4 |             12 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface13_bank_bus_dat_r[11]_i_1_n_0                                                                                                                               |                4 |             12 |
|  sys_clk     | vccint_status                                                                                                                                                                                    | sys_rst                                                                                                                                                                            |                4 |             12 |
|  sys_clk     | vccbram_status                                                                                                                                                                                   | sys_rst                                                                                                                                                                            |                4 |             12 |
|  sys_clk     | vccaux_status                                                                                                                                                                                    | sys_rst                                                                                                                                                                            |                4 |             12 |
|  sys_clk     | soclinux_sdram_storage[3]_i_1_n_0                                                                                                                                                                | sys_rst                                                                                                                                                                            |                6 |             12 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/sel_0                                                                                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/bufferCC_4/buffers_1                                                                              |                3 |             12 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |                3 |             12 |
|  sys_clk     |                                                                                                                                                                                                  | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                              |                5 |             13 |
|  eth_tx_clk  |                                                                                                                                                                                                  | ethphy_mode0                                                                                                                                                                       |                4 |             13 |
|  sys_clk     | soclinux_sdram_bankmachine2_row                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                3 |             14 |
|  sys_clk     | csr_bankarray_csrbank6_cmd_command0_re                                                                                                                                                           | sys_rst                                                                                                                                                                            |                4 |             14 |
|  sys_clk     | csr_bankarray_csrbank10_dfii_pi3_address0_re                                                                                                                                                     |                                                                                                                                                                                    |                7 |             14 |
|  sys_clk     | soclinux_sdram_phaseinjector1_address_storage[13]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |                3 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine0_row[13]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                4 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine1_row                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                3 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine7_row[13]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                5 |             14 |
|  sys_clk     | soclinux_sdram_phaseinjector0_address_storage[13]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |                6 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine4_row                                                                                                                                                                  | sys_rst                                                                                                                                                                            |                4 |             14 |
|  sys_clk     | csr_bankarray_csrbank10_dfii_pi2_address0_re                                                                                                                                                     |                                                                                                                                                                                    |                4 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine3_row[13]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                4 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine6_row[13]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                3 |             14 |
|  sys_clk     | soclinux_sdram_bankmachine5_row[13]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                            |                3 |             14 |
|  sys_clk     | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                  |                                                                                                                                                                                    |                2 |             16 |
|  eth_tx_clk  | soclinux_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce                                                                                                        | soclinux_ethmac_tx_padding_counter[0]_i_1_n_0                                                                                                                                      |                4 |             16 |
|  sys_clk     | storage_reg_0_15_0_5_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/cmdContext_fifo/logic_pushing                                                                     |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | sdcore_fifo_reset0                                                                                                                                                                               |                                                                                                                                                                                    |                2 |             16 |
|  eth_rx_clk  | storage_11_reg_0_7_0_5_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | storage_13_reg_0_1_0_5_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/streamFifoLowLatency_4/logic_pushing                                                              |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                    |                2 |             16 |
|  sys_clk     | sel                                                                                                                                                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/FDPE_1                                            |                5 |             20 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/socbushandler0_count_reg_3_sn_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/clint_logic/io_input_cmd_rValid_reg                                                               |                5 |             20 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/p_218_in                                                                                  |                                                                                                                                                                                    |                5 |             20 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/p_218_in                                                                                  |                                                                                                                                                                                    |                7 |             20 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_trackers_0_target[6]_i_1_n_0                                                   |                                                                                                                                                                                    |                6 |             21 |
|  eth_tx_clk  |                                                                                                                                                                                                  | eth_tx_rst                                                                                                                                                                         |               11 |             22 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1__0_n_0                                                      |                                                                                                                                                                                    |               10 |             22 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                         |                                                                                                                                                                                    |                8 |             22 |
|  sys_clk     | soclinux_sdram_bankmachine6_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                8 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine3_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine4_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine7_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine2_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine0_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine1_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     |                                                                                                                                                                                                  | leds_count[0]_i_1_n_0                                                                                                                                                              |                6 |             23 |
|  sys_clk     | soclinux_sdram_bankmachine5_pipe_valid_sink_ready                                                                                                                                                | sys_rst                                                                                                                                                                            |                7 |             23 |
|  sys_clk     | k7ddrphy_bitslip56_value10                                                                                                                                                                       | k7ddrphy_bitslip63_value1                                                                                                                                                          |               10 |             24 |
|  sys_clk     | k7ddrphy_bitslip8_value10                                                                                                                                                                        | k7ddrphy_bitslip15_value1                                                                                                                                                          |               12 |             24 |
|  sys_clk     | k7ddrphy_bitslip0_value30                                                                                                                                                                        | k7ddrphy_bitslip7_value3                                                                                                                                                           |               10 |             24 |
|  sys_clk     | k7ddrphy_bitslip24_value10                                                                                                                                                                       | k7ddrphy_bitslip31_value1                                                                                                                                                          |               12 |             24 |
|  sys_clk     | k7ddrphy_bitslip32_value10                                                                                                                                                                       | k7ddrphy_bitslip39_value1                                                                                                                                                          |               11 |             24 |
|  sys_clk     | k7ddrphy_bitslip40_value10                                                                                                                                                                       | k7ddrphy_bitslip47_value1                                                                                                                                                          |               11 |             24 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/outputCmd_ready                                                                                   |                                                                                                                                                                                    |                7 |             24 |
|  sys_clk     | ethphy_sys_counter_ce                                                                                                                                                                            | ethphy_sys_counter[0]_i_1_n_0                                                                                                                                                      |                6 |             24 |
|  sys_clk     | k7ddrphy_bitslip48_value10                                                                                                                                                                       | k7ddrphy_bitslip55_value1                                                                                                                                                          |               10 |             24 |
|  sys_clk     | k7ddrphy_bitslip16_value10                                                                                                                                                                       | k7ddrphy_bitslip23_value1                                                                                                                                                          |               11 |             24 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/outputCmd_ready                                                                                   |                                                                                                                                                                                    |                6 |             25 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                    |                                                                                                                                                                                    |                6 |             25 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                           |                                                                                                                                                                                    |                7 |             26 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_iBus_cmd_ready                                                                                      |                                                                                                                                                                                    |                5 |             26 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                           |                                                                                                                                                                                    |                9 |             26 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_iBus_cmd_ready                                                                                      |                                                                                                                                                                                    |                7 |             26 |
|  eth_rx_clk  |                                                                                                                                                                                                  | eth_rx_rst                                                                                                                                                                         |                7 |             27 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[20]_0                              |               18 |             27 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iArbiter_bmb_cmd_ready                                                                                          |                                                                                                                                                                                    |                5 |             27 |
|  sys_clk     |                                                                                                                                                                                                  | soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                                                                                                                                        |                7 |             27 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/soclinux_adr_wishbone2csr_next_value_ce1                                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/FSM_onehot_soclinux_wishbone2csr_state_reg[1]_0                            |               12 |             29 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_384_reg[0]                                              |                                                                                                                                                                                    |               11 |             29 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_arbitration_isValid_reg_1[0]                                          |                                                                                                                                                                                    |                9 |             29 |
|  sys_clk     | k7ddrphy_bitslip3_value00                                                                                                                                                                        | k7ddrphy_bitslip31_value0                                                                                                                                                          |               14 |             30 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               16 |             30 |
|  sys_clk     | k7ddrphy_bitslip4_value00                                                                                                                                                                        | k7ddrphy_bitslip39_value0                                                                                                                                                          |               14 |             30 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg_1[0]            |                                                                                                                                                                                    |                8 |             30 |
|  sys_clk     | k7ddrphy_bitslip7_value00                                                                                                                                                                        | k7ddrphy_bitslip63_value0                                                                                                                                                          |               15 |             30 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]              |                                                                                                                                                                                    |                6 |             30 |
|  sys_clk     | k7ddrphy_bitslip2_value00                                                                                                                                                                        | k7ddrphy_bitslip23_value0                                                                                                                                                          |               13 |             30 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               13 |             30 |
|  sys_clk     | k7ddrphy_bitslip5_value00                                                                                                                                                                        | k7ddrphy_bitslip47_value0                                                                                                                                                          |               16 |             30 |
|  eth_tx_clk  |                                                                                                                                                                                                  |                                                                                                                                                                                    |               11 |             30 |
|  sys_clk     | k7ddrphy_bitslip1_value00                                                                                                                                                                        | k7ddrphy_bitslip15_value0                                                                                                                                                          |               15 |             30 |
|  sys_clk     | k7ddrphy_bitslip0_value00                                                                                                                                                                        | k7ddrphy_bitslip7_value2                                                                                                                                                           |               15 |             30 |
|  sys_clk     | k7ddrphy_bitslip6_value00                                                                                                                                                                        | k7ddrphy_bitslip55_value0                                                                                                                                                          |               17 |             30 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_23                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               16 |             31 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               12 |             31 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               15 |             31 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalInterrupt_plic_target_ie_23                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |               12 |             31 |
|  sys_clk     | soclinux_sdram_phaseinjector1_wrdata_storage[127]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine1_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector3_wrdata_storage[95]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |                7 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1__0_n_0                       |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector2_wrdata_storage[63]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/memory_MulDivIterativePlugin_div_done_reg[0]                                  |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce                                                                                                                                | sdmem2block_dma_offset                                                                                                                                                             |                7 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector1_wrdata_storage[95]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               12 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               16 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector1_wrdata_storage[63]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface8_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               15 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg_0[0]                                            |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                              |                                                                                                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                   |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | soclinux_dat_w_wishbone2csr_next_value_ce0                                                                                                                                                       |                                                                                                                                                                                    |                7 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                              |                                                                                                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                              |                                                                                                                                                                                    |               12 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface6_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               22 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/soclinux_sdmem2blockdma_fsm_state_reg                           | sys_rst                                                                                                                                                                            |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_1[1]                                         |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_2[0]                                         |                                                                                                                                                                                    |                7 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_2[1]                                         |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_1[0]                                         |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | soclinux_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce                                                                                                           | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | csr_bankarray_csrbank0_scratch0_re                                                                                                                                                               | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                          |                                                                                                                                                                                    |               31 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | soclinux_ethmac_pulsesynchronizer1_o                                                                                                                                                             | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/FSM_onehot_soclinux_sdblock2memdma_state_reg[2]_0[0]            | sdblock2mem_wishbonedmawriter_offset                                                                                                                                               |               10 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector3_wrdata_storage[63]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               13 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               20 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | p_137_in                                                                                                                                                                           |                9 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | p_142_in                                                                                                                                                                           |                9 |             32 |
|  sys_clk     | datar_timeout_sdphydatar_next_value_ce1                                                                                                                                                          | sys_rst                                                                                                                                                                            |               13 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_hadException_reg[0]                                                 |                                                                                                                                                                                    |               21 |             32 |
|  sys_clk     | sdmem2block_dma_base_storage[31]_i_1_n_0                                                                                                                                                         | sys_rst                                                                                                                                                                            |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                              |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/soclinux_sdram_bankmachine3_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/soclinux_sdram_bankmachine5_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector0_wrdata_storage[127]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |               10 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector0_wrdata_storage[95]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_downSizer/rspArea_readLogic_buffers_0[31]_i_1__0_n_0                                        |                                                                                                                                                                                    |               10 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                          |                                                                                                                                                                                    |               28 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                              |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | soclinux_timer_update_value_re                                                                                                                                                                   | sys_rst                                                                                                                                                                            |                6 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg_0[0]                                            |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | csr_bankarray_csrbank5_dma_length0_re                                                                                                                                                            | sys_rst                                                                                                                                                                            |               10 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg_0[0]                                            |                                                                                                                                                                                    |               23 |             32 |
|  eth_tx_clk  | soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0                                                                                                        | eth_tx_rst                                                                                                                                                                         |               12 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_rs1[0]                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg_0                 |                5 |             32 |
|  sys_clk     | csr_bankarray_csrbank11_reload0_re                                                                                                                                                               | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr               |                                                                                                                                                                                    |               16 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iArbiter_bmb_downSizer/rspArea_readLogic_buffers_0                                                              |                                                                                                                                                                                    |                7 |             32 |
|  sys_clk     | csr_bankarray_csrbank11_load0_re                                                                                                                                                                 | sys_rst                                                                                                                                                                            |               11 |             32 |
|  eth_tx_clk  | soclinux_ethmac_tx_crc_ce                                                                                                                                                                        | soclinux_ethmac_tx_crc_reg                                                                                                                                                         |               10 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg_0[0]                                            |                                                                                                                                                                                    |               26 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface11_bank_bus_dat_r[31]_i_1_n_0                                                                                                                               |               15 |             32 |
|  sys_clk     | sdblock2mem_wishbonedmawriter_base_storage[31]_i_1_n_0                                                                                                                                           | sys_rst                                                                                                                                                                            |               10 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector2_wrdata_storage[127]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector3_wrdata_storage[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               15 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                              |                                                                                                                                                                                    |               10 |             32 |
|  sys_clk     | sdcore_data_count_sdcore_fsm_next_value_ce3                                                                                                                                                      | sys_rst                                                                                                                                                                            |                5 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector3_wrdata_storage[127]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                    |                9 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/memory_arbitration_isValid_reg[0]                                             |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                |               16 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               16 |             32 |
|  sys_clk     | cmdr_timeout_sdphycmdr_next_value_ce0                                                                                                                                                            | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | soclinux_bus_errors                                                                                                                                                                              | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector0_wrdata_storage[63]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               10 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                              |                                                                                                                                                                                    |                7 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr               |                                                                                                                                                                                    |               14 |             32 |
|  eth_rx_clk  | soclinux_ethmac_liteethmaccrc32checker_crc_ce                                                                                                                                                    | soclinux_ethmac_liteethmaccrc32checker_syncfifo_level                                                                                                                              |               13 |             32 |
|  sys_clk     | soclinux_ethmac_pulsesynchronizer0_o                                                                                                                                                             | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg_0[0]                                            |                                                                                                                                                                                    |               26 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                              |                                                                                                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_9                                             |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_rs1[0]                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_to_writeBack_MEMORY_FENCE_reg                |                7 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_5                                        |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | csr_bankarray_csrbank6_cmd_argument0_re                                                                                                                                                          | sys_rst                                                                                                                                                                            |               10 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_9                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | csr_bankarray_csrbank8_dma_length0_re                                                                                                                                                            | sys_rst                                                                                                                                                                            |               11 |             32 |
|  sys_clk     | sdblock2mem_wishbonedmawriter_base_storage[63]_i_1_n_0                                                                                                                                           | sys_rst                                                                                                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_5                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_1                                        |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_13                                       |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_11                                            |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | csr_bankarray_csrbank6_block_count0_re                                                                                                                                                           | sys_rst                                                                                                                                                                            |               16 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_16                                            |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_13                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_7                                             |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_7                                        |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     |                                                                                                                                                                                                  | csr_bankarray_interface10_bank_bus_dat_r[31]_i_1_n_0                                                                                                                               |               28 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_3                                            |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_6                                             |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_7                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_3                                             |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_8                                             |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_4                                             |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_14                                            |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_15                                           |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_10                                            |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_5                                             |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine4_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mtval                                                                           |                                                                                                                                                                                    |               10 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector2_wrdata_storage[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               14 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               18 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_2                                             |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine7_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_1                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine0_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_0                                             |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine2_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_3                                        |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                   |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_15                                            |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[5]_12                                            |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                          |                                                                                                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_13                                           |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_9                                        |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/soclinux_sdram_bankmachine6_level_reg[2]                                                          |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_11                                           |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | sdmem2block_dma_base_storage[63]_i_1_n_0                                                                                                                                                         | sys_rst                                                                                                                                                                            |               11 |             32 |
|  sys_clk     | soclinux_sdram_phaseinjector2_wrdata_storage[95]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                           |                                                                                                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg |                                                                                                                                                                                    |                6 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_11                                       |                                                                                                                                                                                    |                5 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_15                                       |                                                                                                                                                                                    |                4 |             32 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo_io_pop_toStreams_needRefill[0]                                   |                                                                                                                                                                                    |                5 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_DataCache_l824                                                           |                                                                                                                                                                                    |               13 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo_io_pop_toStreams_needRefill[1]                                   |                                                                                                                                                                                    |                8 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_2_rValid_reg[0]                       |                                                                                                                                                                                    |                6 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo_io_pop_toStreams_needRefill[2]                                   |                                                                                                                                                                                    |                6 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_0_rValid_reg[0]                       |                                                                                                                                                                                    |                6 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_1_rValid_reg[0]                       |                                                                                                                                                                                    |                9 |             37 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_DataCache_l824                                                           |                                                                                                                                                                                    |               16 |             38 |
|  sys_clk     | soclinux_ethmac_read                                                                                                                                                                             |                                                                                                                                                                                    |               12 |             40 |
|  eth_rx_clk  |                                                                                                                                                                                                  |                                                                                                                                                                                    |               17 |             41 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                     |                                                                                                                                                                                    |               16 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0[9]_i_1_n_0                                     |                                                                                                                                                                                    |               20 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_valid91_out                                                     |                                                                                                                                                                                    |               16 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                |                                                                                                                                                                                    |               16 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0                                                |                                                                                                                                                                                    |               15 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1__0_n_0                                  |                                                                                                                                                                                    |               12 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_valid87_out                                                     |                                                                                                                                                                                    |               17 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0[9]_i_1__0_n_0                                  |                                                                                                                                                                                    |               13 |             44 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1__0_n_0                                  |                                                                                                                                                                                    |               14 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0[9]_i_1__0_n_0                                  |                                                                                                                                                                                    |               14 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                |                                                                                                                                                                                    |               13 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                |                                                                                                                                                                                    |               18 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                     |                                                                                                                                                                                    |               16 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0[9]_i_1_n_0                                     |                                                                                                                                                                                    |               13 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_valid112_out                                                    |                                                                                                                                                                                    |               16 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_valid122_out                                                    |                                                                                                                                                                                    |               16 |             46 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_sources_1_valid                                                                |                                                                                                                                                                                    |               17 |             54 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_sources_0_valid                                                                |                                                                                                                                                                                    |               17 |             54 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                  |                                                                                                                                                                                    |               15 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_2                                            |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     |                                                                                                                                                                                                  | sdcore_crc16_inserter_crc3_reg0                                                                                                                                                    |               28 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_8                                        |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_2                                        |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_12                                       |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                  |                                                                                                                                                                                    |               12 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_10                                       |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_6                                        |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_4                                            |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_12                                           |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_14                                           |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/cmdLogic_orderingFork_fire                                       |                                                                                                                                                                                    |                8 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_6                                            |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_0                                        |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_4                                        |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep_14                                       |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     |                                                                                                                                                                                                  | k7ddrphy_bitslip7_r1[15]_i_1_n_0                                                                                                                                                   |               14 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_10                                           |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_0                                            |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_8                                            |                                                                                                                                                                                    |               16 |             64 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                |                                                                                                                                                                                    |               17 |             65 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                              |                                                                                                                                                                                    |               30 |             66 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                              |                                                                                                                                                                                    |               26 |             66 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                |                                                                                                                                                                                    |               25 |             78 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready             |                                                                                                                                                                                    |               24 |             90 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready             |                                                                                                                                                                                    |               23 |             90 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                   |                                                                                                                                                                                    |               12 |             96 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                   |                                                                                                                                                                                    |               12 |             96 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                |                                                                                                                                                                                    |               12 |             96 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_0_5_i_1_n_0                                         |                                                                                                                                                                                    |               12 |             96 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[1]_0[0]                  |                                                                                                                                                                                    |               12 |             96 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_invalidationMonitor_logic/E[0]                                                                              |                                                                                                                                                                                    |               23 |            100 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                    |                                                                                                                                                                                    |               32 |            105 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                            |                                                                                                                                                                                    |               26 |            110 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/E[0]                                                                    |                                                                                                                                                                                    |               29 |            116 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready                                                                 |                                                                                                                                                                                    |               29 |            116 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready                                                                 |                                                                                                                                                                                    |               32 |            116 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/dBusCoherent_bmb_cmd_rValid_reg[0]                                      |                                                                                                                                                                                    |               34 |            116 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusCoherent_bmb_cmd_ready                                                                                      |                                                                                                                                                                                    |               32 |            118 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_exclusive_reg[0]        |                                                                                                                                                                                    |               32 |            118 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/_zz_cmdLogic_cmdFork_valid_reg[0]                                |                                                                                                                                                                                    |               26 |            119 |
|  sys_clk     | sdcore_cmd_response_status_sdcore_fsm_next_value_ce8                                                                                                                                             | sys_rst                                                                                                                                                                            |               33 |            128 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg_0                               |                                                                                                                                                                                    |               62 |            198 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_to_writeBack_MEMORY_FENCE_reg                              |                                                                                                                                                                                    |               76 |            198 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/stageB_wayInvalidate_reg[1]                                       |                                                                                                                                                                                    |               76 |            225 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/when_DBusCachedPlugin_l466                                        |                                                                                                                                                                                    |               88 |            225 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         |                                                                                                                                                                                    |              103 |            227 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                         |                                                                                                                                                                                    |              114 |            233 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/cmdContext_fifo/_zz_dataFork_valid_reg                                                            |                                                                                                                                                                                    |               43 |            344 |
|  sys_clk     |                                                                                                                                                                                                  | sys_rst                                                                                                                                                                            |              196 |            430 |
|  sys_clk     | soclinux_sdram_phaseinjector0_rddata_status[127]_i_1_n_0                                                                                                                                         | sys_rst                                                                                                                                                                            |              219 |            512 |
|  sys_clk     |                                                                                                                                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/systemCd_logic_outputReset                                                                        |              248 |            636 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/iBridge_logic/io_output_rdata_fifo/pushing                                                                      |                                                                                                                                                                                    |               86 |            688 |
|  sys_clk     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw512_Cdma_Ood/dBridge_logic/io_output_rdata_fifo/pushing                                                                      |                                                                                                                                                                                    |               86 |            688 |
|  sys_clk     |                                                                                                                                                                                                  |                                                                                                                                                                                    |             1032 |           2937 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


