 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 arch.timing.xml	  picosoc_basys3_full_100.eblif	  common	  283.04	  vpr	  3.47 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  18	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3636460	  18	  17	  9663	  8839	  2	  5480	  1015	  117	  162	  18954	  -1	  xc7a50t-test	  166.8 MiB	  26.67	  87852	  3433.7 MiB	  12.71	  0.14	  14.5112	  -858.489	  -4.51117	  14.5112	  11.50	  0.0142607	  0.0127037	  1.48883	  1.25688	  -1	  261367	  14	  6.14735e+07	  1.4517e+07	  -1	  -1	  216.03	  2.32663	  2.01086	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 arch.timing.xml	  picosoc_basys3_full_50.eblif	  common	  138.04	  vpr	  3.47 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  18	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3635500	  18	  17	  9676	  8852	  3	  5579	  1019	  117	  162	  18954	  -1	  xc7a50t-test	  165.5 MiB	  27.83	  102877	  3432.1 MiB	  10.83	  0.09	  1.3513	  0	  0	  1.3513	  11.54	  0.00565891	  0.00469281	  0.504026	  0.412282	  -1	  298758	  10	  6.14735e+07	  1.45763e+07	  -1	  -1	  71.54	  0.671374	  0.556148	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 arch.timing.xml	  linux_arty.eblif	  common	  715.06	  vpr	  3.68 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3862992	  42	  76	  32634	  30490	  14	  18121	  3112	  117	  162	  18954	  -1	  xc7a50t-test	  572.4 MiB	  113.21	  347049	  3589.1 MiB	  88.94	  0.94	  7.59449	  -92.0975	  -7.59449	  6.17545	  12.64	  0.132984	  0.107804	  9.92587	  8.28922	  -1	  862914	  12	  6.14735e+07	  4.47507e+07	  -1	  -1	  467.96	  13.19	  11.2185	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 arch.timing.xml	  minilitex_arty.eblif	  common	  366.59	  vpr	  3.51 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  3	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3676800	  3	  5	  13284	  12402	  5	  7640	  1297	  117	  162	  18954	  -1	  xc7a50t-test	  212.4 MiB	  38.35	  132414	  3462.1 MiB	  20.42	  0.18	  14.1577	  0	  0	  4.61798	  11.97	  0.0227894	  0.0203753	  2.29323	  1.91977	  -1	  401858	  11	  6.14735e+07	  1.90944e+07	  -1	  -1	  265.82	  3.52717	  3.04471	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 arch.timing.xml	  minilitex_ddr_arty.eblif	  common	  465.31	  vpr	  3.59 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  136	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3767904	  23	  54	  22555	  21131	  12	  12508	  2127	  117	  162	  18954	  -1	  xc7a50t-test	  322.6 MiB	  82.92	  255197	  3523.2 MiB	  44.19	  0.40	  7.92453	  -106.199	  -7.92453	  4.55786	  12.03	  0.0529377	  0.0444707	  5.44748	  4.63708	  -1	  671038	  11	  6.14735e+07	  3.06641e+07	  -1	  -1	  300.62	  7.53257	  6.54768	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 arch.timing.xml	  minilitex_ddr_eth_arty.eblif	  common	  564.24	  vpr	  3.62 GiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  144	  -1	  -1	  success	  v8.0.0-6703-g3c1ea0885	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-18T20:58:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/golden-bug/vtr-verilog-to-routing	  3797008	  31	  62	  25392	  23551	  14	  14216	  2414	  117	  162	  18954	  -1	  xc7a50t-test	  485.3 MiB	  99.05	  281116	  3543.1 MiB	  54.45	  0.53	  6.63478	  -87.5728	  -6.63478	  7.27342	  11.50	  0.0673999	  0.0563266	  6.89708	  5.74627	  -1	  707238	  12	  6.14735e+07	  3.46934e+07	  -1	  -1	  369.28	  9.49064	  8.07737	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
