INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
