TRACE::2023-06-08.15:37:17::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:17::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:17::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-06-08.15:37:20::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-06-08.15:37:20::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper"
		}]
}
TRACE::2023-06-08.15:37:20::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-06-08.15:37:20::SCWDomain::checking for install qemu data   : 
TRACE::2023-06-08.15:37:20::SCWDomain:: Using the QEMU Data from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-06-08.15:37:20::SCWDomain:: Using the QEMU args  from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:20::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:20::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:20::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:20::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-06-08.15:37:20::SCWPlatform::Generating the sources  .
TRACE::2023-06-08.15:37:20::SCWBDomain::Generating boot domain sources.
TRACE::2023-06-08.15:37:20::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:20::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:20::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-06-08.15:37:20::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::mss does not exists at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::Creating sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::Adding the swdes entry, created swdb F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::updating the scw layer changes to swdes at   F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::Writing mss at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:20::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-06-08.15:37:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-06-08.15:37:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-06-08.15:37:20::SCWBDomain::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-06-08.15:37:24::SCWPlatform::Generating sources Done.
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2023-06-08.15:37:24::SCWMssOS::Could not open the swdb for F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2023-06-08.15:37:24::SCWMssOS::Could not open the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2023-06-08.15:37:24::SCWMssOS::Cleared the swdb table entry
TRACE::2023-06-08.15:37:24::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-06-08.15:37:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:37:24::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:24::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-06-08.15:37:24::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:24::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-06-08.15:37:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-06-08.15:37:24::SCWDomain:: Using the QEMU Data from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-06-08.15:37:24::SCWDomain:: Using the QEMU args  from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:24::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:24::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:24::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::mss does not exists at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Creating sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Adding the swdes entry, created swdb F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::updating the scw layer changes to swdes at   F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Writing mss at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:24::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:37:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-06-08.15:37:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-06-08.15:37:24::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:37:24::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-06-08.15:37:25::SCWMssOS::Could not open the swdb for F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2023-06-08.15:37:25::SCWMssOS::Could not open the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2023-06-08.15:37:25::SCWMssOS::Cleared the swdb table entry
TRACE::2023-06-08.15:37:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:37:25::SCWMssOS::Writing the mss file completed F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-06-08.15:37:25::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-06-08.15:37:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-06-08.15:37:25::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-06-08.15:37:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-06-08.15:37:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-06-08.15:37:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-06-08.15:37:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-06-08.15:37:25::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:37:25::SCWSystem::Not a boot domain 
LOG::2023-06-08.15:37:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:37:25::SCWDomain::Generating domain artifcats
TRACE::2023-06-08.15:37:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-06-08.15:37:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:37:25::SCWMssOS::Mss edits present, copying mssfile into export location F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-06-08.15:37:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-06-08.15:37:25::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:37:25::SCWMssOS::skipping the bsp build ... 
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying to export directory.
TRACE::2023-06-08.15:37:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-06-08.15:37:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-06-08.15:37:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-06-08.15:37:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:37:25::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-06-08.15:37:25::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-06-08.15:37:25::SCWPlatform::Started preparing the platform 
TRACE::2023-06-08.15:37:25::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-06-08.15:37:25::SCWSystem::dir created 
TRACE::2023-06-08.15:37:25::SCWSystem::Writing the bif 
TRACE::2023-06-08.15:37:25::SCWPlatform::Started writing the spfm file 
TRACE::2023-06-08.15:37:25::SCWPlatform::Started writing the xpfm file 
TRACE::2023-06-08.15:37:25::SCWPlatform::Completed generating the platform
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-06-08.15:37:25::SCWPlatform::updated the xpfm file.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-06-08.15:37:25::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-06-08.15:37:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-06-08.15:37:25::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-06-08.15:37:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:37:25::SCWDomain::Generating domain artifcats
TRACE::2023-06-08.15:37:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-06-08.15:37:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:37:25::SCWMssOS::Mss edits present, copying mssfile into export location F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-06-08.15:37:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-06-08.15:37:25::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:37:25::SCWMssOS::skipping the bsp build ... 
TRACE::2023-06-08.15:37:25::SCWMssOS::Copying to export directory.
TRACE::2023-06-08.15:37:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-06-08.15:37:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-06-08.15:37:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-06-08.15:37:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:37:25::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-06-08.15:37:25::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-06-08.15:37:25::SCWPlatform::Started preparing the platform 
TRACE::2023-06-08.15:37:25::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-06-08.15:37:25::SCWSystem::dir created 
TRACE::2023-06-08.15:37:25::SCWSystem::Writing the bif 
TRACE::2023-06-08.15:37:25::SCWPlatform::Started writing the spfm file 
TRACE::2023-06-08.15:37:25::SCWPlatform::Started writing the xpfm file 
TRACE::2023-06-08.15:37:25::SCWPlatform::Completed generating the platform
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:37:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:37:25::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:37:25::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:37:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:37:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:37:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:37:25::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:37:25::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:37:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-06-08.15:37:25::SCWPlatform::updated the xpfm file.
LOG::2023-06-08.15:38:11::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-06-08.15:38:11::SCWPlatform::Sanity checking of platform is completed
LOG::2023-06-08.15:38:11::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-06-08.15:38:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-06-08.15:38:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-06-08.15:38:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-06-08.15:38:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-06-08.15:38:11::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:11::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:11::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:11::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:11::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:11::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:11::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:11::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:11::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:11::SCWBDomain::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-06-08.15:38:11::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-06-08.15:38:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-06-08.15:38:11::SCWBDomain::System Command Ran  F:&  cd  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-06-08.15:38:11::SCWBDomain::make: Entering directory 'F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-06-08.15:38:11::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-06-08.15:38:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-06-08.15:38:11::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-06-08.15:38:11::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-06-08.15:38:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-06-08.15:38:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-06-08.15:38:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-06-08.15:38:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-06-08.15:38:13::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-06-08.15:38:13::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-06-08.15:38:13::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-06-08.15:38:13::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-06-08.15:38:13::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-06-08.15:38:13::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-06-08.15:38:13::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:13::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:13::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-06-08.15:38:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-06-08.15:38:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:13::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:14::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-06-08.15:38:14::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-06-08.15:38:14::SCWBDomain::es -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2023-06-08.15:38:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:15::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-06-08.15:38:15::SCWBDomain::make --no-print-directory archive

TRACE::2023-06-08.15:38:15::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2023-06-08.15:38:15::SCWBDomain::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2023-06-08.15:38:15::SCWBDomain::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2023-06-08.15:38:15::SCWBDomain::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_h
TRACE::2023-06-08.15:38:15::SCWBDomain::w.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdma
TRACE::2023-06-08.15:38:15::SCWBDomain::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2023-06-08.15:38:15::SCWBDomain::ib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9
TRACE::2023-06-08.15:38:15::SCWBDomain::_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xua
TRACE::2023-06-08.15:38:15::SCWBDomain::rtps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2023-06-08.15:38:15::SCWBDomain::ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib
TRACE::2023-06-08.15:38:15::SCWBDomain::/xaxivdma_g.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2023-06-08.15:38:15::SCWBDomain::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-06-08.15:38:15::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2023-06-08.15:38:15::SCWBDomain::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:15::SCWBDomain::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2023-06-08.15:38:15::SCWBDomain::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2023-06-08.15:38:15::SCWBDomain::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2023-06-08.15:38:15::SCWBDomain::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2023-06-08.15:38:15::SCWBDomain::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2023-06-08.15:38:15::SCWBDomain::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2023-06-08.15:38:15::SCWBDomain::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2023-06-08.15:38:15::SCWBDomain::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2023-06-08.15:38:15::SCWBDomain::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:15::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2023-06-08.15:38:15::SCWBDomain::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2023-06-08.15:38:15::SCWBDomain::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2023-06-08.15:38:15::SCWBDomain::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2023-06-08.15:38:15::SCWBDomain::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-06-08.15:38:15::SCWBDomain::'Finished building libraries'

TRACE::2023-06-08.15:38:15::SCWBDomain::make: Leaving directory 'F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-06-08.15:38:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-06-08.15:38:15::SCWBDomain::exa9_0/include -I.

TRACE::2023-06-08.15:38:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-06-08.15:38:15::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-06-08.15:38:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-06-08.15:38:15::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-06-08.15:38:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-06-08.15:38:15::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-06-08.15:38:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-06-08.15:38:16::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-06-08.15:38:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-06-08.15:38:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-06-08.15:38:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-06-08.15:38:16::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-06-08.15:38:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-06-08.15:38:16::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-06-08.15:38:16::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2023-06-08.15:38:16::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:16::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2023-06-08.15:38:16::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq
TRACE::2023-06-08.15:38:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-06-08.15:38:16::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:38:16::SCWSystem::Not a boot domain 
LOG::2023-06-08.15:38:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:38:16::SCWDomain::Generating domain artifcats
TRACE::2023-06-08.15:38:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-06-08.15:38:16::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-06-08.15:38:16::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-06-08.15:38:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-06-08.15:38:16::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:16::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:16::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:16::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:16::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:16::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:16::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:16::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:16::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:16::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:38:16::SCWMssOS::Mss edits present, copying mssfile into export location F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-06-08.15:38:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-06-08.15:38:16::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:38:16::SCWMssOS::doing bsp build ... 
TRACE::2023-06-08.15:38:16::SCWMssOS::System Command Ran  F: & cd  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-06-08.15:38:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-06-08.15:38:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-06-08.15:38:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-06-08.15:38:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-06-08.15:38:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-06-08.15:38:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-06-08.15:38:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-06-08.15:38:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-06-08.15:38:17::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-06-08.15:38:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-06-08.15:38:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:17::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-06-08.15:38:17::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-06-08.15:38:17::SCWMssOS::es -g -Wall -Wextra"

TRACE::2023-06-08.15:38:18::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-06-08.15:38:18::SCWMssOS::make --no-print-directory archive

TRACE::2023-06-08.15:38:18::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2023-06-08.15:38:18::SCWMssOS::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2023-06-08.15:38:18::SCWMssOS::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2023-06-08.15:38:18::SCWMssOS::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2023-06-08.15:38:18::SCWMssOS::ugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/
TRACE::2023-06-08.15:38:18::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa
TRACE::2023-06-08.15:38:18::SCWMssOS::9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-06-08.15:38:18::SCWMssOS::o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_
TRACE::2023-06-08.15:38:18::SCWMssOS::0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic
TRACE::2023-06-08.15:38:18::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9
TRACE::2023-06-08.15:38:18::SCWMssOS::_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2023-06-08.15:38:18::SCWMssOS::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-06-08.15:38:18::SCWMssOS::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2023-06-08.15:38:18::SCWMssOS::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:18::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2023-06-08.15:38:18::SCWMssOS::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2023-06-08.15:38:18::SCWMssOS::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2023-06-08.15:38:18::SCWMssOS::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2023-06-08.15:38:18::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2023-06-08.15:38:18::SCWMssOS::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2023-06-08.15:38:18::SCWMssOS::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2023-06-08.15:38:18::SCWMssOS::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2023-06-08.15:38:18::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:18::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2023-06-08.15:38:18::SCWMssOS::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2023-06-08.15:38:18::SCWMssOS::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2023-06-08.15:38:18::SCWMssOS::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2023-06-08.15:38:18::SCWMssOS::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-06-08.15:38:18::SCWMssOS::'Finished building libraries'

TRACE::2023-06-08.15:38:18::SCWMssOS::Copying to export directory.
TRACE::2023-06-08.15:38:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-06-08.15:38:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-06-08.15:38:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:38:19::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-06-08.15:38:19::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-06-08.15:38:19::SCWPlatform::Started preparing the platform 
TRACE::2023-06-08.15:38:19::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-06-08.15:38:19::SCWSystem::dir created 
TRACE::2023-06-08.15:38:19::SCWSystem::Writing the bif 
TRACE::2023-06-08.15:38:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-06-08.15:38:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-06-08.15:38:19::SCWPlatform::Completed generating the platform
TRACE::2023-06-08.15:38:19::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:19::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:19::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:19::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-06-08.15:38:19::SCWPlatform::updated the xpfm file.
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:19::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-06-08.15:38:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:19::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:19::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:19::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWPlatform::Clearing the existing platform
TRACE::2023-06-08.15:38:37::SCWSystem::Clearing the existing sysconfig
TRACE::2023-06-08.15:38:37::SCWBDomain::clearing the fsbl build
TRACE::2023-06-08.15:38:37::SCWMssOS::Removing the swdes entry for  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Removing the swdes entry for  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWSystem::Clearing the domains completed.
TRACE::2023-06-08.15:38:37::SCWPlatform::Clearing the opened hw db.
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform location is F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Removing the HwDB with name F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWReader::Active system found as  system_wrapper
TRACE::2023-06-08.15:38:37::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-06-08.15:38:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-06-08.15:38:37::SCWDomain:: Using the QEMU Data from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-06-08.15:38:37::SCWDomain:: Using the QEMU args  from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-06-08.15:38:37::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-06-08.15:38:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:37::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:37::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:37::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-06-08.15:38:37::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:37::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-06-08.15:38:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:37::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWReader::No isolation master present  
TRACE::2023-06-08.15:38:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-06-08.15:38:37::SCWDomain:: Using the QEMU Data from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-06-08.15:38:37::SCWDomain:: Using the QEMU args  from install at  : D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:37::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:37::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:37::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-06-08.15:38:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:37::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:37::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:37::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:37::SCWReader::No isolation master present  
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:38::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:38::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:38::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::In reload Mss file.
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:38::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:38::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2023-06-08.15:38:38::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2023-06-08.15:38:38::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2023-06-08.15:38:38::SCWMssOS::Cleared the swdb table entry
TRACE::2023-06-08.15:38:38::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:38::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:38::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:38::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:38::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:38::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:38::SCWMssOS::Removing the swdes entry for  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:39::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:39::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:39::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:39::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:39::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:39::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:39::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:39::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:39::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:39::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:39::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:39::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:39::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:41::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:41::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:41::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:41::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:41::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:41::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:41::SCWMssOS::Adding Library:  xilffs:4.4
TRACE::2023-06-08.15:38:41::SCWMssOS::Added Library:  xilffs
TRACE::2023-06-08.15:38:41::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:41::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:41::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:41::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:41::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:41::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:42::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:42::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:42::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ddbb9132e9ca425c8f84f72c95b20f8f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-06-08.15:38:42::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:42::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Removing the swdes entry for  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::In reload Mss file.
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:42::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-06-08.15:38:42::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:42::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Removing the swdes entry for  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:42::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:42::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:42::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:42::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:42::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:38:42::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2023-06-08.15:38:43::SCWMssOS::Removing file F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_0.mss
LOG::2023-06-08.15:38:51::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-06-08.15:38:51::SCWPlatform::Sanity checking of platform is completed
LOG::2023-06-08.15:38:51::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-06-08.15:38:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-06-08.15:38:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-06-08.15:38:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-06-08.15:38:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-06-08.15:38:51::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:38:51::SCWSystem::Not a boot domain 
LOG::2023-06-08.15:38:51::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:38:51::SCWDomain::Generating domain artifcats
TRACE::2023-06-08.15:38:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-06-08.15:38:51::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-06-08.15:38:51::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-06-08.15:38:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-06-08.15:38:51::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:51::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:51::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:51::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:51::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:51::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2023-06-08.15:38:51::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2023-06-08.15:38:51::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2023-06-08.15:38:51::SCWMssOS::Cleared the swdb table entry
TRACE::2023-06-08.15:38:51::SCWMssOS::No sw design opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::mss exists loading the mss file  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::Opened the sw design from mss  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::Adding the swdes entry F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-06-08.15:38:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-06-08.15:38:51::SCWMssOS::Opened the sw design.  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::Completed writing the mss file at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-06-08.15:38:51::SCWMssOS::Mss edits present, copying mssfile into export location F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-06-08.15:38:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-06-08.15:38:51::SCWDomain::Building the domain :  standalone_ps7_cortexa9_0
TRACE::2023-06-08.15:38:51::SCWMssOS::doing bsp build ... 
TRACE::2023-06-08.15:38:51::SCWMssOS::System Command Ran  F: & cd  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-06-08.15:38:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-06-08.15:38:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-06-08.15:38:51::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-06-08.15:38:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-06-08.15:38:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-06-08.15:38:51::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-06-08.15:38:51::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-06-08.15:38:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-06-08.15:38:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-06-08.15:38:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-06-08.15:38:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-06-08.15:38:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-06-08.15:38:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-06-08.15:38:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-06-08.15:38:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2023-06-08.15:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-06-08.15:38:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-06-08.15:38:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-06-08.15:38:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-06-08.15:38:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-06-08.15:38:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-06-08.15:38:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-06-08.15:38:52::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-06-08.15:38:52::SCWMssOS::es -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-06-08.15:38:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-06-08.15:38:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-06-08.15:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2023-06-08.15:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-06-08.15:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-06-08.15:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-06-08.15:38:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-06-08.15:38:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-06-08.15:38:53::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2023-06-08.15:38:53::SCWMssOS::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2023-06-08.15:38:53::SCWMssOS::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2023-06-08.15:38:53::SCWMssOS::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2023-06-08.15:38:53::SCWMssOS::ugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/
TRACE::2023-06-08.15:38:53::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa
TRACE::2023-06-08.15:38:53::SCWMssOS::9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-06-08.15:38:53::SCWMssOS::o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_
TRACE::2023-06-08.15:38:53::SCWMssOS::0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic
TRACE::2023-06-08.15:38:53::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9
TRACE::2023-06-08.15:38:53::SCWMssOS::_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2023-06-08.15:38:53::SCWMssOS::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-06-08.15:38:53::SCWMssOS::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2023-06-08.15:38:53::SCWMssOS::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:53::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2023-06-08.15:38:53::SCWMssOS::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2023-06-08.15:38:53::SCWMssOS::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2023-06-08.15:38:53::SCWMssOS::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2023-06-08.15:38:53::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2023-06-08.15:38:53::SCWMssOS::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2023-06-08.15:38:53::SCWMssOS::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2023-06-08.15:38:53::SCWMssOS::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2023-06-08.15:38:53::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2023-06-08.15:38:53::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2023-06-08.15:38:53::SCWMssOS::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2023-06-08.15:38:53::SCWMssOS::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2023-06-08.15:38:53::SCWMssOS::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2023-06-08.15:38:53::SCWMssOS::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-06-08.15:38:53::SCWMssOS::'Finished building libraries'

TRACE::2023-06-08.15:38:53::SCWMssOS::Copying to export directory.
TRACE::2023-06-08.15:38:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-06-08.15:38:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-06-08.15:38:54::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-06-08.15:38:54::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-06-08.15:38:54::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-06-08.15:38:54::SCWPlatform::Started preparing the platform 
TRACE::2023-06-08.15:38:54::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-06-08.15:38:54::SCWSystem::dir created 
TRACE::2023-06-08.15:38:54::SCWSystem::Writing the bif 
TRACE::2023-06-08.15:38:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-06-08.15:38:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-06-08.15:38:54::SCWPlatform::Completed generating the platform
TRACE::2023-06-08.15:38:54::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:54::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:54::SCWMssOS::Saving the mss changes F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-06-08.15:38:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-06-08.15:38:54::SCWMssOS::Commit changes completed.
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:54::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:54::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:54::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:54::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:54::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:54::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-06-08.15:38:54::SCWPlatform::updated the xpfm file.
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to open the hw design at F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA given F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA absoulate path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform::DSA directory F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2023-06-08.15:38:54::SCWPlatform:: Platform Path F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-06-08.15:38:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-06-08.15:38:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-06-08.15:38:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-06-08.15:38:54::SCWMssOS::Checking the sw design at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-06-08.15:38:54::SCWMssOS::DEBUG:  swdes dump  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-06-08.15:38:54::SCWMssOS::Sw design exists and opened at  F:/2020_project/ZYNQ_Vitis_7010/23_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:16::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:16::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:16::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:18::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:18::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWReader::Active system found as  system_wrapper
TRACE::2024-01-22.11:15:20::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-01-22.11:15:20::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-22.11:15:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-22.11:15:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-22.11:15:20::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-22.11:15:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:20::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-01-22.11:15:20::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:20::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-22.11:15:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWReader::No isolation master present  
TRACE::2024-01-22.11:15:20::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-22.11:15:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-22.11:15:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:15:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:20::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-01-22.11:15:20::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:20::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-22.11:15:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:20::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:20::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:20::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:20::SCWReader::No isolation master present  
TRACE::2024-01-22.11:15:26::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:26::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:26::SCWPlatform:: Platform location is F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-01-22.11:15:26::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:28::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:28::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-01-22.11:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:28::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:28::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-22.11:15:28::SCWMssOS::Removing the swdes entry for  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:28::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:15:28::SCWMssOS::Removing the swdes entry for  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:28::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:28::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-22.11:15:29::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-01-22.11:15:29::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-22.11:15:29::SCWMssOS::Writing the mss file completed F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:29::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:15:29::SCWMssOS::Writing the mss file completed F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:29::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:29::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-01-22.11:15:29::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-01-22.11:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:29::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:29::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:29::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-01-22.11:15:29::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-01-22.11:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:29::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:29::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:29::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-01-22.11:15:52::SCWPlatform::Clearing the existing platform
TRACE::2024-01-22.11:15:52::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-22.11:15:52::SCWBDomain::clearing the fsbl build
TRACE::2024-01-22.11:15:52::SCWMssOS::Removing the swdes entry for  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:52::SCWMssOS::Removing the swdes entry for  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:52::SCWSystem::Clearing the domains completed.
TRACE::2024-01-22.11:15:52::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-22.11:15:52::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform:: Platform location is F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:52::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:52::SCWPlatform::Removing the HwDB with name F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:52::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWReader::Active system found as  system_wrapper
TRACE::2024-01-22.11:15:53::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-01-22.11:15:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-22.11:15:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-22.11:15:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-22.11:15:53::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-22.11:15:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:53::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-01-22.11:15:53::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:53::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-22.11:15:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWReader::No isolation master present  
TRACE::2024-01-22.11:15:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-22.11:15:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-22.11:15:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx_vivado2020.2/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:15:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:53::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-01-22.11:15:53::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:53::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-22.11:15:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWReader::No isolation master present  
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:53::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:53::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:53::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:53::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::In reload Mss file.
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:54::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:54::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-01-22.11:15:54::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-01-22.11:15:54::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-01-22.11:15:54::SCWMssOS::Cleared the swdb table entry
TRACE::2024-01-22.11:15:54::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:15:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:54::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:54::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:54::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:54::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-01-22.11:15:54::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:15:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:15:54::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:54::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:54::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:54::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:54::SCWMssOS::Removing the swdes entry for  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:56::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:56::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:56::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:15:56::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:15:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:15:56::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:15:56::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:15:56::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:15:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:15:56::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:15:56::SCWMssOS::Completed writing the mss file at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-22.11:15:57::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-01-22.11:15:58::SCWMssOS::Removing file F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_0.mss
TRACE::2024-01-22.11:16:06::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-01-22.11:16:06::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-01-22.11:16:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-01-22.11:16:06::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-01-22.11:16:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s clean 

TRACE::2024-01-22.11:16:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-01-22.11:16:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-01-22.11:16:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-01-22.11:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-01-22.11:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-01-22.11:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-01-22.11:16:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-01-22.11:16:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-01-22.11:16:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-01-22.11:16:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-01-22.11:16:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-01-22.11:16:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-01-22.11:16:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s clean 

TRACE::2024-01-22.11:16:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-01-22.11:16:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-01-22.11:16:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2024-01-22.11:16:12::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-01-22.11:16:12::SCWMssOS::cleaning the bsp 
TRACE::2024-01-22.11:16:12::SCWMssOS::System Command Ran  F: & cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-01-22.11:16:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s clean 

TRACE::2024-01-22.11:16:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-01-22.11:16:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-01-22.11:16:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-01-22.11:16:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-01-22.11:16:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-01-22.11:16:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-01-22.11:16:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-01-22.11:16:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-01-22.11:16:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-01-22.11:16:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-01-22.11:16:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-01-22.11:16:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-01-22.11:16:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s clean 

TRACE::2024-01-22.11:16:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-01-22.11:16:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-01-22.11:16:17::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-01-22.11:16:25::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-01-22.11:16:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-22.11:16:25::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-01-22.11:16:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-22.11:16:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-22.11:16:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-22.11:16:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-01-22.11:16:25::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:25::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:25::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:25::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:16:25::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:16:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:16:25::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:16:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:16:25::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:16:25::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:16:25::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:16:25::SCWBDomain::Completed writing the mss file at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-01-22.11:16:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-22.11:16:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-22.11:16:25::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-01-22.11:16:25::SCWBDomain::make: Entering directory 'F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2024-01-22.11:16:25::SCWBDomain::

TRACE::2024-01-22.11:16:25::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:16:26::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:16:26::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:16:26::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:16:26::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:16:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:16:27::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:16:27::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:16:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:16:27::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:27::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:16:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:16:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:16:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:16:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-01-22.11:16:29::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:16:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:16:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:16:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:16:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:16:29::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:16:29::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:16:29::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:29::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:16:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:16:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-22.11:16:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-22.11:16:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:16:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:30::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:16:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:16:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-22.11:16:30::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-22.11:16:30::SCWBDomain::es -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:35::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-01-22.11:16:35::SCWBDomain::make --no-print-directory archive

TRACE::2024-01-22.11:16:35::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2024-01-22.11:16:35::SCWBDomain::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2024-01-22.11:16:35::SCWBDomain::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2024-01-22.11:16:35::SCWBDomain::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_h
TRACE::2024-01-22.11:16:35::SCWBDomain::w.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdma
TRACE::2024-01-22.11:16:35::SCWBDomain::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-01-22.11:16:35::SCWBDomain::ib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9
TRACE::2024-01-22.11:16:35::SCWBDomain::_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xua
TRACE::2024-01-22.11:16:35::SCWBDomain::rtps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2024-01-22.11:16:35::SCWBDomain::ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:16:35::SCWBDomain::/xaxivdma_g.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2024-01-22.11:16:35::SCWBDomain::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-22.11:16:35::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:16:35::SCWBDomain::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2024-01-22.11:16:35::SCWBDomain::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2024-01-22.11:16:35::SCWBDomain::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2024-01-22.11:16:35::SCWBDomain::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2024-01-22.11:16:35::SCWBDomain::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2024-01-22.11:16:35::SCWBDomain::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2024-01-22.11:16:35::SCWBDomain::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2024-01-22.11:16:35::SCWBDomain::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2024-01-22.11:16:35::SCWBDomain::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2024-01-22.11:16:35::SCWBDomain::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2024-01-22.11:16:35::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2024-01-22.11:16:35::SCWBDomain::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2024-01-22.11:16:35::SCWBDomain::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2024-01-22.11:16:35::SCWBDomain::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2024-01-22.11:16:35::SCWBDomain::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-01-22.11:16:35::SCWBDomain::'Finished building libraries'

TRACE::2024-01-22.11:16:35::SCWBDomain::make: Leaving directory 'F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-01-22.11:16:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-01-22.11:16:35::SCWBDomain::exa9_0/include -I.

TRACE::2024-01-22.11:16:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:16:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:16:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-01-22.11:16:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:16:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:16:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:16:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-01-22.11:16:37::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:16:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:16:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:16:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:16:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:16:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:16:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:16:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:16:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:16:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-01-22.11:16:39::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:16:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:16:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:16:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-01-22.11:16:39::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:16:40::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2024-01-22.11:16:40::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:40::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2024-01-22.11:16:40::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq
TRACE::2024-01-22.11:16:40::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-01-22.11:16:40::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-22.11:16:40::SCWSystem::Not a boot domain 
LOG::2024-01-22.11:16:40::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:16:40::SCWDomain::Generating domain artifcats
TRACE::2024-01-22.11:16:40::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-22.11:16:40::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-01-22.11:16:40::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-22.11:16:40::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-22.11:16:40::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:40::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:40::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:40::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:16:40::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:16:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:16:40::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:16:40::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-01-22.11:16:40::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-01-22.11:16:40::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-01-22.11:16:40::SCWMssOS::Cleared the swdb table entry
TRACE::2024-01-22.11:16:40::SCWMssOS::No sw design opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::mss exists loading the mss file  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::Opened the sw design from mss  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::Adding the swdes entry F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-22.11:16:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-22.11:16:40::SCWMssOS::Opened the sw design.  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::Completed writing the mss file at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-22.11:16:40::SCWMssOS::Mss edits present, copying mssfile into export location F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-22.11:16:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-01-22.11:16:40::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:16:40::SCWMssOS::doing bsp build ... 
TRACE::2024-01-22.11:16:40::SCWMssOS::System Command Ran  F: & cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-22.11:16:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-22.11:16:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-22.11:16:40::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:16:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:16:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:16:41::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:16:41::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:16:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:16:41::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:16:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:41::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:16:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:16:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:16:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:16:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-22.11:16:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-22.11:16:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:16:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:16:41::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:16:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:16:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:16:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:16:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:16:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:16:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:16:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:16:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:16:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-22.11:16:42::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-22.11:16:42::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:16:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:16:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:16:47::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-22.11:16:47::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-22.11:16:47::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2024-01-22.11:16:47::SCWMssOS::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2024-01-22.11:16:47::SCWMssOS::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2024-01-22.11:16:47::SCWMssOS::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2024-01-22.11:16:47::SCWMssOS::ugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/
TRACE::2024-01-22.11:16:47::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa
TRACE::2024-01-22.11:16:47::SCWMssOS::9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-22.11:16:47::SCWMssOS::o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_
TRACE::2024-01-22.11:16:47::SCWMssOS::0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic
TRACE::2024-01-22.11:16:47::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9
TRACE::2024-01-22.11:16:47::SCWMssOS::_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2024-01-22.11:16:47::SCWMssOS::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-22.11:16:47::SCWMssOS::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:16:47::SCWMssOS::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2024-01-22.11:16:47::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2024-01-22.11:16:47::SCWMssOS::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2024-01-22.11:16:47::SCWMssOS::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2024-01-22.11:16:47::SCWMssOS::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2024-01-22.11:16:47::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2024-01-22.11:16:47::SCWMssOS::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2024-01-22.11:16:47::SCWMssOS::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2024-01-22.11:16:47::SCWMssOS::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2024-01-22.11:16:47::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2024-01-22.11:16:47::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2024-01-22.11:16:47::SCWMssOS::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2024-01-22.11:16:47::SCWMssOS::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2024-01-22.11:16:47::SCWMssOS::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2024-01-22.11:16:47::SCWMssOS::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-01-22.11:16:47::SCWMssOS::'Finished building libraries'

TRACE::2024-01-22.11:16:47::SCWMssOS::Copying to export directory.
TRACE::2024-01-22.11:16:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-22.11:16:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-22.11:16:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-22.11:16:48::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-01-22.11:16:48::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-01-22.11:16:48::SCWPlatform::Started preparing the platform 
TRACE::2024-01-22.11:16:48::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-01-22.11:16:48::SCWSystem::dir created 
TRACE::2024-01-22.11:16:48::SCWSystem::Writing the bif 
TRACE::2024-01-22.11:16:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-22.11:16:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-22.11:16:48::SCWPlatform::Completed generating the platform
TRACE::2024-01-22.11:16:48::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:16:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:16:48::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:16:48::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:16:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:16:48::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:16:48::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:16:48::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:16:48::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:16:48::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:16:48::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:16:48::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-22.11:16:48::SCWPlatform::updated the xpfm file.
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:16:48::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:16:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:16:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:16:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:16:48::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:16:48::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:16:48::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:21:52::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-01-22.11:21:52::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-01-22.11:21:52::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-01-22.11:21:52::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-01-22.11:21:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s clean 

TRACE::2024-01-22.11:21:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-01-22.11:21:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-01-22.11:21:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-01-22.11:21:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-01-22.11:21:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-01-22.11:21:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-01-22.11:21:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-01-22.11:21:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-01-22.11:21:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-01-22.11:21:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-01-22.11:21:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-01-22.11:21:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-01-22.11:21:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s clean 

TRACE::2024-01-22.11:21:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-01-22.11:21:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-01-22.11:21:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2024-01-22.11:21:58::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-01-22.11:21:58::SCWMssOS::cleaning the bsp 
TRACE::2024-01-22.11:21:58::SCWMssOS::System Command Ran  F: & cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-01-22.11:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s clean 

TRACE::2024-01-22.11:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-01-22.11:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-01-22.11:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-01-22.11:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-01-22.11:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-01-22.11:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-01-22.11:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-01-22.11:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-01-22.11:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-01-22.11:22:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-01-22.11:22:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-01-22.11:22:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-01-22.11:22:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s clean 

TRACE::2024-01-22.11:22:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-01-22.11:22:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-01-22.11:22:03::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-01-22.11:32:54::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-01-22.11:32:54::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-22.11:32:54::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-01-22.11:32:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-22.11:32:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-22.11:32:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-22.11:32:54::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-01-22.11:32:54::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:32:54::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:32:54::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:32:54::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:32:54::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:32:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:32:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:32:54::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:32:54::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:32:54::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:32:54::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:32:54::SCWBDomain::Completed writing the mss file at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-01-22.11:32:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-22.11:32:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-22.11:32:54::SCWBDomain::System Command Ran  F:&  cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-01-22.11:32:54::SCWBDomain::make: Entering directory 'F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2024-01-22.11:32:54::SCWBDomain::

TRACE::2024-01-22.11:32:54::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-01-22.11:32:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:32:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:32:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:32:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:32:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:32:54::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:32:54::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:32:55::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:32:55::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:32:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:32:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:32:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:32:56::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:32:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:32:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:32:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:32:56::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:32:56::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:32:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:32:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:32:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:32:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:32:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:32:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:32:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:32:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-01-22.11:32:58::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:32:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:32:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:32:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:32:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:32:58::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:32:58::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:32:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:32:58::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:32:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:32:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:32:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:32:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:32:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:32:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:32:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:32:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-22.11:32:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-22.11:32:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:32:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:32:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:32:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:32:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:32:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:32:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:32:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:32:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:32:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:32:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:32:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:32:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:32:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:32:58::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:32:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-22.11:32:58::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-22.11:32:58::SCWBDomain::es -g -Wall -Wextra"

TRACE::2024-01-22.11:32:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:32:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:32:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:32:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:32:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:32:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:04::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-01-22.11:33:04::SCWBDomain::make --no-print-directory archive

TRACE::2024-01-22.11:33:04::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2024-01-22.11:33:04::SCWBDomain::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2024-01-22.11:33:04::SCWBDomain::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2024-01-22.11:33:04::SCWBDomain::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_h
TRACE::2024-01-22.11:33:04::SCWBDomain::w.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdma
TRACE::2024-01-22.11:33:04::SCWBDomain::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-01-22.11:33:04::SCWBDomain::ib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9
TRACE::2024-01-22.11:33:04::SCWBDomain::_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xua
TRACE::2024-01-22.11:33:04::SCWBDomain::rtps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2024-01-22.11:33:04::SCWBDomain::ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:33:04::SCWBDomain::/xaxivdma_g.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2024-01-22.11:33:04::SCWBDomain::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-22.11:33:04::SCWBDomain::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:33:04::SCWBDomain::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2024-01-22.11:33:04::SCWBDomain::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2024-01-22.11:33:04::SCWBDomain::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2024-01-22.11:33:04::SCWBDomain::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2024-01-22.11:33:04::SCWBDomain::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2024-01-22.11:33:04::SCWBDomain::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2024-01-22.11:33:04::SCWBDomain::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2024-01-22.11:33:04::SCWBDomain::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2024-01-22.11:33:04::SCWBDomain::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2024-01-22.11:33:04::SCWBDomain::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2024-01-22.11:33:04::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2024-01-22.11:33:04::SCWBDomain::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2024-01-22.11:33:04::SCWBDomain::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2024-01-22.11:33:04::SCWBDomain::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2024-01-22.11:33:04::SCWBDomain::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-01-22.11:33:04::SCWBDomain::'Finished building libraries'

TRACE::2024-01-22.11:33:04::SCWBDomain::make: Leaving directory 'F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-01-22.11:33:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-01-22.11:33:05::SCWBDomain::exa9_0/include -I.

TRACE::2024-01-22.11:33:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:33:05::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:33:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-01-22.11:33:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:33:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:33:06::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:33:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-01-22.11:33:06::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:33:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:33:06::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:33:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:33:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:33:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-01-22.11:33:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-01-22.11:33:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:33:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:33:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-01-22.11:33:08::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:33:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-01-22.11:33:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-01-22.11:33:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-01-22.11:33:08::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-01-22.11:33:08::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2024-01-22.11:33:08::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:33:08::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2024-01-22.11:33:08::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq
TRACE::2024-01-22.11:33:08::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-01-22.11:33:09::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-22.11:33:09::SCWSystem::Not a boot domain 
LOG::2024-01-22.11:33:09::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:33:09::SCWDomain::Generating domain artifcats
TRACE::2024-01-22.11:33:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-22.11:33:09::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-01-22.11:33:09::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-22.11:33:09::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-22.11:33:09::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:09::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:09::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:09::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:33:09::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:33:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:33:09::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:33:09::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:09::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:33:09::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:09::SCWMssOS::Completed writing the mss file at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-22.11:33:09::SCWMssOS::Mss edits present, copying mssfile into export location F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-22.11:33:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-01-22.11:33:09::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-01-22.11:33:09::SCWMssOS::doing bsp build ... 
TRACE::2024-01-22.11:33:09::SCWMssOS::System Command Ran  F: & cd  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-22.11:33:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-22.11:33:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-22.11:33:09::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:33:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:33:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-22.11:33:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-22.11:33:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-22.11:33:09::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-22.11:33:09::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:33:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:33:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:33:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:33:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-22.11:33:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-22.11:33:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:33:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:33:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:33:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:33:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:33:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:33:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-22.11:33:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-22.11:33:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:33:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:33:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-22.11:33:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-22.11:33:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-22.11:33:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-22.11:33:10::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:33:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:33:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:33:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:33:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-22.11:33:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-22.11:33:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-22.11:33:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-22.11:33:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-22.11:33:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-22.11:33:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-22.11:33:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-22.11:33:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-22.11:33:10::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-22.11:33:10::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-22.11:33:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-22.11:33:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-01-22.11:33:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-22.11:33:16::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-22.11:33:16::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2024-01-22.11:33:16::SCWMssOS::0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9
TRACE::2024-01-22.11:33:16::SCWMssOS::_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0
TRACE::2024-01-22.11:33:16::SCWMssOS::/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xsc
TRACE::2024-01-22.11:33:16::SCWMssOS::ugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/
TRACE::2024-01-22.11:33:16::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa
TRACE::2024-01-22.11:33:16::SCWMssOS::9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-22.11:33:16::SCWMssOS::o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_
TRACE::2024-01-22.11:33:16::SCWMssOS::0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic
TRACE::2024-01-22.11:33:16::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9
TRACE::2024-01-22.11:33:16::SCWMssOS::_0/lib/xvtc.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_i
TRACE::2024-01-22.11:33:16::SCWMssOS::nit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-22.11:33:16::SCWMssOS::_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-22.11:33:16::SCWMssOS::/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/
TRACE::2024-01-22.11:33:16::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2024-01-22.11:33:16::SCWMssOS::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_c
TRACE::2024-01-22.11:33:16::SCWMssOS::ortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps
TRACE::2024-01-22.11:33:16::SCWMssOS::7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cort
TRACE::2024-01-22.11:33:16::SCWMssOS::exa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_co
TRACE::2024-01-22.11:33:16::SCWMssOS::rtexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.
TRACE::2024-01-22.11:33:16::SCWMssOS::o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2024-01-22.11:33:16::SCWMssOS::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/li
TRACE::2024-01-22.11:33:16::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2024-01-22.11:33:16::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putn
TRACE::2024-01-22.11:33:16::SCWMssOS::um.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xs
TRACE::2024-01-22.11:33:16::SCWMssOS::cuwdt_selftest.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2024-01-22.11:33:16::SCWMssOS::_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_co
TRACE::2024-01-22.11:33:16::SCWMssOS::rtexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-01-22.11:33:16::SCWMssOS::'Finished building libraries'

TRACE::2024-01-22.11:33:16::SCWMssOS::Copying to export directory.
TRACE::2024-01-22.11:33:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-22.11:33:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-22.11:33:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-22.11:33:17::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-01-22.11:33:17::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-01-22.11:33:17::SCWPlatform::Started preparing the platform 
TRACE::2024-01-22.11:33:17::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-01-22.11:33:17::SCWSystem::dir created 
TRACE::2024-01-22.11:33:17::SCWSystem::Writing the bif 
TRACE::2024-01-22.11:33:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-22.11:33:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-22.11:33:17::SCWPlatform::Completed generating the platform
TRACE::2024-01-22.11:33:17::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:33:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:33:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:33:17::SCWMssOS::Saving the mss changes F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-22.11:33:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-22.11:33:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:33:17::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:33:17::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:33:17::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:33:17::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:33:17::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:33:17::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-22.11:33:17::SCWPlatform::updated the xpfm file.
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to open the hw design at F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA given F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA absoulate path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform::DSA directory F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-01-22.11:33:17::SCWPlatform:: Platform Path F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-01-22.11:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-22.11:33:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-01-22.11:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-22.11:33:17::SCWMssOS::Checking the sw design at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-22.11:33:17::SCWMssOS::DEBUG:  swdes dump  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-22.11:33:17::SCWMssOS::Sw design exists and opened at  F:/ZYNQ/Embedded_Vitis/navigator_v2/7010/25_sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:34::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:34::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:34::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-24.14:56:38::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-24.14:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-24.14:56:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-24.14:56:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-24.14:56:38::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-24.14:56:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-24.14:56:38::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-24.14:56:38::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.14:56:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.14:56:38::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.14:56:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-24.14:56:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWReader::No isolation master present  
TRACE::2024-10-24.14:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-24.14:56:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-24.14:56:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-24.14:56:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-24.14:56:38::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-24.14:56:38::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.14:56:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.14:56:38::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.14:56:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-24.14:56:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:38::SCWReader::No isolation master present  
LOG::2024-10-24.14:56:41::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-24.14:56:41::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-24.14:56:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-24.14:56:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-24.14:56:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-24.14:56:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-24.14:56:41::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-24.14:56:41::SCWSystem::Not a boot domain 
LOG::2024-10-24.14:56:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-24.14:56:41::SCWDomain::Generating domain artifcats
TRACE::2024-10-24.14:56:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-24.14:56:41::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-24.14:56:41::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-24.14:56:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-24.14:56:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-24.14:56:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-24.14:56:41::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-24.14:56:41::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-24.14:56:41::SCWMssOS::Copying to export directory.
TRACE::2024-10-24.14:56:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-24.14:56:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-24.14:56:41::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-24.14:56:41::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-24.14:56:41::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Started preparing the platform 
TRACE::2024-10-24.14:56:41::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-24.14:56:41::SCWSystem::dir created 
TRACE::2024-10-24.14:56:41::SCWSystem::Writing the bif 
TRACE::2024-10-24.14:56:41::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-24.14:56:41::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-24.14:56:41::SCWPlatform::Completed generating the platform
TRACE::2024-10-24.14:56:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.14:56:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.14:56:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.14:56:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.14:56:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.14:56:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-24.14:56:41::SCWPlatform::updated the xpfm file.
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.14:56:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.14:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.14:56:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-24.14:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.14:56:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.14:56:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.14:56:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:14::SCWPlatform::Clearing the existing platform
TRACE::2024-10-24.15:09:14::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-24.15:09:14::SCWBDomain::clearing the fsbl build
TRACE::2024-10-24.15:09:14::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:14::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:14::SCWSystem::Clearing the domains completed.
TRACE::2024-10-24.15:09:14::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-24.15:09:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:14::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-24.15:09:15::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-24.15:09:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-24.15:09:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-24.15:09:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-24.15:09:15::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-24.15:09:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-24.15:09:15::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-24.15:09:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-24.15:09:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWReader::No isolation master present  
TRACE::2024-10-24.15:09:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-24.15:09:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-24.15:09:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-24.15:09:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-24.15:09:15::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-24.15:09:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-24.15:09:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:15::SCWReader::No isolation master present  
TRACE::2024-10-24.15:09:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:19::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-10-24.15:09:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-10-24.15:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:22::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-24.15:09:22::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:22::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-24.15:09:22::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-24.15:09:24::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-10-24.15:09:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-24.15:09:24::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-24.15:09:24::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-24.15:09:35::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-24.15:09:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-24.15:09:35::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-24.15:09:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-24.15:09:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-24.15:09:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-24.15:09:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-24.15:09:35::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-24.15:09:35::SCWSystem::Not a boot domain 
LOG::2024-10-24.15:09:35::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-24.15:09:35::SCWDomain::Generating domain artifcats
TRACE::2024-10-24.15:09:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-24.15:09:35::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-24.15:09:35::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-24.15:09:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-24.15:09:35::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:35::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:35::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:35::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:35::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:35::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:35::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-24.15:09:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-24.15:09:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-24.15:09:35::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-24.15:09:35::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-24.15:09:35::SCWMssOS::Copying to export directory.
TRACE::2024-10-24.15:09:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-24.15:09:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-24.15:09:36::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-24.15:09:36::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-24.15:09:36::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-24.15:09:36::SCWPlatform::Started preparing the platform 
TRACE::2024-10-24.15:09:36::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-24.15:09:36::SCWSystem::dir created 
TRACE::2024-10-24.15:09:36::SCWSystem::Writing the bif 
TRACE::2024-10-24.15:09:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-24.15:09:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-24.15:09:36::SCWPlatform::Completed generating the platform
TRACE::2024-10-24.15:09:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-24.15:09:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-24.15:09:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-24.15:09:36::SCWPlatform::updated the xpfm file.
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw
TRACE::2024-10-24.15:09:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-24.15:09:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-24.15:09:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-24.15:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-24.15:09:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-24.15:09:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-24.15:09:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.20:49:50::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-10-26.20:49:50::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-26.20:49:50::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-26.20:49:51::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.20:49:51::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.20:49:51::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-26.20:49:51::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.20:49:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.20:49:51::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-26.20:49:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.20:49:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWReader::No isolation master present  
TRACE::2024-10-26.20:49:51::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.20:49:51::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.20:49:51::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.20:49:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.20:49:51::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.20:49:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.20:49:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:51::SCWReader::No isolation master present  
TRACE::2024-10-26.20:49:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:56::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:49:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.20:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.20:49:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.20:49:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.20:49:59::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-10-26.20:49:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.20:49:59::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.20:49:59::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:49:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-26.20:49:59::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-26.20:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:49:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-26.20:49:59::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-26.20:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:49:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:49:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:49:59::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-26.20:52:44::SCWPlatform::Clearing the existing platform
TRACE::2024-10-26.20:52:44::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-26.20:52:44::SCWBDomain::clearing the fsbl build
TRACE::2024-10-26.20:52:44::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:44::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:44::SCWSystem::Clearing the domains completed.
TRACE::2024-10-26.20:52:44::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-26.20:52:44::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:44::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-26.20:52:45::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-26.20:52:45::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.20:52:45::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.20:52:45::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-26.20:52:45::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.20:52:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.20:52:45::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-26.20:52:45::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:52:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:52:45::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.20:52:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWReader::No isolation master present  
TRACE::2024-10-26.20:52:45::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.20:52:45::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.20:52:45::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.20:52:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.20:52:45::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.20:52:45::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:52:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:52:45::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.20:52:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:45::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:45::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:45::SCWReader::No isolation master present  
TRACE::2024-10-26.20:52:51::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:51::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:52:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-10-26.20:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:52:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:52:52::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.20:52:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:52:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:52:52::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.20:52:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.20:52:54::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-10-26.20:52:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.20:52:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.20:52:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:52:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:52:54::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:52:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:52:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:52:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:52:54::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:52:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:52:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:52:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:52:54::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"af4cc26907d0136557f2f451d571cc22",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-26.20:53:00::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-26.20:53:00::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-26.20:53:00::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-26.20:53:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-26.20:53:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-26.20:53:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-26.20:53:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-26.20:53:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-26.20:53:00::SCWSystem::Not a boot domain 
LOG::2024-10-26.20:53:00::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-26.20:53:00::SCWDomain::Generating domain artifcats
TRACE::2024-10-26.20:53:00::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-26.20:53:00::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-26.20:53:00::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-26.20:53:00::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-26.20:53:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:53:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:53:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:53:00::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:53:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:53:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:00::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-26.20:53:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-26.20:53:02::SCWMssOS::doing bsp build ... 
TRACE::2024-10-26.20:53:02::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-10-26.20:53:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-26.20:53:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-10-26.20:53:02::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-10-26.20:53:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-26.20:53:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-26.20:53:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-26.20:53:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-26.20:53:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-26.20:53:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-26.20:53:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-26.20:53:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-26.20:53:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-26.20:53:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-10-26.20:53:03::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-10-26.20:53:03::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-26.20:53:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-26.20:53:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-26.20:53:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-26.20:53:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-26.20:53:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-26.20:53:03::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-26.20:53:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-26.20:53:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-26.20:53:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-26.20:53:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-26.20:53:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-26.20:53:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-26.20:53:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-26.20:53:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-26.20:53:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-26.20:53:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-26.20:53:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-26.20:53:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-26.20:53:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-26.20:53:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-26.20:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-26.20:53:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-26.20:53:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-26.20:53:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-26.20:53:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-26.20:53:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-26.20:53:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-26.20:53:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-26.20:53:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-26.20:53:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-26.20:53:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-26.20:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-26.20:53:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-26.20:53:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-26.20:53:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-26.20:53:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-26.20:53:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-26.20:53:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-26.20:53:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-26.20:53:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-10-26.20:53:05::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-10-26.20:53:05::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-10-26.20:53:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-26.20:53:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-26.20:53:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-26.20:53:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-26.20:53:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-10-26.20:53:07::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-26.20:53:08::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-10-26.20:53:08::SCWMssOS::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-10-26.20:53:08::SCWMssOS::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-10-26.20:53:08::SCWMssOS::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-10-26.20:53:08::SCWMssOS::b/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/
TRACE::2024-10-26.20:53:08::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cor
TRACE::2024-10-26.20:53:08::SCWMssOS::texa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2024-10-26.20:53:08::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/
TRACE::2024-10-26.20:53:08::SCWMssOS::xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xaxi
TRACE::2024-10-26.20:53:08::SCWMssOS::dma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9
TRACE::2024-10-26.20:53:08::SCWMssOS::_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/write.o ps7_cortexa9
TRACE::2024-10-26.20:53:08::SCWMssOS::_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-10-26.20:53:08::SCWMssOS::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-10-26.20:53:08::SCWMssOS::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-10-26.20:53:08::SCWMssOS::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-10-26.20:53:08::SCWMssOS::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-10-26.20:53:08::SCWMssOS::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-10-26.20:53:08::SCWMssOS::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-10-26.20:53:08::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-10-26.20:53:08::SCWMssOS::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-10-26.20:53:08::SCWMssOS::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-10-26.20:53:08::SCWMssOS::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-10-26.20:53:08::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-10-26.20:53:08::SCWMssOS::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-10-26.20:53:08::SCWMssOS::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-10-26.20:53:08::SCWMssOS::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-10-26.20:53:08::SCWMssOS::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-10-26.20:53:08::SCWMssOS::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-10-26.20:53:08::SCWMssOS::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-10-26.20:53:08::SCWMssOS::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-10-26.20:53:08::SCWMssOS::'Finished building libraries'

TRACE::2024-10-26.20:53:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-26.20:53:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-26.20:53:08::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-26.20:53:08::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-26.20:53:08::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-26.20:53:08::SCWPlatform::Started preparing the platform 
TRACE::2024-10-26.20:53:08::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-26.20:53:08::SCWSystem::dir created 
TRACE::2024-10-26.20:53:08::SCWSystem::Writing the bif 
TRACE::2024-10-26.20:53:08::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-26.20:53:08::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-26.20:53:08::SCWPlatform::Completed generating the platform
TRACE::2024-10-26.20:53:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:53:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.20:53:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:53:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.20:53:08::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-26.20:53:08::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-26.20:53:08::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-26.20:53:08::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-26.20:53:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.20:53:08::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:53:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:53:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:53:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:53:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:53:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:53:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-26.20:53:08::SCWPlatform::updated the xpfm file.
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.20:53:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.20:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.20:53:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-26.20:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.20:53:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.20:53:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.20:53:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-26.21:53:56::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-26.21:53:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.21:53:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.21:53:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-26.21:53:56::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.21:53:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.21:53:56::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-26.21:53:56::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:53:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:53:56::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:53:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.21:53:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWReader::No isolation master present  
TRACE::2024-10-26.21:53:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-26.21:53:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-26.21:53:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.21:53:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-26.21:53:56::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-26.21:53:56::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:53:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:53:56::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:53:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-26.21:53:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:53:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:53:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:53:56::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:53:56::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:53:56::SCWReader::No isolation master present  
TRACE::2024-10-26.21:54:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:01::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.21:54:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-26.21:54:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:02::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-26.21:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:54:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:54:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:02::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-26.21:54:02::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:54:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:54:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-26.21:54:02::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:03::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-26.21:54:04::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-26.21:54:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-26.21:54:04::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-26.21:54:04::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:04::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:04::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:04::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-26.21:54:13::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-26.21:54:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-26.21:54:13::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-26.21:54:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-26.21:54:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-26.21:54:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-26.21:54:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-26.21:54:13::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-26.21:54:13::SCWSystem::Not a boot domain 
LOG::2024-10-26.21:54:13::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-26.21:54:13::SCWDomain::Generating domain artifcats
TRACE::2024-10-26.21:54:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-26.21:54:13::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-26.21:54:13::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-26.21:54:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-26.21:54:13::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-26.21:54:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-26.21:54:13::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-26.21:54:13::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-26.21:54:13::SCWMssOS::Copying to export directory.
TRACE::2024-10-26.21:54:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-26.21:54:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-26.21:54:13::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-26.21:54:13::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-26.21:54:13::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-26.21:54:13::SCWPlatform::Started preparing the platform 
TRACE::2024-10-26.21:54:13::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-26.21:54:13::SCWSystem::dir created 
TRACE::2024-10-26.21:54:13::SCWSystem::Writing the bif 
TRACE::2024-10-26.21:54:13::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-26.21:54:13::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-26.21:54:13::SCWPlatform::Completed generating the platform
TRACE::2024-10-26.21:54:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:54:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:54:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-26.21:54:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-26.21:54:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-26.21:54:13::SCWPlatform::updated the xpfm file.
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw
TRACE::2024-10-26.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-26.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-26.21:54:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-26.21:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-26.21:54:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-26.21:54:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-26.21:54:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi26/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.09:57:04::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.09:57:04::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.09:57:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.09:57:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.09:57:04::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.09:57:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.09:57:04::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.09:57:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.09:57:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWReader::No isolation master present  
TRACE::2024-10-27.09:57:04::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.09:57:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.09:57:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.09:57:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.09:57:04::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.09:57:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.09:57:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:04::SCWReader::No isolation master present  
TRACE::2024-10-27.09:57:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:09::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.09:57:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-27.09:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.09:57:11::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.09:57:11::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.09:57:12::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-10-27.09:57:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.09:57:12::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.09:57:12::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:12::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.09:57:18::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.09:57:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.09:57:18::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.09:57:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.09:57:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.09:57:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.09:57:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.09:57:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.09:57:18::SCWSystem::Not a boot domain 
LOG::2024-10-27.09:57:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.09:57:18::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.09:57:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.09:57:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.09:57:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.09:57:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.09:57:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:18::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:18::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.09:57:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.09:57:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.09:57:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.09:57:18::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.09:57:18::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.09:57:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.09:57:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.09:57:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.09:57:19::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.09:57:19::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.09:57:19::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.09:57:19::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.09:57:19::SCWSystem::dir created 
TRACE::2024-10-27.09:57:19::SCWSystem::Writing the bif 
TRACE::2024-10-27.09:57:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.09:57:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.09:57:19::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.09:57:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.09:57:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.09:57:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.09:57:19::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.09:57:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.09:57:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.09:57:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.09:57:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.09:57:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.09:57:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.09:57:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:35::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.11:00:35::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.11:00:35::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.11:00:35::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:35::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:35::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.11:00:35::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.11:00:35::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:35::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.11:00:36::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.11:00:36::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:00:36::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:00:36::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.11:00:36::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:00:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:00:36::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.11:00:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:00:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:00:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:00:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWReader::No isolation master present  
TRACE::2024-10-27.11:00:36::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:00:36::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:00:36::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:00:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:00:36::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:00:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:00:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:00:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:00:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:36::SCWReader::No isolation master present  
TRACE::2024-10-27.11:00:46::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:46::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:00:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.11:00:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:00:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:00:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:00:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:00:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:00:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:00:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:00:49::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-10-27.11:00:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:00:49::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:00:49::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:00:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:00:49::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:00:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:00:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:00:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:00:49::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:00:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:00:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:00:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:00:49::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.11:01:05::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.11:01:05::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.11:01:05::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.11:01:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.11:01:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.11:01:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.11:01:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.11:01:05::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:01:05::SCWSystem::Not a boot domain 
LOG::2024-10-27.11:01:05::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:01:05::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.11:01:05::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.11:01:05::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.11:01:05::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.11:01:05::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:01:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:01:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:01:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.11:01:05::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.11:01:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.11:01:05::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:01:05::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.11:01:05::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.11:01:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.11:01:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.11:01:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:01:05::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.11:01:05::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.11:01:05::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.11:01:05::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.11:01:05::SCWSystem::dir created 
TRACE::2024-10-27.11:01:05::SCWSystem::Writing the bif 
TRACE::2024-10-27.11:01:05::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.11:01:05::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.11:01:05::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.11:01:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:01:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:01:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:01:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:01:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:01:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:01:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:01:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:01:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:01:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:01:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:01:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.11:01:05::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:01:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:01:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.11:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:01:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:01:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:01:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:54::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.11:24:54::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.11:24:54::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.11:24:54::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:54::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:54::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.11:24:54::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.11:24:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:54::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.11:24:55::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.11:24:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:24:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:24:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.11:24:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:24:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:24:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.11:24:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:24:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:24:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:24:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:24:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWReader::No isolation master present  
TRACE::2024-10-27.11:24:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:24:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:24:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:24:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:24:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:24:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:24:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:24:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:24:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:24:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:24:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:24:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:24:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:24:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:24:55::SCWReader::No isolation master present  
TRACE::2024-10-27.11:24:59::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:24:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:24:59::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:24:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:24:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.11:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:01::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:25:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:01::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:25:03::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-10-27.11:25:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:25:03::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:25:03::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:03::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:03::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:03::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.11:25:12::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.11:25:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.11:25:12::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.11:25:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.11:25:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.11:25:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.11:25:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.11:25:12::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:25:12::SCWSystem::Not a boot domain 
LOG::2024-10-27.11:25:12::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:12::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.11:25:12::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.11:25:12::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.11:25:12::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.11:25:12::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.11:25:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.11:25:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.11:25:12::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:12::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.11:25:12::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.11:25:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.11:25:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.11:25:12::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:25:12::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.11:25:12::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.11:25:12::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.11:25:12::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.11:25:12::SCWSystem::dir created 
TRACE::2024-10-27.11:25:12::SCWSystem::Writing the bif 
TRACE::2024-10-27.11:25:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.11:25:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.11:25:12::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.11:25:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.11:25:12::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.11:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:22::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.11:25:22::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.11:25:22::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.11:25:22::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:22::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:22::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.11:25:22::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.11:25:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:22::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened new HwDB with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.11:25:24::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.11:25:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:25:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:25:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.11:25:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:25:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:25:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.11:25:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:25:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWReader::No isolation master present  
TRACE::2024-10-27.11:25:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:25:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:25:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:25:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:25:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:25:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:25:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:24::SCWReader::No isolation master present  
TRACE::2024-10-27.11:25:32::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:32::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:25:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::update - Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::update - Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.11:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:33::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:25:33::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:33::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:33::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:25:35::SCWPlatform::Opened new HwDB with name system_wrapper_14
TRACE::2024-10-27.11:25:35::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:25:35::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:35::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:25:35::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:35::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:35::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:35::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:35::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:35::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:35::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:35::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:35::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.11:25:42::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.11:25:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.11:25:42::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.11:25:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.11:25:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.11:25:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.11:25:42::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.11:25:42::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:25:42::SCWSystem::Not a boot domain 
LOG::2024-10-27.11:25:42::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:42::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.11:25:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.11:25:42::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.11:25:42::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.11:25:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.11:25:42::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.11:25:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.11:25:42::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:25:42::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.11:25:42::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.11:25:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.11:25:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.11:25:42::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:25:42::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.11:25:42::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.11:25:42::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.11:25:42::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.11:25:42::SCWSystem::dir created 
TRACE::2024-10-27.11:25:42::SCWSystem::Writing the bif 
TRACE::2024-10-27.11:25:42::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.11:25:42::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.11:25:42::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.11:25:42::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:42::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:42::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:25:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:25:42::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.11:25:42::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:25:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:25:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:25:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.11:25:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:25:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:25:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:25:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:15::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.11:47:15::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.11:47:15::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.11:47:15::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:15::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:15::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.11:47:15::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.11:47:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:15::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.11:47:16::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.11:47:16::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:47:16::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:47:16::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.11:47:16::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:47:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:47:16::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.11:47:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:47:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWReader::No isolation master present  
TRACE::2024-10-27.11:47:16::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.11:47:16::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.11:47:16::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:47:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.11:47:16::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.11:47:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.11:47:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:16::SCWReader::No isolation master present  
TRACE::2024-10-27.11:47:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:18::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:47:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2024-10-27.11:47:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:20::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.11:47:20::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:47:20::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.11:47:22::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2024-10-27.11:47:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.11:47:22::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.11:47:22::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:22::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:22::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:22::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.11:47:29::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.11:47:29::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.11:47:29::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.11:47:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.11:47:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.11:47:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.11:47:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.11:47:29::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:47:29::SCWSystem::Not a boot domain 
LOG::2024-10-27.11:47:29::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:47:29::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.11:47:29::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.11:47:29::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.11:47:29::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.11:47:29::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.11:47:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.11:47:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.11:47:29::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.11:47:29::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.11:47:29::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.11:47:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.11:47:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.11:47:29::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.11:47:29::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.11:47:29::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.11:47:29::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.11:47:29::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.11:47:29::SCWSystem::dir created 
TRACE::2024-10-27.11:47:29::SCWSystem::Writing the bif 
TRACE::2024-10-27.11:47:29::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.11:47:29::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.11:47:29::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.11:47:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.11:47:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.11:47:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.11:47:29::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.11:47:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.11:47:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.11:47:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.11:47:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:36::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.12:34:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.12:34:36::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.12:34:36::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:36::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:36::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.12:34:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.12:34:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:36::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.12:34:38::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.12:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.12:34:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.12:34:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.12:34:38::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.12:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.12:34:38::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.12:34:38::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:34:38::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.12:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWReader::No isolation master present  
TRACE::2024-10-27.12:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.12:34:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.12:34:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.12:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.12:34:38::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.12:34:38::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:34:38::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.12:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:38::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:38::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:38::SCWReader::No isolation master present  
TRACE::2024-10-27.12:34:47::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:47::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.12:34:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2024-10-27.12:34:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:34:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:34:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.12:34:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:34:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:34:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.12:34:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.12:34:50::SCWPlatform::Opened new HwDB with name system_wrapper_21
TRACE::2024-10-27.12:34:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.12:34:50::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.12:34:50::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:34:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:34:50::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:34:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:34:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:34:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:34:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:34:50::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:34:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:34:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:34:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:34:50::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.12:35:18::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.12:35:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.12:35:18::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.12:35:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.12:35:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.12:35:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.12:35:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.12:35:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.12:35:18::SCWSystem::Not a boot domain 
LOG::2024-10-27.12:35:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.12:35:18::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.12:35:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.12:35:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.12:35:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.12:35:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:35:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:35:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:35:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.12:35:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.12:35:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.12:35:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.12:35:18::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.12:35:18::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.12:35:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.12:35:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.12:35:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.12:35:18::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.12:35:18::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.12:35:18::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.12:35:18::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.12:35:18::SCWSystem::dir created 
TRACE::2024-10-27.12:35:18::SCWSystem::Writing the bif 
TRACE::2024-10-27.12:35:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.12:35:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.12:35:18::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.12:35:18::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:35:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:35:18::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:35:18::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.12:35:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.12:35:18::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:35:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:35:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:35:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:35:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:35:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:35:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.12:35:18::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.12:35:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.12:35:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.12:35:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.12:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.12:35:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.12:35:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.12:35:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:01::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.14:40:05::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.14:40:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.14:40:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.14:40:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.14:40:05::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.14:40:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.14:40:05::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.14:40:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.14:40:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWReader::No isolation master present  
TRACE::2024-10-27.14:40:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.14:40:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.14:40:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.14:40:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.14:40:05::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.14:40:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.14:40:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:05::SCWReader::No isolation master present  
TRACE::2024-10-27.14:40:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:10::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.14:40:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:12::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-27.14:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.14:40:12::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:12::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.14:40:12::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:12::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.14:40:13::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-10-27.14:40:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.14:40:13::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.14:40:13::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:13::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:13::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:13::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.14:40:19::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.14:40:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.14:40:19::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.14:40:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.14:40:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.14:40:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.14:40:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.14:40:19::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.14:40:19::SCWSystem::Not a boot domain 
LOG::2024-10-27.14:40:19::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.14:40:19::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.14:40:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.14:40:19::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.14:40:19::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.14:40:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.14:40:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:19::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.14:40:19::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.14:40:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.14:40:19::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.14:40:19::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.14:40:19::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.14:40:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.14:40:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.14:40:20::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.14:40:20::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.14:40:20::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.14:40:20::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.14:40:20::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.14:40:20::SCWSystem::dir created 
TRACE::2024-10-27.14:40:20::SCWSystem::Writing the bif 
TRACE::2024-10-27.14:40:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.14:40:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.14:40:20::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.14:40:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.14:40:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.14:40:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.14:40:20::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.14:40:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.14:40:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.14:40:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-27.14:40:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.14:40:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.14:40:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.14:40:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.18:19:09::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.18:19:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.18:19:09::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.18:19:09::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.18:19:09::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.18:19:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.18:19:09::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.18:19:09::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:09::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.18:19:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWReader::No isolation master present  
TRACE::2024-10-27.18:19:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.18:19:09::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.18:19:09::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.18:19:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.18:19:09::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.18:19:09::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:09::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.18:19:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:09::SCWReader::No isolation master present  
TRACE::2024-10-27.18:19:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:14::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:19:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::update - Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:19:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:15::SCWPlatform::update - Opened existing hwdb system_wrapper_6
TRACE::2024-10-27.18:19:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.18:19:15::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:19:15::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.18:19:17::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2024-10-27.18:19:17::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.18:19:17::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:17::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.18:19:17::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:17::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:17::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:17::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:17::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:17::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:17::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:17::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:17::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:17::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.18:19:24::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.18:19:24::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.18:19:24::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.18:19:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.18:19:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.18:19:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.18:19:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.18:19:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.18:19:24::SCWSystem::Not a boot domain 
LOG::2024-10-27.18:19:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:19:24::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.18:19:24::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.18:19:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.18:19:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.18:19:24::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.18:19:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.18:19:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.18:19:24::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:19:24::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.18:19:24::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.18:19:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.18:19:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.18:19:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.18:19:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.18:19:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.18:19:24::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.18:19:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.18:19:24::SCWSystem::dir created 
TRACE::2024-10-27.18:19:24::SCWSystem::Writing the bif 
TRACE::2024-10-27.18:19:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.18:19:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.18:19:24::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.18:19:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:19:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:19:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.18:19:24::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:19:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:19:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:19:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-10-27.18:19:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:19:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:19:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:19:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:13::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.18:32:13::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.18:32:13::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.18:32:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:13::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.18:32:13::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.18:32:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:13::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.18:32:15::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.18:32:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.18:32:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.18:32:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.18:32:15::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.18:32:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.18:32:15::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.18:32:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.18:32:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWReader::No isolation master present  
TRACE::2024-10-27.18:32:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.18:32:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.18:32:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.18:32:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.18:32:15::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.18:32:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.18:32:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:15::SCWReader::No isolation master present  
TRACE::2024-10-27.18:32:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:18::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:32:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::update - Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.18:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:19::SCWPlatform::update - Opened existing hwdb system_wrapper_10
TRACE::2024-10-27.18:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:19::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.18:32:19::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:32:19::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:20::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:20::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.18:32:21::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-10-27.18:32:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.18:32:21::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.18:32:21::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:21::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.18:32:31::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.18:32:31::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.18:32:31::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.18:32:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.18:32:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.18:32:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.18:32:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.18:32:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.18:32:31::SCWSystem::Not a boot domain 
LOG::2024-10-27.18:32:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:32:31::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.18:32:31::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.18:32:31::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.18:32:31::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.18:32:31::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.18:32:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.18:32:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.18:32:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.18:32:31::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.18:32:31::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.18:32:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.18:32:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.18:32:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.18:32:31::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.18:32:31::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.18:32:31::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.18:32:31::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.18:32:31::SCWSystem::dir created 
TRACE::2024-10-27.18:32:31::SCWSystem::Writing the bif 
TRACE::2024-10-27.18:32:31::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.18:32:31::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.18:32:31::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.18:32:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:31::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.18:32:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.18:32:31::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:31::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.18:32:31::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.18:32:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:32::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:32::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.18:32:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.18:32:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.18:32:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-27.18:32:32::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-27.18:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.18:32:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.18:32:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.18:32:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:03::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.19:09:03::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.19:09:03::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.19:09:03::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:03::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:03::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.19:09:03::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.19:09:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:03::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened new HwDB with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.19:09:04::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.19:09:04::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:09:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:09:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.19:09:04::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.19:09:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:09:04::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.19:09:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:09:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWReader::No isolation master present  
TRACE::2024-10-27.19:09:04::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:09:04::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:09:04::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.19:09:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:09:04::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:09:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:09:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:04::SCWReader::No isolation master present  
TRACE::2024-10-27.19:09:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:08::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:09:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:10::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::update - Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:10::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::update - Opened existing hwdb system_wrapper_14
TRACE::2024-10-27.19:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:10::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:10::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.19:09:10::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:10::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:09:10::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:10::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:10::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.19:09:11::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2024-10-27.19:09:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.19:09:11::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.19:09:11::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:11::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:11::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:11::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.19:09:18::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.19:09:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.19:09:18::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.19:09:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.19:09:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.19:09:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.19:09:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.19:09:18::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.19:09:18::SCWSystem::Not a boot domain 
LOG::2024-10-27.19:09:18::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:09:18::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.19:09:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.19:09:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.19:09:18::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.19:09:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.19:09:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.19:09:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.19:09:18::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:09:18::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.19:09:18::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.19:09:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.19:09:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.19:09:18::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.19:09:18::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.19:09:18::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.19:09:18::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.19:09:18::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.19:09:18::SCWSystem::dir created 
TRACE::2024-10-27.19:09:18::SCWSystem::Writing the bif 
TRACE::2024-10-27.19:09:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.19:09:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.19:09:18::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.19:09:18::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:18::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:18::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:09:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:09:18::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.19:09:18::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:09:18::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:09:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-10-27.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:09:18::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:09:18::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:09:18::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:06::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.19:29:06::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.19:29:06::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.19:29:06::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:06::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:06::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.19:29:06::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.19:29:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:06::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.19:29:08::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.19:29:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:29:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:29:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.19:29:08::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.19:29:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:29:08::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.19:29:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:29:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWReader::No isolation master present  
TRACE::2024-10-27.19:29:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:29:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:29:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.19:29:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:29:08::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:29:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:29:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:08::SCWReader::No isolation master present  
TRACE::2024-10-27.19:29:13::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:13::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:29:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::update - Opened existing hwdb system_wrapper_18
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::update - Opened existing hwdb system_wrapper_18
TRACE::2024-10-27.19:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:14::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.19:29:14::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:29:14::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.19:29:16::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2024-10-27.19:29:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.19:29:16::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.19:29:16::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:16::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:16::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:16::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.19:29:28::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.19:29:28::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.19:29:28::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.19:29:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.19:29:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.19:29:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.19:29:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.19:29:28::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.19:29:28::SCWSystem::Not a boot domain 
LOG::2024-10-27.19:29:28::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:29:28::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.19:29:28::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.19:29:28::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.19:29:28::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.19:29:28::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.19:29:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.19:29:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.19:29:28::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.19:29:28::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.19:29:28::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.19:29:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.19:29:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.19:29:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.19:29:28::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.19:29:28::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.19:29:28::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.19:29:28::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.19:29:28::SCWSystem::dir created 
TRACE::2024-10-27.19:29:28::SCWSystem::Writing the bif 
TRACE::2024-10-27.19:29:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.19:29:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.19:29:28::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.19:29:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:29:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:29:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.19:29:28::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:29:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:29:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-10-27.19:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:29:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:29:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:29:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:54::SCWPlatform::Clearing the existing platform
TRACE::2024-10-27.19:59:54::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-27.19:59:54::SCWBDomain::clearing the fsbl build
TRACE::2024-10-27.19:59:54::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:54::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:54::SCWSystem::Clearing the domains completed.
TRACE::2024-10-27.19:59:54::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-27.19:59:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:54::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened new HwDB with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-27.19:59:55::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-27.19:59:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:59:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:59:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-27.19:59:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.19:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:59:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-27.19:59:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:59:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:59:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:59:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWReader::No isolation master present  
TRACE::2024-10-27.19:59:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-27.19:59:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-27.19:59:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.19:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-27.19:59:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-27.19:59:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.19:59:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.19:59:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.19:59:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-27.19:59:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.19:59:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.19:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.19:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.19:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.19:59:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.19:59:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.19:59:55::SCWReader::No isolation master present  
TRACE::2024-10-27.20:00:03::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:03::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.20:00:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::update - Opened existing hwdb system_wrapper_22
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::update - Opened existing hwdb system_wrapper_22
TRACE::2024-10-27.20:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.20:00:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.20:00:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-27.20:00:05::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.20:00:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.20:00:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-27.20:00:05::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-27.20:00:06::SCWPlatform::Opened new HwDB with name system_wrapper_23
TRACE::2024-10-27.20:00:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-27.20:00:06::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-27.20:00:06::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:06::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:06::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-27.20:00:28::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-27.20:00:28::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-27.20:00:28::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-27.20:00:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-27.20:00:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-27.20:00:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-27.20:00:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-27.20:00:28::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.20:00:28::SCWSystem::Not a boot domain 
LOG::2024-10-27.20:00:28::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-27.20:00:28::SCWDomain::Generating domain artifcats
TRACE::2024-10-27.20:00:28::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-27.20:00:28::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-27.20:00:28::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-27.20:00:28::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-27.20:00:28::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-27.20:00:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-27.20:00:28::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-27.20:00:28::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-27.20:00:28::SCWMssOS::Copying to export directory.
TRACE::2024-10-27.20:00:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-27.20:00:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-27.20:00:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-27.20:00:28::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-27.20:00:28::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-27.20:00:28::SCWPlatform::Started preparing the platform 
TRACE::2024-10-27.20:00:28::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-27.20:00:28::SCWSystem::dir created 
TRACE::2024-10-27.20:00:28::SCWSystem::Writing the bif 
TRACE::2024-10-27.20:00:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-27.20:00:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-27.20:00:28::SCWPlatform::Completed generating the platform
TRACE::2024-10-27.20:00:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.20:00:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.20:00:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-27.20:00:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-27.20:00:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-27.20:00:28::SCWPlatform::updated the xpfm file.
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-27.20:00:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-27.20:00:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-27.20:00:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-27.20:00:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-27.20:00:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-27.20:00:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-27.20:00:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:49::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:52::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-28.09:42:53::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-28.09:42:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-28.09:42:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-28.09:42:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-28.09:42:53::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-28.09:42:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-28.09:42:53::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-28.09:42:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:42:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:42:53::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:42:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-28.09:42:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWReader::No isolation master present  
TRACE::2024-10-28.09:42:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-28.09:42:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-28.09:42:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-28.09:42:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-28.09:42:53::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-28.09:42:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:42:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:42:53::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:42:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-28.09:42:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:42:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:42:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:42:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:42:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:42:53::SCWReader::No isolation master present  
TRACE::2024-10-28.09:42:58::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:42:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:42:58::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.09:42:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:42:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-28.09:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:43:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:43:00::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:00::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-28.09:43:00::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:43:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:43:00::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-28.09:43:00::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-28.09:43:02::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-28.09:43:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-28.09:43:02::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-28.09:43:02::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:02::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-28.09:43:24::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-28.09:43:24::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-28.09:43:24::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-28.09:43:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-28.09:43:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-28.09:43:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-28.09:43:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-28.09:43:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-28.09:43:24::SCWSystem::Not a boot domain 
LOG::2024-10-28.09:43:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-28.09:43:24::SCWDomain::Generating domain artifcats
TRACE::2024-10-28.09:43:24::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-28.09:43:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-28.09:43:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-28.09:43:24::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-28.09:43:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-28.09:43:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-28.09:43:24::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-28.09:43:24::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-28.09:43:24::SCWMssOS::Copying to export directory.
TRACE::2024-10-28.09:43:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-28.09:43:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-28.09:43:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-28.09:43:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-28.09:43:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-28.09:43:24::SCWPlatform::Started preparing the platform 
TRACE::2024-10-28.09:43:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-28.09:43:24::SCWSystem::dir created 
TRACE::2024-10-28.09:43:24::SCWSystem::Writing the bif 
TRACE::2024-10-28.09:43:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-28.09:43:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-28.09:43:24::SCWPlatform::Completed generating the platform
TRACE::2024-10-28.09:43:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:43:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:43:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.09:43:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.09:43:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-28.09:43:24::SCWPlatform::updated the xpfm file.
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.09:43:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.09:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.09:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-28.09:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.09:43:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.09:43:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.09:43:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:23::SCWPlatform::Clearing the existing platform
TRACE::2024-10-28.10:08:23::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-28.10:08:23::SCWBDomain::clearing the fsbl build
TRACE::2024-10-28.10:08:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:23::SCWSystem::Clearing the domains completed.
TRACE::2024-10-28.10:08:23::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-28.10:08:23::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:23::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-28.10:08:24::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-28.10:08:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-28.10:08:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-28.10:08:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-28.10:08:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-28.10:08:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-28.10:08:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-28.10:08:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:08:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:08:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-28.10:08:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWReader::No isolation master present  
TRACE::2024-10-28.10:08:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-28.10:08:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-28.10:08:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-28.10:08:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-28.10:08:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-28.10:08:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:08:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:08:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-28.10:08:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:24::SCWReader::No isolation master present  
TRACE::2024-10-28.10:08:27::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:27::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.10:08:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-10-28.10:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:08:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:08:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:29::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-28.10:08:29::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:08:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:08:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-28.10:08:29::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-28.10:08:30::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-10-28.10:08:30::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-28.10:08:30::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:30::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-28.10:08:30::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:08:30::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:08:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:30::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:30::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:08:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:08:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:08:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:08:30::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:08:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:08:30::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:08:30::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:08:30::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-28.10:09:01::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-28.10:09:01::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-28.10:09:02::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-28.10:09:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-28.10:09:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-28.10:09:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-28.10:09:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-28.10:09:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-28.10:09:02::SCWSystem::Not a boot domain 
LOG::2024-10-28.10:09:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-28.10:09:02::SCWDomain::Generating domain artifcats
TRACE::2024-10-28.10:09:02::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-28.10:09:02::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-28.10:09:02::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-28.10:09:02::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:09:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:09:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:09:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-28.10:09:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-28.10:09:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-28.10:09:02::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-28.10:09:02::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-28.10:09:02::SCWMssOS::Copying to export directory.
TRACE::2024-10-28.10:09:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-28.10:09:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-28.10:09:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-28.10:09:02::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-28.10:09:02::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-28.10:09:02::SCWPlatform::Started preparing the platform 
TRACE::2024-10-28.10:09:02::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-28.10:09:02::SCWSystem::dir created 
TRACE::2024-10-28.10:09:02::SCWSystem::Writing the bif 
TRACE::2024-10-28.10:09:02::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-28.10:09:02::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-28.10:09:02::SCWPlatform::Completed generating the platform
TRACE::2024-10-28.10:09:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:09:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:09:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-28.10:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-28.10:09:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:09:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:09:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:09:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:09:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:09:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:09:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-28.10:09:02::SCWPlatform::updated the xpfm file.
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-28.10:09:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-28.10:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-28.10:09:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-10-28.10:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-28.10:09:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-28.10:09:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-28.10:09:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:45::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:45::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:48::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.14:57:50::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.14:57:50::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.14:57:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.14:57:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.14:57:50::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.14:57:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.14:57:50::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.14:57:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:57:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.14:57:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:57:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.14:57:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWReader::No isolation master present  
TRACE::2024-10-31.14:57:50::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.14:57:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.14:57:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.14:57:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.14:57:50::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.14:57:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:57:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.14:57:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:57:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.14:57:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:57:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:57:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:57:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:57:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:57:50::SCWReader::No isolation master present  
TRACE::2024-10-31.14:58:02::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:02::SCWPlatform:: Platform location is D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.14:58:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.14:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:58:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.14:58:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.14:58:04::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:58:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.14:58:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.14:58:04::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.14:58:06::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-10-31.14:58:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.14:58:06::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.14:58:06::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:06::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:06::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"45bcaa5d7d5a63010fd324341a07bac1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.14:58:14::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.14:58:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.14:58:14::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.14:58:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.14:58:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.14:58:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.14:58:14::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-31.14:58:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:14::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:14::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:14::SCWBDomain::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-31.14:58:14::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2024-10-31.14:58:16::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-10-31.14:58:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:16::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:16::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-31.14:58:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-31.14:58:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-31.14:58:16::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-31.14:58:16::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:16::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:16::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:16::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.14:58:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.14:58:17::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:23::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-10-31.14:58:23::SCWBDomain::Makefile is Updated.
TRACE::2024-10-31.14:58:23::SCWBDomain::doing clean.
TRACE::2024-10-31.14:58:23::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-10-31.14:58:23::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-31.14:58:23::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-10-31.14:58:24::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-10-31.14:58:24::SCWBDomain::make: Entering directory 'D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-31.14:58:24::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-31.14:58:24::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-31.14:58:24::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-10-31.14:58:24::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-10-31.14:58:24::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-31.14:58:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-31.14:58:25::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-31.14:58:25::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-31.14:58:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-31.14:58:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-31.14:58:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-31.14:58:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-10-31.14:58:27::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-31.14:58:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-31.14:58:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-10-31.14:58:27::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-10-31.14:58:27::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-31.14:58:27::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-31.14:58:27::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-31.14:58:27::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:27::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-10-31.14:58:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-31.14:58:28::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-31.14:58:28::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-31.14:58:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:28::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:28::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-31.14:58:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-31.14:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-31.14:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-31.14:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:29::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-31.14:58:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-10-31.14:58:29::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-10-31.14:58:29::SCWBDomain::es -g -Wall -Wextra"

TRACE::2024-10-31.14:58:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-31.14:58:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-31.14:58:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:33::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-10-31.14:58:33::SCWBDomain::make --no-print-directory archive

TRACE::2024-10-31.14:58:33::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-10-31.14:58:33::SCWBDomain::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:33::SCWBDomain::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:33::SCWBDomain::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:33::SCWBDomain::b/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/
TRACE::2024-10-31.14:58:33::SCWBDomain::xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9
TRACE::2024-10-31.14:58:33::SCWBDomain::_0/lib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_c
TRACE::2024-10-31.14:58:33::SCWBDomain::ortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/c
TRACE::2024-10-31.14:58:33::SCWBDomain::lose.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw
TRACE::2024-10-31.14:58:33::SCWBDomain::.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspi
TRACE::2024-10-31.14:58:33::SCWBDomain::ps_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_
TRACE::2024-10-31.14:58:33::SCWBDomain::0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-10-31.14:58:33::SCWBDomain::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-10-31.14:58:33::SCWBDomain::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-10-31.14:58:33::SCWBDomain::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-10-31.14:58:33::SCWBDomain::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-10-31.14:58:33::SCWBDomain::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-10-31.14:58:33::SCWBDomain::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-10-31.14:58:33::SCWBDomain::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-10-31.14:58:33::SCWBDomain::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:33::SCWBDomain::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-10-31.14:58:33::SCWBDomain::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-10-31.14:58:33::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-10-31.14:58:33::SCWBDomain::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-10-31.14:58:33::SCWBDomain::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-10-31.14:58:33::SCWBDomain::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-10-31.14:58:33::SCWBDomain::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-10-31.14:58:33::SCWBDomain::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-10-31.14:58:33::SCWBDomain::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-10-31.14:58:33::SCWBDomain::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-10-31.14:58:33::SCWBDomain::'Finished building libraries'

TRACE::2024-10-31.14:58:33::SCWBDomain::make: Leaving directory 'D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-31.14:58:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-10-31.14:58:33::SCWBDomain::exa9_0/include -I.

TRACE::2024-10-31.14:58:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-31.14:58:33::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-31.14:58:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-10-31.14:58:34::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-31.14:58:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-31.14:58:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-31.14:58:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-10-31.14:58:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-31.14:58:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-31.14:58:34::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-31.14:58:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-31.14:58:34::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-31.14:58:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-31.14:58:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-10-31.14:58:35::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-31.14:58:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-10-31.14:58:35::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-31.14:58:35::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2024-10-31.14:58:35::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:35::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2024-10-31.14:58:35::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2024-10-31.14:58:35::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-31.14:58:36::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.14:58:36::SCWSystem::Not a boot domain 
LOG::2024-10-31.14:58:36::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.14:58:36::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.14:58:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.14:58:36::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.14:58:36::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.14:58:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.14:58:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:36::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:36::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:36::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:36::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.14:58:36::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.14:58:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.14:58:36::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.14:58:36::SCWMssOS::doing bsp build ... 
TRACE::2024-10-31.14:58:36::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-10-31.14:58:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-31.14:58:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-10-31.14:58:36::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-31.14:58:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-31.14:58:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-10-31.14:58:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-10-31.14:58:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-31.14:58:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-31.14:58:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-31.14:58:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-31.14:58:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-31.14:58:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-31.14:58:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-31.14:58:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-31.14:58:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-31.14:58:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-31.14:58:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-31.14:58:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-31.14:58:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-31.14:58:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-31.14:58:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-31.14:58:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-31.14:58:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-31.14:58:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-31.14:58:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-10-31.14:58:37::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-10-31.14:58:37::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-10-31.14:58:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-31.14:58:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-31.14:58:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-31.14:58:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-10-31.14:58:37::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-31.14:58:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-10-31.14:58:37::SCWMssOS::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:37::SCWMssOS::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:37::SCWMssOS::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:37::SCWMssOS::b/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/
TRACE::2024-10-31.14:58:37::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cor
TRACE::2024-10-31.14:58:37::SCWMssOS::texa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2024-10-31.14:58:37::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/
TRACE::2024-10-31.14:58:37::SCWMssOS::xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xaxi
TRACE::2024-10-31.14:58:37::SCWMssOS::dma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9
TRACE::2024-10-31.14:58:37::SCWMssOS::_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/write.o ps7_cortexa9
TRACE::2024-10-31.14:58:37::SCWMssOS::_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-10-31.14:58:37::SCWMssOS::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-10-31.14:58:37::SCWMssOS::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-10-31.14:58:37::SCWMssOS::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-10-31.14:58:37::SCWMssOS::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-10-31.14:58:37::SCWMssOS::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-10-31.14:58:37::SCWMssOS::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-10-31.14:58:37::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-10-31.14:58:37::SCWMssOS::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-10-31.14:58:37::SCWMssOS::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-10-31.14:58:37::SCWMssOS::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-10-31.14:58:37::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-10-31.14:58:37::SCWMssOS::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-10-31.14:58:37::SCWMssOS::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-10-31.14:58:37::SCWMssOS::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-10-31.14:58:37::SCWMssOS::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-10-31.14:58:37::SCWMssOS::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-10-31.14:58:37::SCWMssOS::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-10-31.14:58:37::SCWMssOS::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-10-31.14:58:38::SCWMssOS::'Finished building libraries'

TRACE::2024-10-31.14:58:39::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.14:58:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.14:58:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.14:58:39::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.14:58:39::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.14:58:39::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.14:58:39::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.14:58:39::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.14:58:39::SCWSystem::dir created 
TRACE::2024-10-31.14:58:39::SCWSystem::Writing the bif 
TRACE::2024-10-31.14:58:39::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.14:58:39::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.14:58:39::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.14:58:39::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:58:39::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-31.14:58:39::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-31.14:58:39::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-31.14:58:39::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-31.14:58:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.14:58:39::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:39::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.14:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.14:58:39::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.14:58:39::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA given D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform::DSA directory D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw
TRACE::2024-10-31.14:58:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.14:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.14:58:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.14:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.14:58:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.14:58:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.14:58:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/sd_bmp_hdmi27/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.15:59:46::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.15:59:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.15:59:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.15:59:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.15:59:46::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.15:59:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.15:59:46::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.15:59:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:46::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.15:59:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWReader::No isolation master present  
TRACE::2024-10-31.15:59:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.15:59:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.15:59:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.15:59:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.15:59:46::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.15:59:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:46::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.15:59:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:46::SCWReader::No isolation master present  
TRACE::2024-10-31.15:59:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:48::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.15:59:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-10-31.15:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.15:59:50::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.15:59:50::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.15:59:51::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-10-31.15:59:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.15:59:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.15:59:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:51::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.15:59:56::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.15:59:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.15:59:57::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.15:59:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.15:59:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.15:59:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.15:59:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.15:59:57::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.15:59:57::SCWSystem::Not a boot domain 
LOG::2024-10-31.15:59:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.15:59:57::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.15:59:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.15:59:57::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.15:59:57::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.15:59:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.15:59:57::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.15:59:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.15:59:57::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.15:59:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.15:59:57::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.15:59:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.15:59:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.15:59:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.15:59:57::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.15:59:57::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.15:59:57::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.15:59:57::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.15:59:57::SCWSystem::dir created 
TRACE::2024-10-31.15:59:57::SCWSystem::Writing the bif 
TRACE::2024-10-31.15:59:57::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.15:59:57::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.15:59:57::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.15:59:57::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:57::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:57::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.15:59:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.15:59:57::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.15:59:57::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.15:59:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.15:59:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.15:59:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-10-31.15:59:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.15:59:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.15:59:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.15:59:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:53::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.16:04:53::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.16:04:53::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.16:04:53::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:53::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:53::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.16:04:53::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.16:04:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:53::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.16:04:55::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.16:04:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:04:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:04:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.16:04:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.16:04:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:04:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.16:04:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:04:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:04:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:04:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:04:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWReader::No isolation master present  
TRACE::2024-10-31.16:04:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:04:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:04:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.16:04:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:04:55::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:04:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:04:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:04:55::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:04:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:04:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:04:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:04:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:04:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:04:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:04:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:04:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:04:55::SCWReader::No isolation master present  
TRACE::2024-10-31.16:05:12::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:12::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:12::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:05:12::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:05:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:13::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-10-31.16:05:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:05:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:13::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.16:05:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:05:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:05:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:05:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.16:05:15::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-10-31.16:05:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.16:05:15::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:15::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.16:05:15::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:15::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:15::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:15::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:15::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:15::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:15::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.16:05:21::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.16:05:21::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.16:05:21::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.16:05:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.16:05:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.16:05:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.16:05:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.16:05:21::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.16:05:21::SCWSystem::Not a boot domain 
LOG::2024-10-31.16:05:21::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:05:21::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.16:05:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.16:05:21::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.16:05:21::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.16:05:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.16:05:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.16:05:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.16:05:21::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:05:21::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.16:05:21::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.16:05:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.16:05:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.16:05:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.16:05:21::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.16:05:21::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.16:05:21::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.16:05:21::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.16:05:21::SCWSystem::dir created 
TRACE::2024-10-31.16:05:21::SCWSystem::Writing the bif 
TRACE::2024-10-31.16:05:21::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.16:05:21::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.16:05:21::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.16:05:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:05:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:05:21::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:05:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:05:21::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.16:05:21::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:05:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:05:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:05:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-10-31.16:05:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:05:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:05:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:05:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:27:59::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.16:27:59::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.16:27:59::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.16:27:59::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:27:59::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:27:59::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.16:27:59::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.16:27:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:27:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:27:59::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:27:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:27:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.16:28:01::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.16:28:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:28:01::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:28:01::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.16:28:01::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.16:28:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:28:01::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.16:28:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:01::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:28:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWReader::No isolation master present  
TRACE::2024-10-31.16:28:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:28:01::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:28:01::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.16:28:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:28:01::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:28:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:01::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:28:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:01::SCWReader::No isolation master present  
TRACE::2024-10-31.16:28:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:14::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:28:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-10-31.16:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.16:28:16::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:16::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:28:16::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.16:28:17::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-10-31.16:28:17::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.16:28:17::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:17::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.16:28:17::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:17::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-31.16:28:17::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-31.16:28:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:17::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:17::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:17::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-10-31.16:28:17::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-10-31.16:28:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:17::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:17::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:17::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-31.16:28:40::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.16:28:40::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.16:28:40::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.16:28:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:40::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.16:28:40::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.16:28:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:40::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.16:28:41::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.16:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.16:28:41::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.16:28:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:28:41::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.16:28:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:28:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWReader::No isolation master present  
TRACE::2024-10-31.16:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.16:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.16:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.16:28:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.16:28:41::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.16:28:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:41::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.16:28:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:41::SCWReader::No isolation master present  
LOG::2024-10-31.16:28:48::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.16:28:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.16:28:48::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.16:28:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.16:28:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.16:28:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.16:28:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.16:28:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.16:28:48::SCWSystem::Not a boot domain 
LOG::2024-10-31.16:28:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:28:48::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.16:28:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.16:28:48::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.16:28:48::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.16:28:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.16:28:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.16:28:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.16:28:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.16:28:48::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.16:28:48::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.16:28:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.16:28:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.16:28:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.16:28:48::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.16:28:48::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.16:28:48::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.16:28:48::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.16:28:48::SCWSystem::dir created 
TRACE::2024-10-31.16:28:48::SCWSystem::Writing the bif 
TRACE::2024-10-31.16:28:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.16:28:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.16:28:48::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.16:28:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.16:28:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.16:28:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.16:28:48::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.16:28:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.16:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.16:28:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-10-31.16:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.16:28:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.16:28:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.16:28:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:23::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.17:02:23::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.17:02:23::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.17:02:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:23::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.17:02:23::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.17:02:23::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:23::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened new HwDB with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.17:02:24::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.17:02:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:02:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:02:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.17:02:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:02:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:02:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.17:02:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:02:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:02:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:02:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWReader::No isolation master present  
TRACE::2024-10-31.17:02:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:02:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:02:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:02:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:02:24::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:02:24::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:02:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:02:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:02:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:24::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:24::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:24::SCWReader::No isolation master present  
TRACE::2024-10-31.17:02:56::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:56::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:02:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::update - Opened existing hwdb system_wrapper_15
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:02:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::update - Opened existing hwdb system_wrapper_15
TRACE::2024-10-31.17:02:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:02:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:02:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:02:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:02:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:02:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:02:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:02:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:02:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:02:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:02:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:02:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:02:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:02:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:03:00::SCWPlatform::Opened new HwDB with name system_wrapper_16
TRACE::2024-10-31.17:03:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:03:00::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:03:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:03:00::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:03:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:00::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:00::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:00::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.17:03:19::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.17:03:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.17:03:19::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.17:03:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.17:03:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.17:03:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.17:03:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.17:03:19::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:03:19::SCWSystem::Not a boot domain 
LOG::2024-10-31.17:03:19::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:03:19::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.17:03:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.17:03:19::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.17:03:19::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.17:03:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.17:03:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:19::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:19::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.17:03:19::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.17:03:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.17:03:19::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:03:19::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.17:03:19::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.17:03:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.17:03:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.17:03:20::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:03:20::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.17:03:20::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.17:03:20::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.17:03:20::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.17:03:20::SCWSystem::dir created 
TRACE::2024-10-31.17:03:20::SCWSystem::Writing the bif 
TRACE::2024-10-31.17:03:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.17:03:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.17:03:20::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.17:03:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:03:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:03:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:03:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:03:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:03:20::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.17:03:20::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:03:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:03:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:03:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-10-31.17:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:03:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:03:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:03:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:41::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.17:13:41::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.17:13:41::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.17:13:41::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:41::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:41::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.17:13:41::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.17:13:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:41::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened new HwDB with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.17:13:42::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.17:13:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:13:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:13:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.17:13:42::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:13:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:13:42::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.17:13:42::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:13:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:13:42::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:13:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:42::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWReader::No isolation master present  
TRACE::2024-10-31.17:13:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:13:42::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:13:42::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:42::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:42::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:42::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:13:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:13:43::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:43::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:13:43::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:13:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:13:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:43::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:43::SCWReader::No isolation master present  
TRACE::2024-10-31.17:13:45::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:45::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:13:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::update - Opened existing hwdb system_wrapper_19
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::update - Opened existing hwdb system_wrapper_19
TRACE::2024-10-31.17:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:47::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:13:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:13:47::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:13:47::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:13:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:13:47::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:13:47::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:13:50::SCWPlatform::Opened new HwDB with name system_wrapper_20
TRACE::2024-10-31.17:13:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:13:50::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:50::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:13:50::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:13:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:13:50::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:13:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:13:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:13:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:13:50::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:13:50::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:13:50::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:13:50::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.17:14:07::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.17:14:07::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.17:14:07::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.17:14:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.17:14:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.17:14:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.17:14:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.17:14:07::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:14:07::SCWSystem::Not a boot domain 
LOG::2024-10-31.17:14:07::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:14:07::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.17:14:07::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.17:14:07::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.17:14:07::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.17:14:07::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.17:14:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:14:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:14:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:14:07::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:14:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:14:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:07::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.17:14:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.17:14:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.17:14:07::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:14:07::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.17:14:07::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.17:14:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.17:14:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.17:14:08::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:14:08::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.17:14:08::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.17:14:08::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.17:14:08::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.17:14:08::SCWSystem::dir created 
TRACE::2024-10-31.17:14:08::SCWSystem::Writing the bif 
TRACE::2024-10-31.17:14:08::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.17:14:08::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.17:14:08::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.17:14:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:14:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:14:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:14:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:14:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:14:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:14:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:14:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:14:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:14:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.17:14:08::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:14:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:14:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2024-10-31.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:14:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:14:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:41::SCWPlatform::Clearing the existing platform
TRACE::2024-10-31.17:49:41::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-31.17:49:41::SCWBDomain::clearing the fsbl build
TRACE::2024-10-31.17:49:41::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:41::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:41::SCWSystem::Clearing the domains completed.
TRACE::2024-10-31.17:49:41::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-31.17:49:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:41::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened new HwDB with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWReader::Active system found as  system_wrapper
TRACE::2024-10-31.17:49:43::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-10-31.17:49:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:49:43::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:49:43::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-31.17:49:43::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:49:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:49:43::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-31.17:49:43::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:49:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:49:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:49:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWReader::No isolation master present  
TRACE::2024-10-31.17:49:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-31.17:49:43::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-31.17:49:43::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:49:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-31.17:49:43::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-31.17:49:43::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:49:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:49:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-31.17:49:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:43::SCWReader::No isolation master present  
TRACE::2024-10-31.17:49:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:46::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:49:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2024-10-31.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:49:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:49:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-31.17:49:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:49:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:49:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:49:48::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-31.17:49:51::SCWPlatform::Opened new HwDB with name system_wrapper_25
TRACE::2024-10-31.17:49:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-31.17:49:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-31.17:49:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:49:51::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:49:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:49:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:49:51::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:49:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:49:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:49:51::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-31.17:50:01::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-10-31.17:50:01::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-31.17:50:02::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-10-31.17:50:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-31.17:50:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-31.17:50:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-31.17:50:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-31.17:50:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:50:02::SCWSystem::Not a boot domain 
LOG::2024-10-31.17:50:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:50:02::SCWDomain::Generating domain artifcats
TRACE::2024-10-31.17:50:02::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-31.17:50:02::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-10-31.17:50:02::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-31.17:50:02::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:50:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:50:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:50:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-31.17:50:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-31.17:50:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-31.17:50:02::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-31.17:50:02::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-31.17:50:02::SCWMssOS::Copying to export directory.
TRACE::2024-10-31.17:50:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-31.17:50:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-31.17:50:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-31.17:50:02::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-10-31.17:50:02::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-10-31.17:50:02::SCWPlatform::Started preparing the platform 
TRACE::2024-10-31.17:50:02::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-10-31.17:50:02::SCWSystem::dir created 
TRACE::2024-10-31.17:50:02::SCWSystem::Writing the bif 
TRACE::2024-10-31.17:50:02::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-31.17:50:02::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-31.17:50:02::SCWPlatform::Completed generating the platform
TRACE::2024-10-31.17:50:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:50:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:50:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:50:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-31.17:50:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-31.17:50:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:50:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:50:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:50:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:50:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:50:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:50:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-31.17:50:02::SCWPlatform::updated the xpfm file.
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-10-31.17:50:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-10-31.17:50:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-31.17:50:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-10-31.17:50:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-31.17:50:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-31.17:50:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-31.17:50:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.11:52:07::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.11:52:07::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.11:52:07::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.11:52:07::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.11:52:07::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.11:52:07::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.11:52:07::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.11:52:07::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.11:52:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.11:52:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.11:52:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.11:52:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWReader::No isolation master present  
TRACE::2024-11-04.11:52:07::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.11:52:07::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.11:52:07::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:07::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:07::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.11:52:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.11:52:08::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.11:52:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.11:52:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.11:52:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.11:52:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.11:52:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWReader::No isolation master present  
LOG::2024-11-04.11:52:08::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.11:52:08::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.11:52:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.11:52:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.11:52:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.11:52:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.11:52:08::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.11:52:08::SCWSystem::Not a boot domain 
LOG::2024-11-04.11:52:08::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.11:52:08::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.11:52:08::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.11:52:08::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.11:52:08::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.11:52:08::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.11:52:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.11:52:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.11:52:08::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.11:52:08::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.11:52:08::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.11:52:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.11:52:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.11:52:08::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.11:52:08::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.11:52:08::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.11:52:08::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.11:52:08::SCWSystem::dir created 
TRACE::2024-11-04.11:52:08::SCWSystem::Writing the bif 
TRACE::2024-11-04.11:52:08::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.11:52:08::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.11:52:08::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.11:52:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.11:52:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.11:52:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.11:52:08::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.11:52:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.11:52:08::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.11:52:08::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.11:52:08::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.11:52:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.11:52:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.11:52:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.11:52:08::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.11:52:08::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.11:52:08::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:46::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.12:11:46::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.12:11:46::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.12:11:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:46::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.12:11:46::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.12:11:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:46::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:11:47::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-11-04.12:11:47::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.12:11:47::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.12:11:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:11:47::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:11:47::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:11:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:47::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.12:11:48::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:11:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:11:48::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.12:11:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:11:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:11:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:11:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWReader::No isolation master present  
TRACE::2024-11-04.12:11:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:11:48::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:11:48::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:11:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:11:48::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:11:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:11:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:11:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:11:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:48::SCWReader::No isolation master present  
TRACE::2024-11-04.12:11:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:51::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:11:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-11-04.12:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:11:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:11:53::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:53::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:11:53::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:11:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:11:53::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:11:53::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:11:55::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-11-04.12:11:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:11:55::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:11:55::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:11:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:11:55::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:11:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:11:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:11:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:11:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:11:55::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:11:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:11:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:11:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:11:55::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.12:12:04::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.12:12:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.12:12:04::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.12:12:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.12:12:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.12:12:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.12:12:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.12:12:04::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:12:04::SCWSystem::Not a boot domain 
LOG::2024-11-04.12:12:04::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:12:04::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.12:12:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.12:12:04::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.12:12:04::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.12:12:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:12:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:12:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:12:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.12:12:04::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.12:12:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.12:12:04::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:12:04::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.12:12:04::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.12:12:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.12:12:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.12:12:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:12:04::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.12:12:04::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.12:12:04::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.12:12:04::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.12:12:04::SCWSystem::dir created 
TRACE::2024-11-04.12:12:04::SCWSystem::Writing the bif 
TRACE::2024-11-04.12:12:04::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.12:12:04::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.12:12:04::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.12:12:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:12:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:12:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:12:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:12:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:12:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:12:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:12:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:12:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:12:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:12:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:12:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.12:12:04::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:12:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:12:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:12:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.12:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:12:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:12:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:12:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:45::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.12:27:45::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.12:27:45::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.12:27:45::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:45::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:45::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.12:27:45::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.12:27:45::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:45::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:45::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:45::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:45::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.12:27:47::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.12:27:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:27:47::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:27:47::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.12:27:47::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:27:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:27:47::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.12:27:47::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:27:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:27:47::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:27:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWReader::No isolation master present  
TRACE::2024-11-04.12:27:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:27:47::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:27:47::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:27:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:27:47::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:27:47::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:27:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:27:47::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:27:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:47::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:47::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:47::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:47::SCWReader::No isolation master present  
TRACE::2024-11-04.12:27:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:51::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:27:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2024-11-04.12:27:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:27:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:27:52::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:27:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:27:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:27:52::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:27:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:27:54::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2024-11-04.12:27:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:27:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:27:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:27:54::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:27:54::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:27:54::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.12:28:06::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.12:28:06::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.12:28:06::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.12:28:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.12:28:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.12:28:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.12:28:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.12:28:06::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:28:06::SCWSystem::Not a boot domain 
LOG::2024-11-04.12:28:06::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:28:06::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.12:28:06::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.12:28:06::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.12:28:06::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.12:28:06::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:28:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:28:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:28:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.12:28:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.12:28:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.12:28:06::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:28:06::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.12:28:06::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.12:28:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.12:28:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.12:28:06::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:28:06::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.12:28:06::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.12:28:06::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.12:28:06::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.12:28:06::SCWSystem::dir created 
TRACE::2024-11-04.12:28:06::SCWSystem::Writing the bif 
TRACE::2024-11-04.12:28:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.12:28:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.12:28:06::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.12:28:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:28:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:28:06::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:28:06::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:28:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:28:06::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:28:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:28:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:28:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:28:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:28:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:28:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.12:28:06::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:28:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:28:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-04.12:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:28:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:28:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:28:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:52::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.12:54:52::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.12:54:52::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.12:54:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:52::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.12:54:52::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.12:54:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:52::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.12:54:53::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.12:54:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:54:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:54:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.12:54:53::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:54:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:54:53::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.12:54:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:54:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:54:53::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:54:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWReader::No isolation master present  
TRACE::2024-11-04.12:54:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.12:54:53::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.12:54:53::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:54:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.12:54:53::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.12:54:53::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:54:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:54:53::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.12:54:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:53::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:53::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:53::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:53::SCWReader::No isolation master present  
TRACE::2024-11-04.12:54:56::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:56::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:54:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:57::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2024-11-04.12:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:57::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:54:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:54:57::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.12:54:57::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:54:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:54:57::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:54:57::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:57::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.12:54:59::SCWPlatform::Opened new HwDB with name system_wrapper_13
TRACE::2024-11-04.12:54:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.12:54:59::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.12:54:59::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:54:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:54:59::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:54:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:54:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:54:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:54:59::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:54:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:54:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:54:59::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.12:55:05::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.12:55:05::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.12:55:05::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.12:55:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.12:55:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.12:55:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.12:55:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.12:55:05::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:55:05::SCWSystem::Not a boot domain 
LOG::2024-11-04.12:55:05::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:55:05::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.12:55:05::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.12:55:05::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.12:55:05::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.12:55:05::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.12:55:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:55:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:55:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:55:05::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:55:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:55:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:55:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:05::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.12:55:05::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.12:55:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.12:55:05::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.12:55:05::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.12:55:05::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.12:55:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.12:55:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.12:55:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.12:55:05::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.12:55:05::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.12:55:05::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.12:55:05::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.12:55:05::SCWSystem::dir created 
TRACE::2024-11-04.12:55:05::SCWSystem::Writing the bif 
TRACE::2024-11-04.12:55:05::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.12:55:05::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.12:55:05::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.12:55:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:55:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:55:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:55:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:55:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.12:55:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.12:55:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.12:55:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:55:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:55:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:55:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:55:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:55:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.12:55:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:55:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:55:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:55:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:55:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:06::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.12:55:06::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.12:55:06::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.12:55:06::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.12:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.12:55:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2024-11-04.12:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.12:55:06::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.12:55:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.12:55:06::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:56::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.13:01:56::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.13:01:56::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.13:01:56::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:56::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:56::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.13:01:56::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.13:01:56::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:56::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:56::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened new HwDB with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.13:01:58::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.13:01:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:01:58::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:01:58::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.13:01:58::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:01:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:01:58::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.13:01:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:01:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:01:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:01:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:01:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWReader::No isolation master present  
TRACE::2024-11-04.13:01:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:01:58::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:01:58::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:01:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:01:58::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:01:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:01:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:01:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:01:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:01:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:01:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:01:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:01:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:01:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:01:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:01:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:01:58::SCWReader::No isolation master present  
TRACE::2024-11-04.13:02:00::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:00::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:02:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::update - Opened existing hwdb system_wrapper_17
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:02::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::update - Opened existing hwdb system_wrapper_17
TRACE::2024-11-04.13:02:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:02:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:02:02::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:02::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:02:02::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:02:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:02:02::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:02:02::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:02::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:02:03::SCWPlatform::Opened new HwDB with name system_wrapper_18
TRACE::2024-11-04.13:02:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:02:03::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:02:03::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:03::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:03::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:03::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.13:02:09::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.13:02:09::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.13:02:09::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.13:02:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.13:02:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.13:02:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.13:02:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.13:02:09::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:02:09::SCWSystem::Not a boot domain 
LOG::2024-11-04.13:02:09::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:02:09::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.13:02:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.13:02:09::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.13:02:09::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.13:02:09::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.13:02:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.13:02:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.13:02:09::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:02:09::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.13:02:09::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.13:02:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.13:02:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.13:02:09::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:02:09::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.13:02:09::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.13:02:09::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.13:02:09::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.13:02:09::SCWSystem::dir created 
TRACE::2024-11-04.13:02:09::SCWSystem::Writing the bif 
TRACE::2024-11-04.13:02:09::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.13:02:09::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.13:02:09::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.13:02:09::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:02:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:02:09::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:09::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:02:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:02:09::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.13:02:09::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:02:09::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:02:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:02:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2024-11-04.13:02:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:02:09::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:02:09::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:02:09::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:46::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.13:27:46::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.13:27:46::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.13:27:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:46::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.13:27:46::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.13:27:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:46::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.13:27:48::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.13:27:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:27:48::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:27:48::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.13:27:48::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:27:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:27:48::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.13:27:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:27:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:27:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:27:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:27:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWReader::No isolation master present  
TRACE::2024-11-04.13:27:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:27:48::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:27:48::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:27:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:27:48::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:27:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:27:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:27:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:27:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:27:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:27:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:27:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:27:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:27:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:27:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:27:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:27:48::SCWReader::No isolation master present  
TRACE::2024-11-04.13:28:02::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:02::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:02::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:28:02::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:03::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2024-11-04.13:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:28:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:28:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:28:03::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:28:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:28:03::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:28:03::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:28:05::SCWPlatform::Opened new HwDB with name system_wrapper_21
TRACE::2024-11-04.13:28:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:28:05::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:28:05::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:05::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:05::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.13:28:27::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.13:28:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.13:28:27::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.13:28:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.13:28:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.13:28:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.13:28:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.13:28:27::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:28:27::SCWSystem::Not a boot domain 
LOG::2024-11-04.13:28:27::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:28:27::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.13:28:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.13:28:27::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.13:28:27::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.13:28:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.13:28:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.13:28:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.13:28:27::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:28:27::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.13:28:27::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.13:28:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.13:28:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.13:28:27::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:28:27::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.13:28:27::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.13:28:27::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.13:28:27::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.13:28:27::SCWSystem::dir created 
TRACE::2024-11-04.13:28:27::SCWSystem::Writing the bif 
TRACE::2024-11-04.13:28:27::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.13:28:27::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.13:28:27::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.13:28:27::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:28:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:28:27::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:27::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:28:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:28:27::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.13:28:27::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw
TRACE::2024-11-04.13:28:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:28:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:28:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2024-11-04.13:28:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:28:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:28:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:28:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1031/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:17::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.13:53:21::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.13:53:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:53:21::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:53:21::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.13:53:21::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:53:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:53:21::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.13:53:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:21::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:53:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWReader::No isolation master present  
TRACE::2024-11-04.13:53:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.13:53:21::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.13:53:21::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:53:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.13:53:21::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.13:53:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:21::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.13:53:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:21::SCWReader::No isolation master present  
TRACE::2024-11-04.13:53:24::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:24::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:24::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:53:24::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-04.13:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:26::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.13:53:26::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:53:26::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.13:53:27::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-11-04.13:53:27::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.13:53:27::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:27::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.13:53:27::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:27::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:27::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:27::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:27::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:27::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:27::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.13:53:33::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.13:53:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.13:53:33::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.13:53:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.13:53:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.13:53:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.13:53:33::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-04.13:53:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:33::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:33::SCWBDomain::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-04.13:53:33::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.13:53:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.13:53:33::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-04.13:53:33::SCWBDomain::make: Entering directory 'D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-04.13:53:33::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-04.13:53:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-04.13:53:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-04.13:53:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-04.13:53:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-04.13:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-04.13:53:34::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-04.13:53:34::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-04.13:53:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:34::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-04.13:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-04.13:53:35::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-04.13:53:35::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-04.13:53:35::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-04.13:53:35::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-04.13:53:35::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-04.13:53:35::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-04.13:53:35::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-04.13:53:35::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:35::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-04.13:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:36::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:36::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-04.13:53:36::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-04.13:53:36::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-04.13:53:36::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:36::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:36::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-11-04.13:53:36::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-11-04.13:53:36::SCWBDomain::es -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-04.13:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:36::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-04.13:53:36::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-04.13:53:36::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-11-04.13:53:36::SCWBDomain::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:36::SCWBDomain::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:36::SCWBDomain::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:36::SCWBDomain::b/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/
TRACE::2024-11-04.13:53:36::SCWBDomain::xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9
TRACE::2024-11-04.13:53:36::SCWBDomain::_0/lib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_c
TRACE::2024-11-04.13:53:36::SCWBDomain::ortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/c
TRACE::2024-11-04.13:53:36::SCWBDomain::lose.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw
TRACE::2024-11-04.13:53:36::SCWBDomain::.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspi
TRACE::2024-11-04.13:53:36::SCWBDomain::ps_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_
TRACE::2024-11-04.13:53:36::SCWBDomain::0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-11-04.13:53:36::SCWBDomain::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-11-04.13:53:36::SCWBDomain::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-11-04.13:53:36::SCWBDomain::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-11-04.13:53:36::SCWBDomain::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-11-04.13:53:36::SCWBDomain::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-11-04.13:53:36::SCWBDomain::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-11-04.13:53:36::SCWBDomain::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-11-04.13:53:36::SCWBDomain::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:36::SCWBDomain::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-11-04.13:53:36::SCWBDomain::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-11-04.13:53:36::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-11-04.13:53:36::SCWBDomain::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-11-04.13:53:36::SCWBDomain::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-11-04.13:53:36::SCWBDomain::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-11-04.13:53:36::SCWBDomain::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-11-04.13:53:36::SCWBDomain::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-11-04.13:53:36::SCWBDomain::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-11-04.13:53:36::SCWBDomain::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-11-04.13:53:37::SCWBDomain::'Finished building libraries'

TRACE::2024-11-04.13:53:37::SCWBDomain::make: Leaving directory 'D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-04.13:53:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-11-04.13:53:37::SCWBDomain::exa9_0/include -I.

TRACE::2024-11-04.13:53:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-04.13:53:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-04.13:53:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-11-04.13:53:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-11-04.13:53:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-04.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-04.13:53:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-04.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-11-04.13:53:38::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-04.13:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-04.13:53:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-04.13:53:39::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap
TRACE::2024-11-04.13:53:39::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:39::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2024-11-04.13:53:39::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2024-11-04.13:53:39::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-04.13:53:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:53:39::SCWSystem::Not a boot domain 
LOG::2024-11-04.13:53:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:53:39::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.13:53:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.13:53:39::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.13:53:39::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.13:53:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.13:53:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:39::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:39::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.13:53:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.13:53:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.13:53:39::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.13:53:39::SCWMssOS::doing bsp build ... 
TRACE::2024-11-04.13:53:39::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-04.13:53:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-04.13:53:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-04.13:53:39::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-04.13:53:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-04.13:53:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-04.13:53:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-04.13:53:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-04.13:53:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-04.13:53:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-04.13:53:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-04.13:53:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-04.13:53:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-04.13:53:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-04.13:53:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-04.13:53:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-04.13:53:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-04.13:53:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-04.13:53:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-04.13:53:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-04.13:53:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-04.13:53:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-04.13:53:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-04.13:53:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-04.13:53:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-04.13:53:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-11-04.13:53:40::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-11-04.13:53:40::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-04.13:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-04.13:53:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-04.13:53:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-04.13:53:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-04.13:53:40::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-04.13:53:40::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-11-04.13:53:40::SCWMssOS::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:40::SCWMssOS::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:40::SCWMssOS::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:40::SCWMssOS::b/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/
TRACE::2024-11-04.13:53:40::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cor
TRACE::2024-11-04.13:53:40::SCWMssOS::texa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2024-11-04.13:53:40::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/
TRACE::2024-11-04.13:53:40::SCWMssOS::xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xaxi
TRACE::2024-11-04.13:53:40::SCWMssOS::dma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9
TRACE::2024-11-04.13:53:40::SCWMssOS::_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/write.o ps7_cortexa9
TRACE::2024-11-04.13:53:40::SCWMssOS::_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-11-04.13:53:40::SCWMssOS::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-11-04.13:53:40::SCWMssOS::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-11-04.13:53:40::SCWMssOS::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-11-04.13:53:40::SCWMssOS::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-11-04.13:53:40::SCWMssOS::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-11-04.13:53:40::SCWMssOS::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-11-04.13:53:40::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-11-04.13:53:40::SCWMssOS::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-11-04.13:53:40::SCWMssOS::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-11-04.13:53:40::SCWMssOS::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-11-04.13:53:40::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-11-04.13:53:40::SCWMssOS::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-11-04.13:53:40::SCWMssOS::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-11-04.13:53:40::SCWMssOS::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-11-04.13:53:40::SCWMssOS::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-11-04.13:53:40::SCWMssOS::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-11-04.13:53:40::SCWMssOS::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-11-04.13:53:40::SCWMssOS::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-11-04.13:53:41::SCWMssOS::'Finished building libraries'

TRACE::2024-11-04.13:53:41::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.13:53:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.13:53:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.13:53:41::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.13:53:41::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.13:53:41::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.13:53:41::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.13:53:41::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.13:53:41::SCWSystem::dir created 
TRACE::2024-11-04.13:53:41::SCWSystem::Writing the bif 
TRACE::2024-11-04.13:53:41::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.13:53:41::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.13:53:41::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.13:53:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.13:53:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.13:53:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.13:53:41::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.13:53:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.13:53:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.13:53:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-04.13:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.13:53:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.13:53:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.13:53:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:52::SCWPlatform::Clearing the existing platform
TRACE::2024-11-04.14:02:52::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-04.14:02:52::SCWBDomain::clearing the fsbl build
TRACE::2024-11-04.14:02:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:52::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:52::SCWSystem::Clearing the domains completed.
TRACE::2024-11-04.14:02:52::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-04.14:02:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:52::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-04.14:02:54::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-04.14:02:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.14:02:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.14:02:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-04.14:02:54::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.14:02:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.14:02:54::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-04.14:02:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:02:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:02:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:02:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.14:02:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWReader::No isolation master present  
TRACE::2024-11-04.14:02:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-04.14:02:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-04.14:02:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.14:02:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-04.14:02:54::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-04.14:02:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:02:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:02:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:02:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-04.14:02:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:02:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:02:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:02:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:02:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:02:54::SCWReader::No isolation master present  
TRACE::2024-11-04.14:03:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:13::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.14:03:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:16::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-04.14:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:03:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:03:16::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-04.14:03:16::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:03:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:03:16::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-04.14:03:16::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:16::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:16::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-04.14:03:19::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-11-04.14:03:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-04.14:03:19::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-04.14:03:19::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:19::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:19::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:19::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-04.14:03:49::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-04.14:03:49::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-04.14:03:49::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-04.14:03:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-04.14:03:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-04.14:03:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-04.14:03:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-04.14:03:49::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.14:03:49::SCWSystem::Not a boot domain 
LOG::2024-11-04.14:03:49::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-04.14:03:49::SCWDomain::Generating domain artifcats
TRACE::2024-11-04.14:03:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-04.14:03:49::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-04.14:03:49::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-04.14:03:49::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-04.14:03:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-04.14:03:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-04.14:03:49::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-04.14:03:49::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-04.14:03:49::SCWMssOS::Copying to export directory.
TRACE::2024-11-04.14:03:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-04.14:03:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-04.14:03:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-04.14:03:49::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-04.14:03:49::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-04.14:03:49::SCWPlatform::Started preparing the platform 
TRACE::2024-11-04.14:03:49::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-04.14:03:49::SCWSystem::dir created 
TRACE::2024-11-04.14:03:49::SCWSystem::Writing the bif 
TRACE::2024-11-04.14:03:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-04.14:03:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-04.14:03:49::SCWPlatform::Completed generating the platform
TRACE::2024-11-04.14:03:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:03:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:03:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-04.14:03:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-04.14:03:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-04.14:03:49::SCWPlatform::updated the xpfm file.
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-04.14:03:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-04.14:03:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-04.14:03:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-04.14:03:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-04.14:03:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-04.14:03:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-04.14:03:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:17::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:17::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-07.00:24:22::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-07.00:24:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.00:24:22::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.00:24:22::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-07.00:24:22::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-07.00:24:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.00:24:22::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-07.00:24:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.00:24:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.00:24:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.00:24:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-07.00:24:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWReader::No isolation master present  
TRACE::2024-11-07.00:24:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.00:24:22::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-07.00:24:22::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-07.00:24:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.00:24:22::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-07.00:24:22::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.00:24:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.00:24:22::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.00:24:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-07.00:24:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWReader::No isolation master present  
LOG::2024-11-07.00:24:22::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.00:24:22::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-07.00:24:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-07.00:24:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-07.00:24:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.00:24:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:22::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:22::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:22::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:22::SCWBDomain::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.00:24:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.00:24:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.00:24:22::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-11-07.00:24:22::SCWBDomain::make: Entering directory 'D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-07.00:24:22::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-11-07.00:24:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-07.00:24:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-07.00:24:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.00:24:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.00:24:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.00:24:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-07.00:24:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.00:24:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.00:24:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.00:24:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.00:24:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-07.00:24:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.00:24:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-11-07.00:24:24::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.00:24:24::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.00:24:24::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.00:24:24::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.00:24:24::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.00:24:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.00:24:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-07.00:24:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.00:24:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.00:24:25::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.00:24:25::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.00:24:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-11-07.00:24:25::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-11-07.00:24:25::SCWBDomain::es -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-07.00:24:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:25::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-11-07.00:24:25::SCWBDomain::make --no-print-directory archive

TRACE::2024-11-07.00:24:25::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-11-07.00:24:25::SCWBDomain::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:25::SCWBDomain::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:25::SCWBDomain::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:25::SCWBDomain::b/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/
TRACE::2024-11-07.00:24:25::SCWBDomain::xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9
TRACE::2024-11-07.00:24:25::SCWBDomain::_0/lib/xil_cache.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_c
TRACE::2024-11-07.00:24:25::SCWBDomain::ortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/c
TRACE::2024-11-07.00:24:25::SCWBDomain::lose.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw
TRACE::2024-11-07.00:24:25::SCWBDomain::.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspi
TRACE::2024-11-07.00:24:25::SCWBDomain::ps_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_
TRACE::2024-11-07.00:24:25::SCWBDomain::0/lib/write.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-11-07.00:24:25::SCWBDomain::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-11-07.00:24:25::SCWBDomain::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-11-07.00:24:25::SCWBDomain::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-11-07.00:24:25::SCWBDomain::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-11-07.00:24:25::SCWBDomain::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-11-07.00:24:25::SCWBDomain::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-11-07.00:24:25::SCWBDomain::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-11-07.00:24:25::SCWBDomain::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:25::SCWBDomain::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-11-07.00:24:25::SCWBDomain::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-11-07.00:24:25::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-11-07.00:24:25::SCWBDomain::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-11-07.00:24:25::SCWBDomain::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-11-07.00:24:25::SCWBDomain::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-11-07.00:24:25::SCWBDomain::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-11-07.00:24:25::SCWBDomain::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-11-07.00:24:25::SCWBDomain::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-11-07.00:24:25::SCWBDomain::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-11-07.00:24:26::SCWBDomain::'Finished building libraries'

TRACE::2024-11-07.00:24:26::SCWBDomain::make: Leaving directory 'D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-07.00:24:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-11-07.00:24:26::SCWBDomain::exa9_0/include -I.

TRACE::2024-11-07.00:24:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.00:24:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.00:24:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-11-07.00:24:27::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.00:24:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-11-07.00:24:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.00:24:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-11-07.00:24:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.00:24:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-11-07.00:24:28::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-11-07.00:24:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-11-07.00:24:28::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap
TRACE::2024-11-07.00:24:28::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:28::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2024-11-07.00:24:28::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2024-11-07.00:24:28::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-07.00:24:29::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-07.00:24:29::SCWSystem::Not a boot domain 
LOG::2024-11-07.00:24:29::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-07.00:24:29::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.00:24:29::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.00:24:29::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-07.00:24:29::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-07.00:24:29::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.00:24:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:29::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:29::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-07.00:24:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.00:24:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.00:24:29::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-11-07.00:24:29::SCWMssOS::doing bsp build ... 
TRACE::2024-11-07.00:24:29::SCWMssOS::System Command Ran  D: & cd  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-11-07.00:24:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-07.00:24:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-07.00:24:29::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.00:24:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.00:24:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-11-07.00:24:29::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-11-07.00:24:29::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.00:24:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.00:24:29::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.00:24:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:29::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.00:24:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.00:24:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_8/src"

TRACE::2024-11-07.00:24:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:29::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.00:24:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.00:24:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.00:24:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.00:24:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.00:24:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.00:24:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.00:24:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.00:24:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.00:24:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.00:24:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.00:24:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.00:24:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_3/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-11-07.00:24:30::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-11-07.00:24:30::SCWMssOS::es -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2024-11-07.00:24:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.00:24:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.00:24:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.00:24:30::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-07.00:24:30::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-07.00:24:30::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2024-11-07.00:24:30::SCWMssOS::xa9_0/lib/usleep.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:30::SCWMssOS::b/xqspips_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:30::SCWMssOS::b/xvtc_selftest.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:30::SCWMssOS::b/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/
TRACE::2024-11-07.00:24:30::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cor
TRACE::2024-11-07.00:24:30::SCWMssOS::texa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psr
TRACE::2024-11-07.00:24:30::SCWMssOS::eset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/
TRACE::2024-11-07.00:24:30::SCWMssOS::xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xaxi
TRACE::2024-11-07.00:24:30::SCWMssOS::dma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9
TRACE::2024-11-07.00:24:30::SCWMssOS::_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/write.o ps7_cortexa9
TRACE::2024-11-07.00:24:30::SCWMssOS::_0/lib/boot.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/l
TRACE::2024-11-07.00:24:30::SCWMssOS::ib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cort
TRACE::2024-11-07.00:24:30::SCWMssOS::exa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_
TRACE::2024-11-07.00:24:30::SCWMssOS::0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2024-11-07.00:24:30::SCWMssOS::9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xi
TRACE::2024-11-07.00:24:30::SCWMssOS::l_testmem.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/x
TRACE::2024-11-07.00:24:30::SCWMssOS::pm_counter.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xu
TRACE::2024-11-07.00:24:30::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqs
TRACE::2024-11-07.00:24:30::SCWMssOS::pips_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/li
TRACE::2024-11-07.00:24:30::SCWMssOS::b/xdevcfg_selftest.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_sinit.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0
TRACE::2024-11-07.00:24:30::SCWMssOS::/lib/_open.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xdmaps_s
TRACE::2024-11-07.00:24:30::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xil_util.o ps7_
TRACE::2024-11-07.00:24:30::SCWMssOS::cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_
TRACE::2024-11-07.00:24:30::SCWMssOS::cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/putnum.o ps7_cortex
TRACE::2024-11-07.00:24:30::SCWMssOS::a9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.
TRACE::2024-11-07.00:24:30::SCWMssOS::o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o p
TRACE::2024-11-07.00:24:30::SCWMssOS::s7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xaxidma_bdri
TRACE::2024-11-07.00:24:30::SCWMssOS::ng.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcnt
TRACE::2024-11-07.00:24:30::SCWMssOS::l.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2024-11-07.00:24:31::SCWMssOS::'Finished building libraries'

TRACE::2024-11-07.00:24:31::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.00:24:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.00:24:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-07.00:24:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-07.00:24:31::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-07.00:24:31::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.00:24:31::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-07.00:24:31::SCWSystem::dir created 
TRACE::2024-11-07.00:24:31::SCWSystem::Writing the bif 
TRACE::2024-11-07.00:24:31::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.00:24:31::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.00:24:31::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.00:24:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.00:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.00:24:31::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.00:24:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-07.00:24:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-07.00:24:31::SCWMssOS::Commit changes completed.
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.00:24:31::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-07.00:24:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-07.00:24:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-07.00:24:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-07.00:24:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.00:24:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-07.00:24:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.00:24:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-12.23:44:44::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-12.23:44:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-12.23:44:44::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-12.23:44:44::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-12.23:44:44::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-12.23:44:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-12.23:44:44::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-12.23:44:44::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:44:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:44:44::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-12.23:44:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWReader::No isolation master present  
TRACE::2024-11-12.23:44:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-12.23:44:44::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-12.23:44:44::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-12.23:44:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-12.23:44:44::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-12.23:44:44::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:44:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:44:44::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-12.23:44:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:44::SCWReader::No isolation master present  
TRACE::2024-11-12.23:44:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:48::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-12.23:44:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-12.23:44:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:51::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-12.23:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:44:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:44:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:51::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-12.23:44:51::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:44:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:44:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-12.23:44:51::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-12.23:44:54::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-11-12.23:44:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-12.23:44:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-12.23:44:54::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:44:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:44:54::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:44:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:44:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:44:54::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:44:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:44:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:44:54::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-12.23:45:01::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-12.23:45:01::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-12.23:45:01::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-12.23:45:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-12.23:45:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-12.23:45:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-12.23:45:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-12.23:45:01::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-12.23:45:01::SCWSystem::Not a boot domain 
LOG::2024-11-12.23:45:01::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-12.23:45:01::SCWDomain::Generating domain artifcats
TRACE::2024-11-12.23:45:01::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-12.23:45:01::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-12.23:45:01::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-12.23:45:01::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:45:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:45:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:45:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-12.23:45:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-12.23:45:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-12.23:45:01::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-12.23:45:01::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-12.23:45:01::SCWMssOS::Copying to export directory.
TRACE::2024-11-12.23:45:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-12.23:45:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-12.23:45:01::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-12.23:45:01::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-12.23:45:01::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-12.23:45:01::SCWPlatform::Started preparing the platform 
TRACE::2024-11-12.23:45:01::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-12.23:45:01::SCWSystem::dir created 
TRACE::2024-11-12.23:45:01::SCWSystem::Writing the bif 
TRACE::2024-11-12.23:45:01::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-12.23:45:01::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-12.23:45:01::SCWPlatform::Completed generating the platform
TRACE::2024-11-12.23:45:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:45:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:45:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:45:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-12.23:45:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-12.23:45:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:45:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:45:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:45:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:45:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:45:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:45:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-12.23:45:01::SCWPlatform::updated the xpfm file.
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-12.23:45:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-12.23:45:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-12.23:45:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-12.23:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-12.23:45:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-12.23:45:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-12.23:45:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:23::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.00:57:23::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.00:57:23::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.00:57:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:23::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:23::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.00:57:23::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.00:57:23::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:23::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:23::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.00:57:26::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.00:57:26::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.00:57:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.00:57:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.00:57:26::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.00:57:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.00:57:26::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.00:57:26::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:57:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:57:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:57:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.00:57:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWReader::No isolation master present  
TRACE::2024-11-13.00:57:26::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.00:57:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.00:57:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.00:57:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.00:57:26::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.00:57:26::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:57:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:57:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:57:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.00:57:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:57:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:57:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:57:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:57:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:57:26::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:57:26::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:57:26::SCWReader::No isolation master present  
TRACE::2024-11-13.00:57:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:57:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:57:58::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.00:57:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:57:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:01::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-13.00:58:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:58:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:58:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.00:58:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:58:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:58:01::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.00:58:01::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:01::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.00:58:04::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-11-13.00:58:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.00:58:04::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.00:58:04::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:04::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:04::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:04::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.00:58:20::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.00:58:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.00:58:21::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.00:58:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.00:58:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.00:58:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.00:58:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.00:58:21::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.00:58:21::SCWSystem::Not a boot domain 
LOG::2024-11-13.00:58:21::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.00:58:21::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.00:58:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.00:58:21::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.00:58:21::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.00:58:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.00:58:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.00:58:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.00:58:21::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.00:58:21::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.00:58:21::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.00:58:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.00:58:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.00:58:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.00:58:21::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.00:58:21::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.00:58:21::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.00:58:21::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.00:58:21::SCWSystem::dir created 
TRACE::2024-11-13.00:58:21::SCWSystem::Writing the bif 
TRACE::2024-11-13.00:58:21::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.00:58:21::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.00:58:21::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.00:58:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:58:21::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:21::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.00:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.00:58:21::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.00:58:21::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.00:58:21::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.00:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.00:58:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.00:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.00:58:21::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.00:58:21::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.00:58:21::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:26::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.01:01:26::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.01:01:26::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.01:01:26::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:26::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:26::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.01:01:26::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.01:01:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:26::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:26::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.01:01:29::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.01:01:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.01:01:29::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.01:01:29::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.01:01:29::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.01:01:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.01:01:29::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.01:01:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:29::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.01:01:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWReader::No isolation master present  
TRACE::2024-11-13.01:01:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.01:01:29::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.01:01:29::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.01:01:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.01:01:29::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.01:01:29::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:29::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.01:01:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:29::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:29::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:29::SCWReader::No isolation master present  
TRACE::2024-11-13.01:01:37::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:37::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:37::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:01:37::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::update - Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.01:01:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:40::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:40::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.01:01:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:40::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:01:40::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.01:01:43::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2024-11-13.01:01:43::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.01:01:43::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:43::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.01:01:43::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:43::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:43::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:43::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:43::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:43::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:43::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.01:01:48::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.01:01:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.01:01:48::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.01:01:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.01:01:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.01:01:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.01:01:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.01:01:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.01:01:48::SCWSystem::Not a boot domain 
LOG::2024-11-13.01:01:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:01:48::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.01:01:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.01:01:48::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.01:01:48::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.01:01:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.01:01:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:48::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:48::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.01:01:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.01:01:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.01:01:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:01:48::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.01:01:48::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.01:01:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.01:01:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.01:01:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.01:01:49::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.01:01:49::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.01:01:49::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.01:01:49::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.01:01:49::SCWSystem::dir created 
TRACE::2024-11-13.01:01:49::SCWSystem::Writing the bif 
TRACE::2024-11-13.01:01:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.01:01:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.01:01:49::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.01:01:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:01:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:01:49::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.01:01:49::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:01:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.01:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:01:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:01:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:01:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:25::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.01:15:25::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.01:15:25::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.01:15:25::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:25::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:25::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.01:15:25::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.01:15:25::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:25::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:25::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:25::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.01:15:28::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.01:15:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.01:15:28::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.01:15:28::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.01:15:28::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.01:15:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.01:15:28::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.01:15:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:28::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.01:15:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWReader::No isolation master present  
TRACE::2024-11-13.01:15:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.01:15:28::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.01:15:28::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.01:15:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.01:15:28::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.01:15:28::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:28::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.01:15:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:28::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:28::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:28::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:28::SCWReader::No isolation master present  
TRACE::2024-11-13.01:15:30::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:30::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:15:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::update - Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::update - Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.01:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.01:15:33::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:15:33::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.01:15:36::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-11-13.01:15:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.01:15:36::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:36::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.01:15:36::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:36::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:36::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:36::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:36::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.01:15:46::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.01:15:46::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.01:15:46::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.01:15:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.01:15:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.01:15:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.01:15:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.01:15:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.01:15:46::SCWSystem::Not a boot domain 
LOG::2024-11-13.01:15:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:15:46::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.01:15:46::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.01:15:46::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.01:15:46::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.01:15:46::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.01:15:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.01:15:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.01:15:46::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.01:15:46::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.01:15:46::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.01:15:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.01:15:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.01:15:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.01:15:46::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.01:15:46::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.01:15:46::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.01:15:46::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.01:15:46::SCWSystem::dir created 
TRACE::2024-11-13.01:15:46::SCWSystem::Writing the bif 
TRACE::2024-11-13.01:15:46::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.01:15:46::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.01:15:46::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.01:15:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:46::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.01:15:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.01:15:46::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.01:15:46::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.01:15:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.01:15:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.01:15:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.01:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.01:15:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.01:15:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.01:15:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:26::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:26::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:26::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:29::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:29::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.21:16:32::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.21:16:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:16:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:16:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.21:16:32::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:16:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:16:32::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.21:16:32::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:16:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWReader::No isolation master present  
TRACE::2024-11-13.21:16:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:16:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:16:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:16:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:16:32::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:16:32::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:16:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:32::SCWReader::No isolation master present  
TRACE::2024-11-13.21:16:35::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:35::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:35::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:16:35::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:39::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-11-13.21:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:39::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:39::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:39::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:16:39::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:39::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:16:39::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:39::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:39::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:16:41::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-11-13.21:16:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:16:41::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:16:41::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:41::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.21:16:55::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.21:16:55::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.21:16:55::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.21:16:55::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.21:16:55::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.21:16:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.21:16:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.21:16:55::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:16:55::SCWSystem::Not a boot domain 
LOG::2024-11-13.21:16:55::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:16:55::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.21:16:55::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.21:16:55::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.21:16:55::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.21:16:55::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.21:16:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.21:16:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.21:16:55::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:16:55::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.21:16:55::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.21:16:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.21:16:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.21:16:55::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:16:55::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.21:16:55::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.21:16:55::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.21:16:55::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.21:16:55::SCWSystem::dir created 
TRACE::2024-11-13.21:16:55::SCWSystem::Writing the bif 
TRACE::2024-11-13.21:16:55::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.21:16:55::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.21:16:55::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.21:16:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:55::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:16:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:16:55::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.21:16:55::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:16:55::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:16:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-11-13.21:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:16:55::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:16:55::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:16:55::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:38::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.21:28:38::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.21:28:38::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.21:28:38::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:38::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:38::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.21:28:38::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.21:28:38::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:38::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:38::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.21:28:41::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.21:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.21:28:41::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:28:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:28:41::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.21:28:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:28:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:28:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:28:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:28:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWReader::No isolation master present  
TRACE::2024-11-13.21:28:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:28:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:28:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:28:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:28:41::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:28:41::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:28:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:28:41::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:28:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:28:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:41::SCWReader::No isolation master present  
TRACE::2024-11-13.21:28:57::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:57::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:57::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:28:57::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:28:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-11-13.21:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:28:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:28:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:28:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:28:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:28:59::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:28:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:28:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:28:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:28:59::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:28:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:28:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:28:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:28:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:29:00::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-11-13.21:29:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:29:00::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:29:00::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:29:00::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:29:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:00::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:00::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:00::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:00::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:00::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:00::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.21:29:11::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.21:29:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.21:29:11::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.21:29:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.21:29:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.21:29:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.21:29:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.21:29:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:29:11::SCWSystem::Not a boot domain 
LOG::2024-11-13.21:29:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:29:11::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.21:29:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.21:29:11::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.21:29:11::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.21:29:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.21:29:11::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.21:29:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.21:29:11::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:29:11::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.21:29:11::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.21:29:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.21:29:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.21:29:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:29:11::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.21:29:11::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.21:29:11::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.21:29:11::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.21:29:11::SCWSystem::dir created 
TRACE::2024-11-13.21:29:11::SCWSystem::Writing the bif 
TRACE::2024-11-13.21:29:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.21:29:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.21:29:11::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.21:29:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:29:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:29:11::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:29:11::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:29:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:29:11::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.21:29:11::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:29:11::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:29:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:29:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-11-13.21:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:29:11::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:29:11::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:29:11::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:50::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.21:53:50::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.21:53:50::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.21:53:50::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:50::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:50::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.21:53:50::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.21:53:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:50::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:50::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.21:53:52::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.21:53:52::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:53:52::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:53:52::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.21:53:52::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:53:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:53:52::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.21:53:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:53:52::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:53:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:53:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWReader::No isolation master present  
TRACE::2024-11-13.21:53:52::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:53:52::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:53:52::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:53:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:53:52::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:53:52::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:53:52::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:53:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:53:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:53:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:53:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:53:52::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:53:52::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:53:52::SCWReader::No isolation master present  
TRACE::2024-11-13.21:54:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:03::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::update - Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:05::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::update - Opened existing hwdb system_wrapper_8
TRACE::2024-11-13.21:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:54:05::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:05::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:05::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:05::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:05::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:54:07::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2024-11-13.21:54:07::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:54:07::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:07::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:54:07::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.21:54:07::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.21:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-11-13.21:54:07::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-11-13.21:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:07::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-13.21:54:13::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.21:54:13::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.21:54:13::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.21:54:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:13::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:13::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.21:54:13::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:13::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.21:54:14::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.21:54:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:54:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:54:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.21:54:14::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:54:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:54:14::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.21:54:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:54:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWReader::No isolation master present  
TRACE::2024-11-13.21:54:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.21:54:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.21:54:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:54:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.21:54:14::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.21:54:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.21:54:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:14::SCWReader::No isolation master present  
TRACE::2024-11-13.21:54:17::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:17::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:17::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:17::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::update - Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:19::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::update - Opened existing hwdb system_wrapper_11
TRACE::2024-11-13.21:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:19::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:19::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.21:54:19::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:19::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:19::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:19::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:19::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.21:54:20::SCWPlatform::Opened new HwDB with name system_wrapper_12
TRACE::2024-11-13.21:54:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.21:54:20::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:20::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.21:54:20::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:20::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:20::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:20::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:20::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:20::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:20::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.21:54:31::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.21:54:31::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.21:54:31::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.21:54:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.21:54:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.21:54:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.21:54:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.21:54:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:54:31::SCWSystem::Not a boot domain 
LOG::2024-11-13.21:54:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:31::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.21:54:31::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.21:54:31::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.21:54:31::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.21:54:31::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.21:54:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:31::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:31::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.21:54:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.21:54:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.21:54:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.21:54:31::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.21:54:31::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.21:54:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.21:54:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.21:54:32::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.21:54:32::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.21:54:32::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.21:54:32::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.21:54:32::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.21:54:32::SCWSystem::dir created 
TRACE::2024-11-13.21:54:32::SCWSystem::Writing the bif 
TRACE::2024-11-13.21:54:32::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.21:54:32::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.21:54:32::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.21:54:32::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:32::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.21:54:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.21:54:32::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.21:54:32::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.21:54:32::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.21:54:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.21:54:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-11-13.21:54:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.21:54:32::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.21:54:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.21:54:32::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:58::SCWPlatform::Clearing the existing platform
TRACE::2024-11-13.22:18:58::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-13.22:18:58::SCWBDomain::clearing the fsbl build
TRACE::2024-11-13.22:18:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:58::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:58::SCWSystem::Clearing the domains completed.
TRACE::2024-11-13.22:18:58::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-13.22:18:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:58::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened new HwDB with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-13.22:18:59::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-13.22:18:59::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.22:18:59::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.22:18:59::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-13.22:18:59::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.22:18:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.22:18:59::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-13.22:18:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:18:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.22:18:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWReader::No isolation master present  
TRACE::2024-11-13.22:18:59::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-13.22:18:59::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-13.22:18:59::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.22:18:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-13.22:18:59::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-13.22:18:59::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:18:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-13.22:18:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:18:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:18:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:18:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:18:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:18:59::SCWReader::No isolation master present  
TRACE::2024-11-13.22:19:30::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:30::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.22:19:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::update - Opened existing hwdb system_wrapper_15
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:31::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::update - Opened existing hwdb system_wrapper_15
TRACE::2024-11-13.22:19:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:19:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:19:31::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:31::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-13.22:19:31::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:19:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:19:31::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-13.22:19:31::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:31::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:31::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-13.22:19:33::SCWPlatform::Opened new HwDB with name system_wrapper_16
TRACE::2024-11-13.22:19:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-13.22:19:33::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-13.22:19:33::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:33::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:33::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:33::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-13.22:19:40::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-13.22:19:40::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-13.22:19:40::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-13.22:19:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-13.22:19:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-13.22:19:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-13.22:19:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-13.22:19:40::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.22:19:40::SCWSystem::Not a boot domain 
LOG::2024-11-13.22:19:40::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-13.22:19:40::SCWDomain::Generating domain artifcats
TRACE::2024-11-13.22:19:40::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-13.22:19:40::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-13.22:19:40::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-13.22:19:40::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:40::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-13.22:19:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-13.22:19:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-13.22:19:40::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-13.22:19:40::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-13.22:19:40::SCWMssOS::Copying to export directory.
TRACE::2024-11-13.22:19:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-13.22:19:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-13.22:19:40::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-13.22:19:40::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-13.22:19:40::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-13.22:19:40::SCWPlatform::Started preparing the platform 
TRACE::2024-11-13.22:19:40::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-13.22:19:40::SCWSystem::dir created 
TRACE::2024-11-13.22:19:40::SCWSystem::Writing the bif 
TRACE::2024-11-13.22:19:40::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-13.22:19:40::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-13.22:19:40::SCWPlatform::Completed generating the platform
TRACE::2024-11-13.22:19:40::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:19:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:19:40::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:40::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-13.22:19:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-13.22:19:40::SCWMssOS::Commit changes completed.
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:40::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:40::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:40::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:40::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:40::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"D:/FPGA/HDMI/bmp_hdmi1112/vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-13.22:19:40::SCWPlatform::updated the xpfm file.
TRACE::2024-11-13.22:19:41::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:41::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:41::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:41::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw
TRACE::2024-11-13.22:19:41::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-13.22:19:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-13.22:19:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-11-13.22:19:41::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-11-13.22:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-13.22:19:41::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-13.22:19:41::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-13.22:19:41::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1104/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:50::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:50::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:50::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:52::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:52::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-14.22:27:54::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-14.22:27:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-14.22:27:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-14.22:27:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-14.22:27:54::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-14.22:27:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-14.22:27:54::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-14.22:27:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:27:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:27:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:27:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-14.22:27:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWReader::No isolation master present  
TRACE::2024-11-14.22:27:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-14.22:27:54::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-14.22:27:54::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-14.22:27:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-14.22:27:54::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-14.22:27:54::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:27:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:27:54::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:27:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-14.22:27:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:27:54::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:27:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:27:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:27:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:27:54::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:27:54::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:27:54::SCWReader::No isolation master present  
TRACE::2024-11-14.22:28:01::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:01::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:01::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:28:01::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:04::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-11-14.22:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:28:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:28:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-14.22:28:04::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:28:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:28:04::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:28:04::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:04::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:04::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-14.22:28:07::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-11-14.22:28:07::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-14.22:28:07::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:07::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-14.22:28:07::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:07::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:07::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:07::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:07::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:07::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:07::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:07::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-14.22:28:13::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-14.22:28:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-14.22:28:13::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-14.22:28:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-14.22:28:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-14.22:28:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-14.22:28:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-14.22:28:13::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-14.22:28:13::SCWSystem::Not a boot domain 
LOG::2024-11-14.22:28:13::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:28:13::SCWDomain::Generating domain artifcats
TRACE::2024-11-14.22:28:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-14.22:28:13::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-14.22:28:13::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-14.22:28:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-14.22:28:13::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:13::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:13::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:13::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:13::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:13::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:13::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:13::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:13::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:13::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-14.22:28:13::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-14.22:28:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-14.22:28:13::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:28:13::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-14.22:28:13::SCWMssOS::Copying to export directory.
TRACE::2024-11-14.22:28:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-14.22:28:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-14.22:28:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-14.22:28:14::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-14.22:28:14::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-14.22:28:14::SCWPlatform::Started preparing the platform 
TRACE::2024-11-14.22:28:14::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-14.22:28:14::SCWSystem::dir created 
TRACE::2024-11-14.22:28:14::SCWSystem::Writing the bif 
TRACE::2024-11-14.22:28:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-14.22:28:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-14.22:28:14::SCWPlatform::Completed generating the platform
TRACE::2024-11-14.22:28:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:28:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:28:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:14::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:28:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:28:14::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-14.22:28:14::SCWPlatform::updated the xpfm file.
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:28:14::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:28:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-11-14.22:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:28:14::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:28:14::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:28:14::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:30::SCWPlatform::Clearing the existing platform
TRACE::2024-11-14.22:54:30::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-14.22:54:30::SCWBDomain::clearing the fsbl build
TRACE::2024-11-14.22:54:30::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:30::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:30::SCWSystem::Clearing the domains completed.
TRACE::2024-11-14.22:54:30::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-14.22:54:30::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:30::SCWPlatform::Removing the HwDB with name D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:30::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWReader::Active system found as  system_wrapper
TRACE::2024-11-14.22:54:33::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-11-14.22:54:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-14.22:54:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-14.22:54:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-14.22:54:33::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-14.22:54:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-14.22:54:33::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-11-14.22:54:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-14.22:54:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWReader::No isolation master present  
TRACE::2024-11-14.22:54:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-14.22:54:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-11-14.22:54:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-14.22:54:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-14.22:54:33::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-11-14.22:54:33::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:33::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-14.22:54:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:33::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:33::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:33::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:33::SCWReader::No isolation master present  
TRACE::2024-11-14.22:54:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:44::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:54:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:46::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2024-11-14.22:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:46::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-14.22:54:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:46::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:54:46::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:46::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:46::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-14.22:54:48::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-11-14.22:54:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-14.22:54:48::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:48::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-11-14.22:54:48::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:48::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:48::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:48::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:48::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:48::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-14.22:54:58::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-11-14.22:54:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-14.22:54:58::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-11-14.22:54:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-14.22:54:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-14.22:54:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-14.22:54:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-14.22:54:58::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-11-14.22:54:58::SCWSystem::Not a boot domain 
LOG::2024-11-14.22:54:58::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:54:58::SCWDomain::Generating domain artifcats
TRACE::2024-11-14.22:54:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-14.22:54:58::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-11-14.22:54:58::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-11-14.22:54:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-11-14.22:54:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-14.22:54:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-14.22:54:58::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-11-14.22:54:58::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-14.22:54:58::SCWMssOS::Copying to export directory.
TRACE::2024-11-14.22:54:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-14.22:54:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-14.22:54:58::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-11-14.22:54:58::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-11-14.22:54:58::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-11-14.22:54:58::SCWPlatform::Started preparing the platform 
TRACE::2024-11-14.22:54:58::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-11-14.22:54:58::SCWSystem::dir created 
TRACE::2024-11-14.22:54:58::SCWSystem::Writing the bif 
TRACE::2024-11-14.22:54:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-14.22:54:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-14.22:54:58::SCWPlatform::Completed generating the platform
TRACE::2024-11-14.22:54:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:58::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-14.22:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-14.22:54:58::SCWMssOS::Commit changes completed.
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:58::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:58::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:58::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:58::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-14.22:54:58::SCWPlatform::updated the xpfm file.
TRACE::2024-11-14.22:54:59::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:59::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:59::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:59::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-11-14.22:54:59::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-11-14.22:54:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-14.22:54:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-11-14.22:54:59::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-11-14.22:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-14.22:54:59::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-11-14.22:54:59::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-14.22:54:59::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:40::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:40::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:40::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:42::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:42::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWReader::Active system found as  system_wrapper
TRACE::2024-12-22.18:57:44::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-12-22.18:57:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-22.18:57:44::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-22.18:57:44::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-22.18:57:44::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-22.18:57:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-22.18:57:44::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-22.18:57:44::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:57:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:57:44::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-22.18:57:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWReader::No isolation master present  
TRACE::2024-12-22.18:57:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-22.18:57:44::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-22.18:57:44::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::No sw design opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::mss exists loading the mss file  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Opened the sw design from mss  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Adding the swdes entry D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-22.18:57:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-22.18:57:44::SCWMssOS::Opened the sw design.  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-12-22.18:57:44::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:57:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:57:44::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-22.18:57:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:44::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:44::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:44::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:44::SCWReader::No isolation master present  
TRACE::2024-12-22.18:57:48::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:48::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:48::SCWPlatform:: Platform location is D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-12-22.18:57:48::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:49::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-12-22.18:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:57:49::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-22.18:57:49::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:57:49::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-12-22.18:57:49::SCWMssOS::Removing the swdes entry for  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:49::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:49::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-22.18:57:51::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-12-22.18:57:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-22.18:57:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:51::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-22.18:57:51::SCWMssOS::Writing the mss file completed D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:57:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:57:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:57:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:57:51::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:57:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:57:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:57:51::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:57:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:57:51::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:57:51::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:57:51::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-22.18:58:03::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-12-22.18:58:03::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-22.18:58:03::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-12-22.18:58:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-12-22.18:58:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-12-22.18:58:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-12-22.18:58:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-12-22.18:58:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-12-22.18:58:03::SCWSystem::Not a boot domain 
LOG::2024-12-22.18:58:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-12-22.18:58:03::SCWDomain::Generating domain artifcats
TRACE::2024-12-22.18:58:03::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-22.18:58:03::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-12-22.18:58:03::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-12-22.18:58:03::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:58:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:58:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:58:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::Completed writing the mss file at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-12-22.18:58:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-22.18:58:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-22.18:58:03::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-12-22.18:58:03::SCWMssOS::skipping the bsp build ... 
TRACE::2024-12-22.18:58:03::SCWMssOS::Copying to export directory.
TRACE::2024-12-22.18:58:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-22.18:58:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-22.18:58:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-12-22.18:58:03::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-12-22.18:58:03::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-12-22.18:58:03::SCWPlatform::Started preparing the platform 
TRACE::2024-12-22.18:58:03::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-12-22.18:58:03::SCWSystem::dir created 
TRACE::2024-12-22.18:58:03::SCWSystem::Writing the bif 
TRACE::2024-12-22.18:58:03::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-22.18:58:03::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-22.18:58:03::SCWPlatform::Completed generating the platform
TRACE::2024-12-22.18:58:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:58:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:58:03::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:58:03::SCWMssOS::Saving the mss changes D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-22.18:58:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-22.18:58:03::SCWMssOS::Commit changes completed.
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:58:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:58:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:58:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:58:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:58:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:58:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-22.18:58:03::SCWPlatform::updated the xpfm file.
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to open the hw design at D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA given D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA absoulate path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform::DSA directory D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw
TRACE::2024-12-22.18:58:03::SCWPlatform:: Platform Path D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-22.18:58:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-22.18:58:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-12-22.18:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-22.18:58:03::SCWMssOS::Checking the sw design at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-22.18:58:03::SCWMssOS::DEBUG:  swdes dump  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-22.18:58:03::SCWMssOS::Sw design exists and opened at  D:/FPGA/HDMI/bmp_hdmi1113/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:05::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:05::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:05::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:06::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:07::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWReader::Active system found as  system_wrapper
TRACE::2024-12-25.00:03:08::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-12-25.00:03:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-25.00:03:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-25.00:03:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-25.00:03:08::SCWMssOS::No sw design opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::mss exists loading the mss file  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Opened the sw design from mss  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Adding the swdes entry D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-25.00:03:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-25.00:03:08::SCWMssOS::Opened the sw design.  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-12-25.00:03:08::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:08::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-25.00:03:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWReader::No isolation master present  
TRACE::2024-12-25.00:03:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-25.00:03:08::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-12-25.00:03:08::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::No sw design opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::mss exists loading the mss file  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Opened the sw design from mss  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Adding the swdes entry D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-25.00:03:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-25.00:03:08::SCWMssOS::Opened the sw design.  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-12-25.00:03:08::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:08::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-25.00:03:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:08::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:08::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:08::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:08::SCWReader::No isolation master present  
TRACE::2024-12-25.00:03:12::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:12::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:12::SCWPlatform:: Platform location is D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa
TRACE::2024-12-25.00:03:12::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:15::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:15::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::update - Opened existing hwdb system_wrapper_0
TRACE::2024-12-25.00:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:15::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:15::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-12-25.00:03:15::SCWMssOS::Removing the swdes entry for  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:15::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-12-25.00:03:15::SCWMssOS::Removing the swdes entry for  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:15::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:15::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-25.00:03:18::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-12-25.00:03:18::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-12-25.00:03:18::SCWMssOS::Writing the mss file completed D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:18::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-12-25.00:03:18::SCWMssOS::Writing the mss file completed D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:18::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:18::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:18::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:18::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:18::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:18::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:18::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:18::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:18::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-25.00:03:24::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-12-25.00:03:24::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-25.00:03:24::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-12-25.00:03:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-12-25.00:03:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-12-25.00:03:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-12-25.00:03:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-12-25.00:03:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-12-25.00:03:24::SCWSystem::Not a boot domain 
LOG::2024-12-25.00:03:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-12-25.00:03:24::SCWDomain::Generating domain artifcats
TRACE::2024-12-25.00:03:24::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-25.00:03:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-12-25.00:03:24::SCWMssOS::Copying the qemu file from  D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-12-25.00:03:24::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-25.00:03:24::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:24::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:24::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:24::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:24::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:24::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:24::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:24::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:24::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:24::SCWMssOS::Completed writing the mss file at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-12-25.00:03:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-25.00:03:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-25.00:03:24::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-12-25.00:03:24::SCWMssOS::skipping the bsp build ... 
TRACE::2024-12-25.00:03:24::SCWMssOS::Copying to export directory.
TRACE::2024-12-25.00:03:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-25.00:03:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-25.00:03:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-12-25.00:03:25::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-12-25.00:03:25::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-12-25.00:03:25::SCWPlatform::Started preparing the platform 
TRACE::2024-12-25.00:03:25::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-12-25.00:03:25::SCWSystem::dir created 
TRACE::2024-12-25.00:03:25::SCWSystem::Writing the bif 
TRACE::2024-12-25.00:03:25::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-25.00:03:25::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-25.00:03:25::SCWPlatform::Completed generating the platform
TRACE::2024-12-25.00:03:25::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:25::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:25::SCWMssOS::Saving the mss changes D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-25.00:03:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-25.00:03:25::SCWMssOS::Commit changes completed.
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:25::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:25::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:25::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:25::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:25::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:25::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"568ee40a73c5079f9c52f1ddf1a96cae",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/vivido2020/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6be0d73965f1dfc9ec62d1de92d2f783",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-25.00:03:25::SCWPlatform::updated the xpfm file.
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to open the hw design at D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA given D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA absoulate path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform::DSA directory D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw
TRACE::2024-12-25.00:03:25::SCWPlatform:: Platform Path D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-12-25.00:03:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-25.00:03:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-12-25.00:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-25.00:03:25::SCWMssOS::Checking the sw design at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-12-25.00:03:25::SCWMssOS::DEBUG:  swdes dump  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-12-25.00:03:25::SCWMssOS::Sw design exists and opened at  D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
