
Example of using method-based interfaces in Verilog with Python wrappers. You can try it out like this:

```
 % source setup-ece5745.sh
 % mkdir -p $HOME/ece5745
 % cd $HOME/ece5745
 % git clone git@github.com:cornell-ece5745/example-method-ifcs
 % cd example-method-ifcs
 % mkdir -p build
 % cd build
 % pytest ../squeue -s
``` 
