
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= IMMU.Addr=>IAddrReg.In                                  Premise(F66)
	S6= PC.Out=>IMMU.IEA                                        Premise(F71)
	S7= IMMU.IEA=addr                                           Path(S4,S6)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F72)
	S9= IMMU.PID=pid                                            Path(S3,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S7)
	S11= IAddrReg.In={pid,addr}                                 Path(S10,S5)
	S12= CtrlPC=0                                               Premise(F113)
	S13= CtrlPCInc=0                                            Premise(F114)
	S14= PC[Out]=addr                                           PC-Hold(S1,S12,S13)
	S15= CtrlIAddrReg=1                                         Premise(F137)
	S16= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S11,S15)
	S17= CtrlIMem=0                                             Premise(F138)
	S18= IMem[{pid,addr}]={1,rS,17,offset}                      IMem-Hold(S2,S17)
	S19= GPR[rS]=a                                              Premise(F145)

IMMU	S20= PC.Out=addr                                            PC-Out(S14)
	S21= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S16)
	S22= PC.Out=>ICache.IEA                                     Premise(F210)
	S23= ICache.IEA=addr                                        Path(S20,S22)
	S24= IMem.MEM8WordOut=>ICache.WData                         Premise(F212)
	S25= IAddrReg.Out=>IMem.RAddr                               Premise(F216)
	S26= IMem.RAddr={pid,addr}                                  Path(S21,S25)
	S27= IMem.Out={1,rS,17,offset}                              IMem-Read(S26,S18)
	S28= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S26,S18)
	S29= ICache.WData=IMemGet8Word({pid,addr})                  Path(S28,S24)
	S30= IMem.Out=>IRMux.MemData                                Premise(F219)
	S31= IRMux.MemData={1,rS,17,offset}                         Path(S27,S30)
	S32= IRMux.Out={1,rS,17,offset}                             IRMux-Select2(S31)
	S33= IRMux.Out=>IR_ID.In                                    Premise(F225)
	S34= IR_ID.In={1,rS,17,offset}                              Path(S32,S33)
	S35= CtrlPC=0                                               Premise(F256)
	S36= CtrlPCInc=1                                            Premise(F257)
	S37= PC[Out]=addr+4                                         PC-Inc(S14,S35,S36)
	S38= PC[CIA]=addr                                           PC-Inc(S14,S35,S36)
	S39= CtrlICache=1                                           Premise(F266)
	S40= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S23,S29,S39)
	S41= CtrlIR_ID=1                                            Premise(F275)
	S42= [IR_ID]={1,rS,17,offset}                               IR_ID-Write(S34,S41)
	S43= CtrlGPR=0                                              Premise(F279)
	S44= GPR[rS]=a                                              GPR-Hold(S19,S43)

ID	S45= IR_ID.Out={1,rS,17,offset}                             IR-Out(S42)
	S46= IR_ID.Out25_21=rS                                      IR-Out(S42)
	S47= FU.OutID1=>A_EX.In                                     Premise(F292)
	S48= FU.OutID2=>B_EX.In                                     Premise(F294)
	S49= GPR.Rdata1=>FU.InID1                                   Premise(F344)
	S50= GPR.Rdata2=>FU.InID2                                   Premise(F346)
	S51= IR_ID.Out25_21=>GPR.RReg1                              Premise(F348)
	S52= GPR.RReg1=rS                                           Path(S46,S51)
	S53= GPR.Rdata1=a                                           GPR-Read(S52,S44)
	S54= FU.InID1=a                                             Path(S53,S49)
	S55= FU.OutID1=FU(a)                                        FU-Forward(S54)
	S56= A_EX.In=FU(a)                                          Path(S55,S47)
	S57= GPR.Rdata2=32'b0                                       GPR-ReadGPR0()
	S58= FU.InID2=32'b0                                         Path(S57,S50)
	S59= FU.OutID2=FU(32'b0)                                    FU-Forward(S58)
	S60= B_EX.In=FU(32'b0)                                      Path(S59,S48)
	S61= IR_ID.Out=>IR_EX.In                                    Premise(F365)
	S62= IR_EX.In={1,rS,17,offset}                              Path(S45,S61)
	S63= CtrlPC=0                                               Premise(F398)
	S64= CtrlPCInc=0                                            Premise(F399)
	S65= PC[CIA]=addr                                           PC-Hold(S38,S64)
	S66= PC[Out]=addr+4                                         PC-Hold(S37,S63,S64)
	S67= CtrlA_EX=1                                             Premise(F402)
	S68= [A_EX]=FU(a)                                           A_EX-Write(S56,S67)
	S69= CtrlB_EX=1                                             Premise(F405)
	S70= [B_EX]=FU(32'b0)                                       B_EX-Write(S60,S69)
	S71= CtrlICache=0                                           Premise(F408)
	S72= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S40,S71)
	S73= CtrlIR_EX=1                                            Premise(F416)
	S74= [IR_EX]={1,rS,17,offset}                               IR_EX-Write(S62,S73)

EX	S75= PC.CIA=addr                                            PC-Out(S65)
	S76= PC.Out=addr+4                                          PC-Out(S66)
	S77= A_EX.Out=FU(a)                                         A_EX-Out(S68)
	S78= B_EX.Out=FU(32'b0)                                     B_EX-Out(S70)
	S79= IR_EX.Out15_0=offset                                   IR_EX-Out(S74)
	S80= PC.CIA=>ALU.A                                          Premise(F430)
	S81= ALU.A=addr                                             Path(S75,S80)
	S82= SEXT.Out=>ALU.B                                        Premise(F431)
	S83= ALU.Out=>ALUOut_MEM.In                                 Premise(F433)
	S84= A_EX.Out=>CMPU.A                                       Premise(F439)
	S85= CMPU.A=FU(a)                                           Path(S77,S84)
	S86= B_EX.Out=>CMPU.B                                       Premise(F440)
	S87= CMPU.B=FU(32'b0)                                       Path(S78,S86)
	S88= CMPU.lt=CompareS(FU(a),FU(32'b0))                      CMPU-CMPS(S85,S87)
	S89= CMPU.lt=>ConditionReg_MEM.In                           Premise(F475)
	S90= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))          Path(S88,S89)
	S91= PC.Out=>GPR.WData                                      Premise(F495)
	S92= GPR.WData=addr+4                                       Path(S76,S91)
	S93= GPR.WReg=5'd31                                         Premise(F496)
	S94= IR_EX.Out15_0=>SEXT.In                                 Premise(F519)
	S95= SEXT.In=offset                                         Path(S79,S94)
	S96= SEXT.Out={14{offset[15]},offset,2{0}}                  SEXT(S95)
	S97= ALU.B={14{offset[15]},offset,2{0}}                     Path(S96,S82)
	S98= ALU.Out=addr+{14{offset[15]},offset,2{0}}              ALU(S81,S97)
	S99= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}        Path(S98,S83)
	S100= CtrlALUOut_MEM=1                                      Premise(F546)
	S101= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S99,S100)
	S102= CtrlICache=0                                          Premise(F554)
	S103= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S72,S102)
	S104= CtrlConditionReg_MEM=1                                Premise(F556)
	S105= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S90,S104)
	S106= CtrlGPR=1                                             Premise(F567)
	S107= GPR[5'd31]=addr+4                                     GPR-Write(S93,S92,S106)

MEM	S108= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S101)
	S109= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S105)
	S110= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F621)
	S111= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S109,S110)
	S112= ALUOut_MEM.Out=>PC.In                                 Premise(F661)
	S113= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S108,S112)
	S114= CtrlPC=1                                              Premise(F687)
	S115= CtrlPCInc=0                                           Premise(F688)
	S116= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S113,S114,S115)
	S117= CtrlICache=0                                          Premise(F697)
	S118= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S103,S117)
	S119= CtrlConditionReg_WB=1                                 Premise(F702)
	S120= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S111,S119)
	S121= CtrlGPR=0                                             Premise(F710)
	S122= GPR[5'd31]=addr+4                                     GPR-Hold(S107,S121)

WB	S123= CtrlPC=0                                              Premise(F1116)
	S124= CtrlPCInc=0                                           Premise(F1117)
	S125= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S116,S123,S124)
	S126= CtrlICache=0                                          Premise(F1126)
	S127= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S118,S126)
	S128= CtrlConditionReg_WB=0                                 Premise(F1131)
	S129= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S120,S128)
	S130= CtrlGPR=0                                             Premise(F1139)
	S131= GPR[5'd31]=addr+4                                     GPR-Hold(S122,S130)

POST	S125= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S116,S123,S124)
	S127= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S118,S126)
	S129= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S120,S128)
	S131= GPR[5'd31]=addr+4                                     GPR-Hold(S122,S130)

