---
title: "Ch∆∞∆°ng 1: T√¨m hi·ªÉu t·ªïng quan"
collection: teaching
type: "Student course"
permalink: /teaching/chapter-1-overview
venue: "SCDC HCMC"
date: 2023-02-02
location: "HCMC, Vietnam"
---


T√≥m t·∫Øt
========
* Th·ªùi l∆∞·ª£ng: 3 Ti·∫øt
* N·ªôi dung:
B√†i h·ªçc g·ªìm ba ph·∫ßn ch√≠nh: Gi·ªõi thi·ªáu m√¥n h·ªçc, quy tr√¨nh thi·∫øt k·∫ø vi m·∫°ch s·ªë, v√† t·ªïng quan v·ªÅ c√°c c√¥ng c·ª• thi·∫øt k·∫ø s·ªë

##### Gi·ªõi thi·ªáu m√¥n h·ªçc

Gi·ªõi thi·ªáu t·ªõi sinh vi√™n c√°c th√¥ng tin chi ti·∫øt v·ªÅ m√¥n h·ªçc: ch∆∞∆°ng tr√¨nh h·ªçc, h√¨nh th·ª©c h·ªçc, ƒë·ªÅ c∆∞∆°ng chi ti·∫øt, c√°ch ƒë√°nh gi√° m√¥n h·ªçc v√† m·ªôt s·ªë n·ªôi quy khi sinh vi√™n gia l·ªõp h·ªçc

##### Quy tr√¨nh thi·∫øt k·∫ø vi m·∫°ch s·ªë
![image](https://scdc-hcm.github.io/flow-automation.io/images/lectures/figure-ic-design-detail-tools.svg)
##### T·ªïng quan v·ªÅ c√°c c√¥ng c·ª• thi·∫øt k·∫ø s·ªë

a. VCS + DVE
b. Design Compiler NXT
c. TestMAX DFT
d. Formality
e. PrimeTime
f. IC Compiler II
g. StarRC
h. IC Validator


T√†i Li·ªáu  
========
* #### Slides
  
  * Gi·ªõi thi·ªáu m√¥n h·ªçc [doc üì•](https://link.uit.edu.vn/ic101-ch0)
  * Ch∆∞∆°ng 1. T√¨m hi·ªÉu t·ªïng quan [doc üì•](https://link.uit.edu.vn/ic101-ch1)

* #### Li√™n k·∫øt
  * [Website m√¥n h·ªçc: https://scdc-hcm.github.io/flow-automation.io ](https://scdc-hcm.github.io/flow-automation.io)


* #### T√†i li·ªáu Tham Kh·∫£o
  * A. Reis,‚Äé R. Drechsler. Advanced Logic Synthesis. Springer; 2017
  * R. Drechsler. Formal System Verification: State-of the-Art and Future Trends. Springer, 2017. 
  * C. Unsalan,‚Äé B. Tar. Digital System Design with FPGA: Implementation Using Verilog and VHDL. McGraw-Hill Education; 1 edition, 2017
  * J. Bhasker,¬†R. Chadha. Static Timing Analysis for Nanometer Designs: A Practical Approach. Springer; 2013
  * Seongbo Shim,¬†Youngsoo Shin. Physical Design and Mask Synthesis for Directed Self-Assembly Lithography. Springer. 2018
  * Thomas Dillinger. VLSI design Methodology Development. Prentice Hall, 2019.
  * Joseph S. Valacich,¬†Joey F. George ,¬†Jeff Hoffer. Essentials of Systems Analysis and Design. Pearson, 2015
  * Synopsys Tools User Guide

* #### C√¥ng c·ª•
  * VCS: vcs
  * DVE: dve
  * VERDI: verdi
  * SPYGLASS: spyglass
  * SYNTHESIS: dcnxt_shell
  * ICC2: icc2_shell
  * FORMALITY: fm_shell
  * PRIMETIME: pt_shell
  * ICV: icevwb
  * STARTRC: starrc_shell


![image](https://user-images.githubusercontent.com/7957412/217716544-ca115637-f325-46db-bb83-f3c56dd2ab15.png)

