#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 26 11:19:45 2025
# Process ID: 3634
# Log file: /home/ise/Desktop/fft_virt6/planAhead_run_2/planAhead.log
# Journal file: /home/ise/Desktop/fft_virt6/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2859 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Desktop/fft_virt6/pa.fromHdl.tcl
# create_project -name fft_virt6 -dir "/home/ise/Desktop/fft_virt6/planAhead_run_2" -part xc6vlx240tff1156-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spectra.ucf" [current_fileset -constrset]
Adding file '/home/ise/Desktop/fft_virt6/spectra.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/fft.ngc}]
# set hdlfile [add_files [list {ipcore_dir/fifo.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/mult.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/sqrt.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/sqrt.ngc}]
# add_files [list {ipcore_dir/mult.ngc}]
# add_files [list {ipcore_dir/fifo.ngc}]
# set hdlfile [add_files [list {ipcore_dir/fft.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo_fft_interface.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {complex_magnitude.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {comparator.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spectra.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top spectra $srcset
# add_files [list {spectra.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mult.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sqrt.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fft.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6vlx240tff1156-2
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/mult.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/fifo_fft_interface.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/complex_magnitude.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/comparator.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/spectra.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 105480 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft.ngc ...
WARNING:NetListWriters:298 - No output is written to fft.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft.edif ...
ngc2edif: Total memory usage is 138080 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fft.ngc' for (cell view 'fft', library 'work', file 'spectra.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mult.ngc ...
WARNING:NetListWriters:298 - No output is written to mult.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mult.edif ...
ngc2edif: Total memory usage is 104500 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/mult.ngc' for (cell view 'mult', library 'work', file 'mult.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sqrt.ngc ...
WARNING:NetListWriters:298 - No output is written to sqrt.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sqrt.edif ...
ngc2edif: Total memory usage is 106448 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.ngc' for (cell view 'sqrt', library 'work', file 'sqrt.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex6/drc.xml
Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
Finished Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

Phase 0 | Netlist Checksum: 22aba450
open_rtl_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2993.340 ; gain = 336.918
update_compile_order -fileset sim_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/mult.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/fifo_fft_interface.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/complex_magnitude.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/comparator.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/spectra.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 105520 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft.ngc ...
WARNING:NetListWriters:298 - No output is written to fft.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft.edif ...
ngc2edif: Total memory usage is 138080 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fft.ngc' for (cell view 'fft', library 'work', file 'spectra.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mult.ngc ...
WARNING:NetListWriters:298 - No output is written to mult.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mult.edif ...
ngc2edif: Total memory usage is 104492 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/mult.ngc' for (cell view 'mult', library 'work', file 'mult.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sqrt.ngc ...
WARNING:NetListWriters:298 - No output is written to sqrt.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sqrt.edif ...
ngc2edif: Total memory usage is 106444 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.ngc' for (cell view 'sqrt', library 'work', file 'sqrt.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
Finished Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3014.602 ; gain = 0.000
startgroup
set_property package_pin AC32 [get_ports {din[11]}]
set_property package_pin AC30 [get_ports {din[5]}]
set_property package_pin AB32 [get_ports {din[10]}]
set_property package_pin AD30 [get_ports {din[4]}]
set_property package_pin AE33 [get_ports {din[6]}]
set_property package_pin AD29 [get_ports {din[8]}]
set_property package_pin AF34 [get_ports {din[3]}]
set_property package_pin AE34 [get_ports {din[2]}]
set_property package_pin AB28 [get_ports {din[12]}]
set_property package_pin AC28 [get_ports {din[13]}]
set_property package_pin AF33 [get_ports {din[7]}]
set_property package_pin AC29 [get_ports {din[9]}]
set_property package_pin AE32 [get_ports {din[15]}]
set_property package_pin AD32 [get_ports {din[14]}]
set_property package_pin AA29 [get_ports {din[1]}]
set_property package_pin AA28 [get_ports {din[0]}]
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin AC33 [get_ports rst]
set_property package_pin AC34 [get_ports wr_en]
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
refresh_design
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/mult.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/fifo_fft_interface.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/complex_magnitude.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/comparator.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/spectra.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 105512 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fifo.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft.ngc ...
WARNING:NetListWriters:298 - No output is written to fft.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft.edif ...
ngc2edif: Total memory usage is 138080 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fft.ngc' for (cell view 'fft', library 'work', file 'spectra.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/fft.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mult.ngc ...
WARNING:NetListWriters:298 - No output is written to mult.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mult.edif ...
ngc2edif: Total memory usage is 104496 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/mult.ngc' for (cell view 'mult', library 'work', file 'mult.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/mult.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sqrt.ngc ...
WARNING:NetListWriters:298 - No output is written to sqrt.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sqrt.edif ...
ngc2edif: Total memory usage is 106444 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.ngc' for (cell view 'sqrt', library 'work', file 'sqrt.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3634-localhost.localdomain/ngc2edif/sqrt.edif]
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
Finished Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3023.129 ; gain = 0.000
startgroup
set_property package_pin AD34 [get_ports {dout[6]}]
set_property package_pin AB31 [get_ports {dout[0]}]
set_property package_pin AB30 [get_ports {dout[1]}]
set_property package_pin AA33 [get_ports {dout[3]}]
set_property package_pin AA31 [get_ports {dout[5]}]
set_property package_pin AA30 [get_ports {dout[4]}]
set_property package_pin AA34 [get_ports {dout[2]}]
set_property package_pin AC34 [get_ports {dout[7]}]
endgroup
startgroup
set_property package_pin U27 [get_ports {din[1]}]
set_property package_pin V32 [get_ports {din[14]}]
set_property package_pin V34 [get_ports {din[10]}]
set_property package_pin V30 [get_ports {din[8]}]
set_property package_pin U32 [get_ports {din[3]}]
set_property package_pin W34 [get_ports {din[11]}]
set_property package_pin V33 [get_ports {din[15]}]
set_property package_pin U30 [get_ports {din[7]}]
set_property package_pin W30 [get_ports {din[9]}]
set_property package_pin U33 [get_ports {din[2]}]
set_property package_pin V28 [get_ports {din[12]}]
set_property package_pin U31 [get_ports {din[6]}]
set_property package_pin U26 [get_ports {din[0]}]
set_property package_pin V27 [get_ports {din[13]}]
set_property package_pin V29 [get_ports {din[5]}]
set_property package_pin U28 [get_ports {din[4]}]
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin T33 [get_ports wr_en]
set_property package_pin T34 [get_ports rst]
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin K34 [get_ports {dout[6]}]
set_property package_pin R28 [get_ports {dout[0]}]
set_property package_pin R27 [get_ports {dout[1]}]
set_property package_pin R32 [get_ports {dout[3]}]
set_property package_pin T26 [get_ports {dout[5]}]
set_property package_pin R26 [get_ports {dout[4]}]
set_property package_pin R31 [get_ports {dout[2]}]
set_property package_pin L34 [get_ports {dout[7]}]
endgroup
startgroup
set_property package_pin AA31 [get_ports {dout[6]}]
set_property package_pin AB31 [get_ports {dout[0]}]
set_property package_pin AB30 [get_ports {dout[1]}]
set_property package_pin AA34 [get_ports {dout[3]}]
set_property package_pin AA30 [get_ports {dout[5]}]
set_property package_pin AA33 [get_ports {dout[4]}]
set_property package_pin AC34 [get_ports {dout[2]}]
set_property package_pin AD34 [get_ports {dout[7]}]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/ise/Desktop/fft_virt6/planAhead_pid3634.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 26 11:34:43 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
