
Loading design for application trce from file word00_word0.ncd.
Design name: word00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: D:/LSCC/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Oct 30 22:34:24 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[21]  (to W00/sclk +)

   Delay:              15.771ns  (43.8% logic, 56.2% route), 21 logic levels.

 Constraint Details:

     15.771ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.848ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO W00/OS01/SLICE_2
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI W00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 W00/OS01/SLICE_1
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 W00/OS01/sdiv_11[21] (to W00/sclk)
                  --------
                   15.771   (43.8% logic, 56.2% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[20]  (to W00/sclk +)

   Delay:              15.677ns  (43.5% logic, 56.5% route), 20 logic levels.

 Constraint Details:

     15.677ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.942ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C19C.FCI to     R23C19C.F1 W00/OS01/SLICE_2
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 W00/OS01/sdiv_11[20] (to W00/sclk)
                  --------
                   15.677   (43.5% logic, 56.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.971ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[21]  (to W00/sclk +)

   Delay:              15.648ns  (44.1% logic, 55.9% route), 21 logic levels.

 Constraint Details:

     15.648ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.971ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.917     R22C18C.F1 to     R22C19A.B1 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C19A.B1 to     R22C19A.F1 W00/OS01/SLICE_22
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 W00/OS01/N_53
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 W00/OS01/SLICE_22
ROUTE         2     0.968     R22C19A.F0 to     R21C20B.C0 W00/OS01/N_16
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO W00/OS01/SLICE_2
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI W00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 W00/OS01/SLICE_1
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 W00/OS01/sdiv_11[21] (to W00/sclk)
                  --------
                   15.648   (44.1% logic, 55.9% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.994ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[19]  (to W00/sclk +)

   Delay:              15.625ns  (43.3% logic, 56.7% route), 20 logic levels.

 Constraint Details:

     15.625ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.994ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R23C19C.FCI to     R23C19C.F0 W00/OS01/SLICE_2
ROUTE         1     0.000     R23C19C.F0 to    R23C19C.DI0 W00/OS01/sdiv_11[19] (to W00/sclk)
                  --------
                   15.625   (43.3% logic, 56.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.065ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[20]  (to W00/sclk +)

   Delay:              15.554ns  (43.8% logic, 56.2% route), 20 logic levels.

 Constraint Details:

     15.554ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.065ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.917     R22C18C.F1 to     R22C19A.B1 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C19A.B1 to     R22C19A.F1 W00/OS01/SLICE_22
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 W00/OS01/N_53
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 W00/OS01/SLICE_22
ROUTE         2     0.968     R22C19A.F0 to     R21C20B.C0 W00/OS01/N_16
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C19C.FCI to     R23C19C.F1 W00/OS01/SLICE_2
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 W00/OS01/sdiv_11[20] (to W00/sclk)
                  --------
                   15.554   (43.8% logic, 56.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[18]  (to W00/sclk +)

   Delay:              15.531ns  (42.9% logic, 57.1% route), 19 logic levels.

 Constraint Details:

     15.531ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.088ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R23C19B.FCI to     R23C19B.F1 W00/OS01/SLICE_3
ROUTE         1     0.000     R23C19B.F1 to    R23C19B.DI1 W00/OS01/sdiv_11[18] (to W00/sclk)
                  --------
                   15.531   (42.9% logic, 57.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[19]  (to W00/sclk +)

   Delay:              15.502ns  (43.6% logic, 56.4% route), 20 logic levels.

 Constraint Details:

     15.502ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.117ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.917     R22C18C.F1 to     R22C19A.B1 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C19A.B1 to     R22C19A.F1 W00/OS01/SLICE_22
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 W00/OS01/N_53
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 W00/OS01/SLICE_22
ROUTE         2     0.968     R22C19A.F0 to     R21C20B.C0 W00/OS01/N_16
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO W00/OS01/SLICE_3
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI W00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R23C19C.FCI to     R23C19C.F0 W00/OS01/SLICE_2
ROUTE         1     0.000     R23C19C.F0 to    R23C19C.DI0 W00/OS01/sdiv_11[19] (to W00/sclk)
                  --------
                   15.502   (43.6% logic, 56.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[17]  (to W00/sclk +)

   Delay:              15.479ns  (42.7% logic, 57.3% route), 19 logic levels.

 Constraint Details:

     15.479ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.140ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20B.C1 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 W00/OS01/SLICE_30
ROUTE         1     1.674     R21C20B.F1 to     R23C17A.A0 W00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO W00/OS01/SLICE_0
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI W00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO W00/OS01/SLICE_11
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI W00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO W00/OS01/SLICE_10
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI W00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO W00/OS01/SLICE_9
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI W00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO W00/OS01/SLICE_8
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI W00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO W00/OS01/SLICE_7
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI W00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO W00/OS01/SLICE_6
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI W00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO W00/OS01/SLICE_5
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI W00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO W00/OS01/SLICE_4
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI W00/OS01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R23C19B.FCI to     R23C19B.F0 W00/OS01/SLICE_3
ROUTE         1     0.000     R23C19B.F0 to    R23C19B.DI0 W00/OS01/sdiv_11[17] (to W00/sclk)
                  --------
                   15.479   (42.7% logic, 57.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[8]  (to W00/sclk +)
                   FF                        W00/OS01/sdiv[7]

   Delay:              15.323ns  (29.2% logic, 70.8% route), 10 logic levels.

 Constraint Details:

     15.323ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.198ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20A.C0 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20A.C0 to     R21C20A.F0 W00/OS01/SLICE_28
ROUTE         1     0.854     R21C20A.F0 to     R21C20D.A0 W00/OS01/un1_oscout50
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 W00/OS01/SLICE_27
ROUTE        12     2.802     R21C20D.F0 to    R23C18A.LSR W00/OS01/un1_oscout50_RNINS2O (to W00/sclk)
                  --------
                   15.323   (29.2% logic, 70.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[16]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[4]  (to W00/sclk +)
                   FF                        W00/OS01/sdiv[3]

   Delay:              15.323ns  (29.2% logic, 70.8% route), 10 logic levels.

 Constraint Details:

     15.323ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.198ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q1 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         3     1.542     R23C19A.Q1 to     R21C19C.A0 W00/OS01/sdiv[16]
CTOF_DEL    ---     0.452     R21C19C.A0 to     R21C19C.F0 W00/OS01/SLICE_43
ROUTE         2     0.896     R21C19C.F0 to     R21C18C.B1 W00/OS01/N_60
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 W00/OS01/SLICE_34
ROUTE         2     0.862     R21C18C.F1 to     R21C18A.A1 W00/OS01/N_65
CTOF_DEL    ---     0.452     R21C18A.A1 to     R21C18A.F1 SLICE_18
ROUTE         2     0.880     R21C18A.F1 to     R22C18C.A1 W00/OS01/N_67
CTOF_DEL    ---     0.452     R22C18C.A1 to     R22C18C.F1 W00/OS01/SLICE_33
ROUTE         4     0.392     R22C18C.F1 to     R22C18C.C0 W00/OS01/N_68
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 W00/OS01/SLICE_33
ROUTE         1     0.656     R22C18C.F0 to     R22C19C.C0 W00/OS01/N_54
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 W00/OS01/SLICE_31
ROUTE         2     1.570     R22C19C.F0 to     R21C20B.A0 W00/OS01/N_18
CTOF_DEL    ---     0.452     R21C20B.A0 to     R21C20B.F0 W00/OS01/SLICE_30
ROUTE         2     0.392     R21C20B.F0 to     R21C20A.C0 W00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R21C20A.C0 to     R21C20A.F0 W00/OS01/SLICE_28
ROUTE         1     0.854     R21C20A.F0 to     R21C20D.A0 W00/OS01/un1_oscout50
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 W00/OS01/SLICE_27
ROUTE        12     2.802     R21C20D.F0 to    R23C17C.LSR W00/OS01/un1_oscout50_RNINS2O (to W00/sclk)
                  --------
                   15.323   (29.2% logic, 70.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C17C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   62.810MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |    2.080 MHz|   62.810 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: W00/OS01/SLICE_15.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 265 connections (83.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Oct 30 22:34:24 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[1]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[1]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_11 to W00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_11 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q0 W00/OS01/SLICE_11 (from W00/sclk)
ROUTE         2     0.132     R23C17B.Q0 to     R23C17B.A0 W00/OS01/sdiv[1]
CTOF_DEL    ---     0.101     R23C17B.A0 to     R23C17B.F0 W00/OS01/SLICE_11
ROUTE         1     0.000     R23C17B.F0 to    R23C17B.DI0 W00/OS01/sdiv_11[1] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[2]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_11 to W00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_11 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q1 W00/OS01/SLICE_11 (from W00/sclk)
ROUTE         2     0.132     R23C17B.Q1 to     R23C17B.A1 W00/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R23C17B.A1 to     R23C17B.F1 W00/OS01/SLICE_11
ROUTE         1     0.000     R23C17B.F1 to    R23C17B.DI1 W00/OS01/sdiv_11[2] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/oscout  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/oscout  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_15 to W00/OS01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_15 to W00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20C.CLK to     R21C20C.Q0 W00/OS01/SLICE_15 (from W00/sclk)
ROUTE         8     0.132     R21C20C.Q0 to     R21C20C.A0 clk0_c
CTOF_DEL    ---     0.101     R21C20C.A0 to     R21C20C.F0 W00/OS01/SLICE_15
ROUTE         1     0.000     R21C20C.F0 to    R21C20C.DI0 W00/OS01/oscout_0 (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[12]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[12]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_6 to W00/OS01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_6 to W00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18C.CLK to     R23C18C.Q1 W00/OS01/SLICE_6 (from W00/sclk)
ROUTE         3     0.132     R23C18C.Q1 to     R23C18C.A1 W00/OS01/sdiv[12]
CTOF_DEL    ---     0.101     R23C18C.A1 to     R23C18C.F1 W00/OS01/SLICE_6
ROUTE         1     0.000     R23C18C.F1 to    R23C18C.DI1 W00/OS01/sdiv_11[12] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[3]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[3]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_10 to W00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_10 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17C.CLK to     R23C17C.Q0 W00/OS01/SLICE_10 (from W00/sclk)
ROUTE         2     0.132     R23C17C.Q0 to     R23C17C.A0 W00/OS01/sdiv[3]
CTOF_DEL    ---     0.101     R23C17C.A0 to     R23C17C.F0 W00/OS01/SLICE_10
ROUTE         1     0.000     R23C17C.F0 to    R23C17C.DI0 W00/OS01/sdiv_11[3] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[4]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[4]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_10 to W00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_10 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17C.CLK to     R23C17C.Q1 W00/OS01/SLICE_10 (from W00/sclk)
ROUTE         2     0.132     R23C17C.Q1 to     R23C17C.A1 W00/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R23C17C.A1 to     R23C17C.F1 W00/OS01/SLICE_10
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 W00/OS01/sdiv_11[4] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[13]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[13]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_5 to W00/OS01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_5 to W00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18D.CLK to     R23C18D.Q0 W00/OS01/SLICE_5 (from W00/sclk)
ROUTE         3     0.132     R23C18D.Q0 to     R23C18D.A0 W00/OS01/sdiv[13]
CTOF_DEL    ---     0.101     R23C18D.A0 to     R23C18D.F0 W00/OS01/SLICE_5
ROUTE         1     0.000     R23C18D.F0 to    R23C18D.DI0 W00/OS01/sdiv_11[13] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[7]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_8 to W00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_8 to W00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18A.CLK to     R23C18A.Q0 W00/OS01/SLICE_8 (from W00/sclk)
ROUTE         2     0.132     R23C18A.Q0 to     R23C18A.A0 W00/OS01/sdiv[7]
CTOF_DEL    ---     0.101     R23C18A.A0 to     R23C18A.F0 W00/OS01/SLICE_8
ROUTE         1     0.000     R23C18A.F0 to    R23C18A.DI0 W00/OS01/sdiv_11[7] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[15]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[15]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_4 to W00/OS01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_4 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19A.CLK to     R23C19A.Q0 W00/OS01/SLICE_4 (from W00/sclk)
ROUTE         2     0.132     R23C19A.Q0 to     R23C19A.A0 W00/OS01/sdiv[15]
CTOF_DEL    ---     0.101     R23C19A.A0 to     R23C19A.F0 W00/OS01/SLICE_4
ROUTE         1     0.000     R23C19A.F0 to    R23C19A.DI0 W00/OS01/sdiv_11[15] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C19A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OS01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OS01/sdiv[6]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OS01/SLICE_9 to W00/OS01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OS01/SLICE_9 to W00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17D.CLK to     R23C17D.Q1 W00/OS01/SLICE_9 (from W00/sclk)
ROUTE         2     0.132     R23C17D.Q1 to     R23C17D.A1 W00/OS01/sdiv[6]
CTOF_DEL    ---     0.101     R23C17D.A1 to     R23C17D.F1 W00/OS01/SLICE_9
ROUTE         1     0.000     R23C17D.F1 to    R23C17D.DI1 W00/OS01/sdiv_11[6] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OS00/OSCIinst0 to W00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C17D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: W00/OS01/SLICE_15.Q0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6455 paths, 1 nets, and 265 connections (83.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

