// Seed: 3770645993
module module_0 (
    input wor id_0,
    output logic id_1,
    output tri id_2,
    input logic id_3,
    input tri id_4,
    input supply0 id_5,
    input wand id_6,
    output wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri id_11,
    input uwire id_12,
    output wor id_13,
    output wire id_14
);
  always @(posedge id_3) begin
    id_1  = #id_16 1;
    id_13 = id_10;
  end
  assign id_7 = 1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri0  id_0,
    inout  logic id_1,
    input  tri1  id_2,
    input  logic id_3,
    output tri   id_4,
    input  wand  id_5,
    output logic id_6,
    output tri   id_7,
    input  wor   id_8,
    input  tri   id_9,
    input  logic id_10,
    input  tri0  id_11,
    input  tri   id_12,
    input  wire  id_13,
    output tri   id_14,
    output wire  id_15
);
  initial begin
    disable id_17;
    id_6 <= id_3;
    id_6 <= 1;
    id_1 <= id_10;
  end
  module_0(
      id_9, id_1, id_14, id_10, id_5, id_2, id_11, id_4, id_12, id_11, id_12, id_0, id_9, id_4, id_4
  );
endmodule
