vendor_name = ModelSim
source_file = 1, /home/gonczor/Dokumenty/Studia/III sem/PTC/VHDL_CZCIBOR_BABULA_127192/zadanie 2/modulo.vhd
source_file = 1, /home/gonczor/Dokumenty/Studia/III sem/PTC/VHDL_CZCIBOR_BABULA_127192/zadanie 2/Waveform.vwf
source_file = 1, /home/gonczor/Dokumenty/Studia/III sem/PTC/VHDL_CZCIBOR_BABULA_127192/zadanie 2/Waveform1.vwf
source_file = 1, /home/gonczor/Dokumenty/Studia/III sem/PTC/VHDL_CZCIBOR_BABULA_127192/zadanie 2/db/modulo.cbx.xml
source_file = 1, /home/gonczor/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/gonczor/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/gonczor/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/gonczor/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = D_vhdl
instance = comp, \KEY[0]~I , KEY[0], D_vhdl, 1
instance = comp, \DFF1|Q~0 , DFF1|Q~0, D_vhdl, 1
instance = comp, \DFF2|Q~0 , DFF2|Q~0, D_vhdl, 1
instance = comp, \DFF2|Q , DFF2|Q, D_vhdl, 1
instance = comp, \DFF4|Q~0 , DFF4|Q~0, D_vhdl, 1
instance = comp, \DFF4|Q , DFF4|Q, D_vhdl, 1
instance = comp, \DFF3|Q~0 , DFF3|Q~0, D_vhdl, 1
instance = comp, \DFF3|Q , DFF3|Q, D_vhdl, 1
instance = comp, \comb~0 , comb~0, D_vhdl, 1
instance = comp, \DFF1|Q , DFF1|Q, D_vhdl, 1
instance = comp, \LEDR[0]~I , LEDR[0], D_vhdl, 1
instance = comp, \LEDR[1]~I , LEDR[1], D_vhdl, 1
instance = comp, \LEDR[2]~I , LEDR[2], D_vhdl, 1
instance = comp, \LEDR[3]~I , LEDR[3], D_vhdl, 1
