{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465920971138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465920971139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 18:16:10 2016 " "Processing started: Tue Jun 14 18:16:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465920971139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465920971139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465920971139 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465920971342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/adrian/Documentos/ace-synth/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/adrian/Documentos/ace-synth/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465920971408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465920971416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971421 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465920971422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465920971434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465920971434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(98) " "Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465920971434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(108) " "Verilog HDL Implicit Net warning at cpu.v(108): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465920971434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(236) " "Verilog HDL Implicit Net warning at cpu.v(236): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465920971434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465920971492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465920971498 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971512 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971515 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971516 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971517 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971518 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971519 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971520 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971521 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971522 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465920971524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465920971526 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(62) " "Verilog HDL assignment warning at if_stage.v(62): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465920971527 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(67) " "Verilog HDL assignment warning at if_stage.v(67): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465920971527 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(77) " "Verilog HDL assignment warning at if_stage.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465920971528 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(81) " "Verilog HDL assignment warning at if_stage.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465920971528 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(62) " "Verilog HDL Always Construct warning at if_stage.v(62): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971528 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(62) " "Verilog HDL Always Construct warning at if_stage.v(62): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971529 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(62) " "Verilog HDL Always Construct warning at if_stage.v(62): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465920971529 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971532 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971532 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971533 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971534 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971535 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(62) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(62) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(62) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(62) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(62) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(62) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971536 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(62) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(62) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(62) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(62) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(62) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(62) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(62) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(62) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(62) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(62) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971537 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(62) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(62) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(62) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(62) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(62) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(62) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(62) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(62) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(62) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(62) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971538 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(62) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(62) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(62) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(62) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(62) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(62) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(62) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(62)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971539 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hit if_stage.v(56) " "Can't resolve multiple constant drivers for net \"hit\" at if_stage.v(56)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465920971543 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "if_stage.v(34) " "Constant driver at if_stage.v(34)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1465920971543 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ace:inst\|cpu:cpu\|if_stage:if_stage " "Can't elaborate user hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 172 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465920971545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465920971577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465920971615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 14 18:16:11 2016 " "Processing ended: Tue Jun 14 18:16:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465920971615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465920971615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465920971615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465920971615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 18 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465920971703 ""}
