File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.70795e-08	4	64	80	62	62	82	82	8365	25800	33	99	552.9	6650.14	4.28814e-09	5.45043e-09	5.20048e-09	6.57064e-09	9.48862	12.0211	
	0.000243725	269	120	28	30	2400	11
	0.000243452	164	233	1	1	2400	3
	0.000243452	170	287	2	2	2400	3
	0.000139784	102	303	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.1006e-08	3	42	54	29	29	106	106	6042	19777	1463	4389	202.37	1302.38	1.95536e-09	3.12175e-09	4.15906e-09	4.85104e-09	6.11442	7.97279	
	0.000248466	775	663	563	567	2560	30
	0.000248224	596	683	446	627	2560	19
	0.000114826	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	9.11569e-09	3	44	46	38	38	304	304	6177	20174	1260	3780	260.07	1993.88	1.80632e-09	2.51052e-09	3.21552e-09	5.6478e-09	5.06427	8.20075	
	0.000246809	630	535	484	576	2560	49
	0.000246426	647	716	420	489	2560	28
	0.000128044	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.07817e-08	2	58	100	10	10	10	10	4598	15027	0	0	264.4	1173.96	3.16552e-09	5.64324e-09	2.82429e-09	3.19443e-09	5.98981	8.83767	
	0.000244908	1217	21	0	0	2560	1
	0.000200508	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.19301e-08	2	64	88	16	16	40	40	4575	14252	0	0	231.15	3519.93	3.4472e-09	4.75443e-09	3.18063e-09	3.53697e-09	6.62783	8.2914	
	0.000245771	490	22	0	0	2560	1
	0.000201371	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.43139e-08	2	48	60	131	131	114	114	3602	12165	1122	3366	130.01	1460.36	2.42985e-09	2.70333e-09	5.52232e-09	6.54994e-09	7.95217	9.25327	
	0.000248537	960	939	814	806	2560	35
	0.000114564	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	2.02903e-08	2	56	66	20	20	116	116	3539	11852	886	2658	293.14	1397.5	2.98911e-09	3.60444e-09	8.28334e-09	1.10237e-08	11.2724	14.6281	
	0.000239044	865	872	682	669	2400	45
	0.000134145	370	675	221	217	1139	13
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.24211e-08	2	56	78	16	16	46	46	3690	11517	0	0	202.15	1489.5	4.06253e-09	4.61769e-09	2.83809e-09	3.53697e-09	6.90062	8.15466	
	0.000246141	424	24	0	0	2560	1
	0.000127741	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.94961e-09	1	46	36	229	229	197	197	1699	5446	224	672	54.53	228.13	9.0111e-10	1.78992e-09	1.33555e-09	1.33555e-09	2.19423	3.08304	
	0.000164806	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.4949e-08	1	30	34	4	4	6	6	1930	5808	8	24	56.64	245.46	2.7758e-09	4.23207e-09	5.52922e-09	6.93388e-09	8.30502	11.1659	
	0.000200413	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	8.19479e-09	1	40	44	256	256	245	245	1591	5018	0	0	53.37	233.62	2.41345e-09	2.68283e-09	2.13921e-09	2.13231e-09	4.55266	4.81514	
	0.000152114	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.94961e-09	1	38	46	229	229	197	197	1362	4317	224	672	35.01	128.06	9.0111e-10	1.24706e-09	1.33555e-09	1.44723e-09	2.19423	2.69429	
	0.000139211	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.20777e-08	1	38	40	64	64	39	39	1494	4900	377	1131	26.08	166	1.53694e-09	3.52377e-09	5.17288e-09	3.80962e-09	6.70982	7.33339	
	0.000154425	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	8.85096e-09	1	48	54	38	38	3	3	1878	5637	0	0	40.21	569.87	2.42165e-09	3.84922e-09	2.49555e-09	2.48175e-09	4.9172	6.33097	
	0.000182043	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	8.33641e-09	1	44	52	41	41	35	35	1750	5285	0	0	60.92	322.36	2.82777e-09	3.99006e-09	1.80357e-09	2.14611e-09	4.63134	6.13617	
	0.000166985	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.07215e-08	1	32	34	52	52	122	122	1046	3650	385	1155	21.92	163.24	1.46857e-09	1.81452e-09	4.4878e-09	5.52232e-09	5.95637	7.33684	
	0.00010939	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.72357e-09	1	38	40	14	14	8	8	1522	4574	0	0	27.06	170.41	1.80222e-09	2.68693e-09	2.48865e-09	2.82429e-09	4.29087	5.51122	
	0.000151877	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	8.19479e-09	1	48	52	9	9	19	19	1262	3805	0	0	26.31	126.81	2.41345e-09	2.96861e-09	2.13921e-09	2.49555e-09	4.55266	5.46416	
	0.000122514	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.94866e-09	1	40	50	14	14	14	14	1397	4205	0	0	34.76	139.03	2.27671e-09	2.62676e-09	2.13921e-09	2.49555e-09	4.41592	5.12231	
	0.00013719	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	8.19479e-09	1	48	60	8	8	63	63	1064	3255	0	0	25.64	156.75	2.41345e-09	2.83597e-09	2.13921e-09	2.84499e-09	4.55266	5.68096	
	0.000107714	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '16746', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
