<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethercat Slave: project/rzt2m_rsk+rzt2m/ecat_IO/e2studio/CPU0/rzt_gen/bsp_clock_cfg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethercat Slave<span id="projectnumber">&#160;v1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_167790342fb55959539d550b874be046.html">project</a></li><li class="navelem"><a class="el" href="dir_c789265d78f9c658be582d685f0afd05.html">rzt2m_rsk+rzt2m</a></li><li class="navelem"><a class="el" href="dir_8e36b3267af140f0e5ba5d5688712ba6.html">ecat_IO</a></li><li class="navelem"><a class="el" href="dir_f101f0f466eba63dc9ecf5f778f21958.html">e2studio</a></li><li class="navelem"><a class="el" href="dir_e1520421cde7e51fa6aef19ddc4c9ac4.html">CPU0</a></li><li class="navelem"><a class="el" href="dir_707ec5c9baccbf88fb16b290c5094533.html">rzt_gen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">bsp_clock_cfg.h</div></div>
</div><!--header-->
<div class="contents">
<a href="bsp__clock__cfg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* generated configuration header file - do not edit */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#ifndef BSP_CLOCK_CFG_H_</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#define BSP_CLOCK_CFG_H_</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a74d83973b3a525cf7ea0699bd6804232">    4</a></span><span class="preprocessor">#define BSP_CFG_CLOCKS_SECURE (0)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a7ac5fb4ae723219b80a0a8719c2a078c">    5</a></span><span class="preprocessor">#define BSP_CFG_CLOCKS_OVERRIDE (0)</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a195e77c716d74fb9ecae2b365b5884dc">    6</a></span><span class="preprocessor">#define BSP_CFG_MAIN_CLOCK_HZ (25000000) </span><span class="comment">/* Main Clock: 25MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a6002452ebdbf1e1a9d21d41943709870">    7</a></span><span class="preprocessor">#define BSP_CFG_LOCO_ENABLE (BSP_CLOCKS_LOCO_ENABLE) </span><span class="comment">/* LOCO Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a15b61aa32b6cdd23ec1fab6e52c39712">    8</a></span><span class="preprocessor">#define BSP_CFG_PLL1 (BSP_CLOCKS_PLL1_INITIAL) </span><span class="comment">/* PLL1 is initial state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#aa80a8a26b4e632221a2ad388968c879a">    9</a></span><span class="preprocessor">#define BSP_CFG_PHYSEL (BSP_CLOCKS_PHYSEL_PLL1_DIV) </span><span class="comment">/* Ethernet Clock src: PLL1 divider clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a679bd80b40cec6710ac1daf77a31aead">   10</a></span><span class="preprocessor">#define BSP_CFG_CLMA0_ENABLE (BSP_CLOCKS_CLMA0_ENABLE) </span><span class="comment">/* CLMA0 Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a7c0e4abeffda7d1eea8eec2773066af6">   11</a></span><span class="preprocessor">#define BSP_CFG_CLMA0MASK (BSP_CLOCKS_CLMA0_ERROR_NOT_MASK) </span><span class="comment">/* CLMA0 error not mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a121ad9163dba4e5df0a4e456645a5b41">   12</a></span><span class="preprocessor">#define BSP_CFG_CLMA3MASK (BSP_CLOCKS_CLMA3_ERROR_NOT_MASK) </span><span class="comment">/* CLMA3 error not mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a8ffac9d9a5f84173ec9cb41e37f251f2">   13</a></span><span class="preprocessor">#define BSP_CFG_CLMA1MASK (BSP_CLOCKS_CLMA1_ERROR_MASK) </span><span class="comment">/* CLMA1 error mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#ae693c3d8d5f98b3c0178595f1a5656d7">   14</a></span><span class="preprocessor">#define BSP_CFG_CLMA3_ENABLE (BSP_CLOCKS_CLMA3_ENABLE) </span><span class="comment">/* CLMA3 Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a1452981c7ed68fa7c64dae0122864468">   15</a></span><span class="preprocessor">#define BSP_CFG_CLMA1_ENABLE (BSP_CLOCKS_CLMA1_ENABLE) </span><span class="comment">/* CLMA1 Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a97335dd4cf16e0cc639139c413e43705">   16</a></span><span class="preprocessor">#define BSP_CFG_CLMA2_ENABLE (BSP_CLOCKS_CLMA2_ENABLE) </span><span class="comment">/* CLMA2 Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a4cce58c1290ed4234dcaa26ce159f2be">   17</a></span><span class="preprocessor">#define BSP_CFG_CLMA0_CMPL (1) </span><span class="comment">/* CLMA0 CMPL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a1a11da96aacb74c3df488c843689a6f4">   18</a></span><span class="preprocessor">#define BSP_CFG_CLMA1_CMPL (1) </span><span class="comment">/* CLMA1 CMPL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a5cafb26bf43ffa590d96d56709e7d55d">   19</a></span><span class="preprocessor">#define BSP_CFG_CLMA2_CMPL (1) </span><span class="comment">/* CLMA2 CMPL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#add30fa0a09b0a92fb9db6296099217bd">   20</a></span><span class="preprocessor">#define BSP_CFG_CLMA3_CMPL (1) </span><span class="comment">/* CLMA3 CMPL 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#ad799782ab437c604d6c6e443f54876b0">   21</a></span><span class="preprocessor">#define BSP_CFG_CLMASEL (BSP_CLOCKS_CLMASEL_LOCO) </span><span class="comment">/* Alternative clock: LOCO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a4c3c1602cc9573e9708bf4ae3d4f819e">   22</a></span><span class="preprocessor">#define BSP_CFG_CLMA0_CMPH (1023) </span><span class="comment">/* CLMA0 CMPH 1023 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a45e5815f93bedf7bec38141afd225993">   23</a></span><span class="preprocessor">#define BSP_CFG_CLMA1_CMPH (1023) </span><span class="comment">/* CLMA1 CMPH 1023 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a76272d71de2314f598789421bd57b78b">   24</a></span><span class="preprocessor">#define BSP_CFG_CLMA2_CMPH (1023) </span><span class="comment">/* CLMA2 CMPH 1023 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a516a6bb8614a98b5b1634be3c79f3f3c">   25</a></span><span class="preprocessor">#define BSP_CFG_CLMA3_CMPH (1023) </span><span class="comment">/* CLMA3 CMPH 1023 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#afd1ed1ec2cdad6a528f4876ebde946ea">   26</a></span><span class="preprocessor">#define BSP_CFG_DIVSELSUB (BSP_CLOCKS_DIVSELSUB_0) </span><span class="comment">/* ICLK 200MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a75e427aac6db6b60768a44c4f4039a0a">   27</a></span><span class="preprocessor">#define BSP_CFG_SCI0ASYNCCLK (BSP_CLOCKS_SCI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI0ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a288334c6dcda56d8e2d0cb9b256969bc">   28</a></span><span class="preprocessor">#define BSP_CFG_SCI1ASYNCCLK (BSP_CLOCKS_SCI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI1ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#ad4cdc118f5306644571177a115ad15c6">   29</a></span><span class="preprocessor">#define BSP_CFG_SCI2ASYNCCLK (BSP_CLOCKS_SCI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI2ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a9c9225de1b3eda0a6821c63df671aa37">   30</a></span><span class="preprocessor">#define BSP_CFG_SCI3ASYNCCLK (BSP_CLOCKS_SCI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI3ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#ab1ab5ea928a75205983ae961555cfbdf">   31</a></span><span class="preprocessor">#define BSP_CFG_SCI4ASYNCCLK (BSP_CLOCKS_SCI4_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI4ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#af78ed142011016b3a05d880552819420">   32</a></span><span class="preprocessor">#define BSP_CFG_SCI5ASYNCCLK (BSP_CLOCKS_SCI5_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SCI5ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a06a80d819ccdb38436246181b96422dd">   33</a></span><span class="preprocessor">#define BSP_CFG_SPI0ASYNCCLK (BSP_CLOCKS_SPI0_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SPI0ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#abf184351cf42ad7452f7cf5bc4d413db">   34</a></span><span class="preprocessor">#define BSP_CFG_SPI1ASYNCCLK (BSP_CLOCKS_SPI1_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SPI1ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a27cc50f345b629019b827c293e8c3330">   35</a></span><span class="preprocessor">#define BSP_CFG_SPI2ASYNCCLK (BSP_CLOCKS_SPI2_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SPI2ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a107eb79d6776b0054b3b2a980b8e6cd2">   36</a></span><span class="preprocessor">#define BSP_CFG_SPI3ASYNCCLK (BSP_CLOCKS_SPI3_ASYNCHRONOUS_SERIAL_CLOK_96_MHZ) </span><span class="comment">/* SPI3ASYNCCLK: 96MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#ab47241b7215c150e7c83d4964247c00e">   37</a></span><span class="preprocessor">#define BSP_CFG_FSELCPU0 (BSP_CLOCKS_FSELCPU0_ICLK_MUL4) </span><span class="comment">/* CPU0CLK Mul: ICLKx4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#afd0414d0a89d0584ac4a852592d50e82">   38</a></span><span class="preprocessor">#define BSP_CFG_FSELCPU1 (BSP_CLOCKS_FSELCPU1_ICLK_MUL1) </span><span class="comment">/* CPU1CLK Mul: ICLKx1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#afb4d96dfb85c4890e2f015942cc27d3f">   39</a></span><span class="preprocessor">#define BSP_CFG_CKIO (BSP_CLOCKS_CKIO_ICLK_DIV4) </span><span class="comment">/* CKIO Div: ICLK/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a108b3de4020806b3dea67e1ca7b4ba6f">   40</a></span><span class="preprocessor">#define BSP_CFG_FSELCANFD (BSP_CLOCKS_CANFD_CLOCK_40_MHZ) </span><span class="comment">/* PCLKCAN 40MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#adffe9ec5fe0a6b8fe478de160254bf3b">   41</a></span><span class="preprocessor">#define BSP_CFG_FSELXSPI0_DIVSELXSPI0 (BSP_CLOCKS_XSPI0_CLOCK_DIV0_12_5_MHZ) </span><span class="comment">/* XSPI_CLK0 12.5MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="bsp__clock__cfg_8h.html#a884c8fd40d94249eb08c8798072e72bc">   42</a></span><span class="preprocessor">#define BSP_CFG_FSELXSPI1_DIVSELXSPI1 (BSP_CLOCKS_XSPI1_CLOCK_DIV0_12_5_MHZ) </span><span class="comment">/* XSPI_CLK1 12.5MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#endif </span><span class="comment">/* BSP_CLOCK_CFG_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
