library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity automat is
    Port (  clk : in std_logic;
            Rst : in STD_LOGIC;
            Frame : in Std_LOGIC;
            Hit: in Std_logic;
            OE : out STD_LOGIC;
           GO : out STD_LOGIC;
           ACT : out STD_LOGIC);
end automat;

architecture Behavioral of automat is

type TIP_STARE is (idle,decode,busy,xfer1,xfer2);
signal StarePrez,StareUrm : TIP_STARE;

begin
    proc1: process(clk)
    begin
    if(RISING_EDGE(CLK) )then
        if(Rst='1') then
            StarePrez<=idle;
        else    
    case StarePrez is 
        when idle=>
            if (Frame='1') then
                StareUrm<=decode;
            else
                StareUrm <=idle;
            end if;
        when decode=>
            if (Hit='1') then
                StareUrm<=xfer1;
            else
                StareUrm<=busy;
            end if;
        when busy=>
            if (Frame='1') then
                StareUrm<=idle;
            else
                StareUrm<=busy;
            end if;
        when xfer1=>
            if (Frame='1') then
                StareUrm<=xfer2;
            else
                StareUrm<=xfer1;
            end if;
        when xfer2=>
           StareUrm<=idle;                           
     end case;      
    end if;
   end if;   
end process proc1;
end Behavioral;
