C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  Z:\senior_design\0v7670_Verilog\full_vga\impl_1  -sap  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.sap  -otap  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.tap  -omap  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.map   -part iCE40UP5K  -package SG48I  -grade -6    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synlog\report\full_vga_impl_1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl_1  -flow mapping  -multisrs  -ovm  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.vm   -freq 200.000   -tcl  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_prem.srd  -devicelib  C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v  -ologparam  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\syntmp\full_vga_impl_1.plg  -osyn  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.srm  -prjdir  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\  -prjname  proj_1  -log  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synlog\full_vga_impl_1_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1 -sap ..\full_vga_impl_1.sap -otap ..\full_vga_impl_1.tap -omap ..\full_vga_impl_1.map -part iCE40UP5K -package SG48I -grade -6 -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\full_vga_impl_1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation impl_1 -flow mapping -multisrs -ovm ..\full_vga_impl_1.vm -freq 200.000 -tcl ..\full_vga_impl_1_cpe.ldc ..\synwork\full_vga_impl_1_prem.srd -devicelib C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v -ologparam full_vga_impl_1.plg -osyn ..\full_vga_impl_1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\full_vga_impl_1_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\full_vga_impl_1.sap|io:o|time:1744861691|size:1251|exec:0|csum:
file:..\full_vga_impl_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\full_vga_impl_1.map|io:o|time:1744861696|size:28|exec:0|csum:
file:..\full_vga_impl_1.vm|io:o|time:1744861694|size:87839|exec:0|csum:
file:..\full_vga_impl_1_cpe.ldc|io:i|time:1744861682|size:78|exec:0|csum:BDC62205760FB84EDE30E3486D5C83D8
file:..\synwork\full_vga_impl_1_prem.srd|io:i|time:1744861690|size:26477|exec:0|csum:B2BC2F3AEAD2C5BF8500B6978A43A96E
file:c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v|io:i|time:1685564443|size:26462|exec:0|csum:72B2E46EE2EB03A1019CFFB44E4E2628
file:full_vga_impl_1.plg|io:o|time:1744861696|size:1131|exec:0|csum:
file:..\full_vga_impl_1.srm|io:o|time:1744861694|size:25738|exec:0|csum:
file:..\synlog\full_vga_impl_1_fpga_mapper.srr|io:o|time:1744861696|size:79875|exec:0|csum:
file:c:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe|io:i|time:1685564425|size:51322880|exec:1|csum:3332426F3458A7B038F8CE29C0540DB5
