{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499237078752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499237078760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 14:44:38 2017 " "Processing started: Wed Jul 05 14:44:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499237078760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237078760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237078760 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1499237079295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx7to7 " "Found entity 1: my_uart_rx7to7" {  } { { "uart_rx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top7to7 " "Found entity 1: uart_top7to7" {  } { { "uart_top7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx7to7.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx7to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx7to7 " "Found entity 1: my_uart_tx7to7" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/data_deal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088796 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499237088799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "check_pin.v(34) " "Verilog HDL warning at check_pin.v(34): extended using \"x\" or \"z\"" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499237088802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "check_pin.v(112) " "Verilog HDL warning at check_pin.v(112): extended using \"x\" or \"z\"" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1499237088802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file check_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_pin " "Found entity 1: check_pin" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499237088803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(160) " "Verilog HDL Implicit Net warning at top.v(160): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499237088850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(107) " "Verilog HDL or VHDL warning at top.v(107): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499237088852 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_uart7bit top.v(119) " "Verilog HDL or VHDL warning at top.v(119): object \"enable_uart7bit\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499237088852 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(221) " "Verilog HDL Case Statement information at top.v(221): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1499237088852 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(268) " "Verilog HDL assignment warning at top.v(268): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088852 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088854 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237088855 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088858 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499237088859 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_instance " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_instance\"" {  } { { "top.v" "spi_ctrl_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance " "Elaborating entity \"spi_master\" for hierarchy \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\"" {  } { { "spi_ctrl.v" "spi_master_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top7to7 uart_top7to7:uart_top7to7 " "Elaborating entity \"uart_top7to7\" for hierarchy \"uart_top7to7:uart_top7to7\"" {  } { { "top.v" "uart_top7to7" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx7to7 uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst " "Elaborating entity \"my_uart_tx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_tx7to7:tx_inst\"" {  } { { "uart_top7to7.v" "tx_inst" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(68) " "Verilog HDL assignment warning at uart_tx7to7.v(68): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088869 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(69) " "Verilog HDL assignment warning at uart_tx7to7.v(69): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088869 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(70) " "Verilog HDL assignment warning at uart_tx7to7.v(70): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088869 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(71) " "Verilog HDL assignment warning at uart_tx7to7.v(71): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088870 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(72) " "Verilog HDL assignment warning at uart_tx7to7.v(72): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088870 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(73) " "Verilog HDL assignment warning at uart_tx7to7.v(73): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088870 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx7to7.v(74) " "Verilog HDL assignment warning at uart_tx7to7.v(74): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088870 "|top|uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst " "Elaborating entity \"my_uart_rx7to7\" for hierarchy \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\"" {  } { { "uart_top7to7.v" "rx_inst" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal uart_top7to7:uart_top7to7\|data_deal:data_deal " "Elaborating entity \"data_deal\" for hierarchy \"uart_top7to7:uart_top7to7\|data_deal:data_deal\"" {  } { { "uart_top7to7.v" "data_deal" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_top7to7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pin check_pin:check_pin_instance " "Elaborating entity \"check_pin\" for hierarchy \"check_pin:check_pin_instance\"" {  } { { "top.v" "check_pin_instance" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499237088875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 check_pin.v(34) " "Verilog HDL assignment warning at check_pin.v(34): truncated value with size 32 to match size of target (8)" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088876 "|top|check_pin:check_pin_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 check_pin.v(112) " "Verilog HDL assignment warning at check_pin.v(112): truncated value with size 32 to match size of target (8)" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499237088877 "|top|check_pin:check_pin_instance"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[0\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[0\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[1\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[1\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[2\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[2\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[3\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[3\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[4\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[4\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[5\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[5\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[6\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[6\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "check_pin:check_pin_instance\|tx_data\[7\] " "Converted tri-state buffer \"check_pin:check_pin_instance\|tx_data\[7\]\" feeding internal logic into a wire" {  } { { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[0\]~0\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[1\]~1\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[2\]~2\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[3\]~3\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[4\]~4\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[5\]~5\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[6\]~6\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7 " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|tx_data_reg\[7\]~7\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1499237088982 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1499237088982 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[54\] " "bidirectional pin \"BusB\[54\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[61\] " "bidirectional pin \"BusB\[61\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[85\] " "bidirectional pin \"BusC\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[8\] " "bidirectional pin \"BusA\[8\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "bidirectional pin \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "bidirectional pin \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "bidirectional pin \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "bidirectional pin \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "bidirectional pin \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[14\] " "bidirectional pin \"BusA\[14\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[15\] " "bidirectional pin \"BusA\[15\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "bidirectional pin \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[55\] " "bidirectional pin \"BusB\[55\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[56\] " "bidirectional pin \"BusB\[56\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[58\] " "bidirectional pin \"BusB\[58\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[59\] " "bidirectional pin \"BusB\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[60\] " "bidirectional pin \"BusB\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[84\] " "bidirectional pin \"BusC\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[86\] " "bidirectional pin \"BusC\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[88\] " "bidirectional pin \"BusC\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[89\] " "bidirectional pin \"BusC\[89\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[90\] " "bidirectional pin \"BusC\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1499237089314 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1499237089314 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sm_miso spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\|spi_rx_dbr\[0\] " "Converted the fan-out from the tri-state buffer \"sm_miso\" to the node \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\|spi_rx_dbr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 86 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1499237089317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs232_rx7to7 uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state " "Converted the fan-out from the tri-state buffer \"rs232_rx7to7\" to the node \"uart_top7to7:uart_top7to7\|my_uart_rx7to7:rx_inst\|state\" into an OR gate" {  } { { "top.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.v" 93 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1499237089317 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1499237089317 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 41 -1 0 } } { "spi_ctrl.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_ctrl.v" 8 -1 0 } } { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 47 -1 0 } } { "uart_tx7to7.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx7to7.v" 99 -1 0 } } { "spi_master.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/spi_master.v" 190 -1 0 } } { "uart_rx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_rx.v" 42 -1 0 } } { "check_pin.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/check_pin.v" 19 -1 0 } } { "uart_tx.v" "" { Text "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/uart_tx.v" 41 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1499237089455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499237089595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "494 " "Implemented 494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499237089611 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499237089611 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1499237089611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499237089611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499237089611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.map.smsg " "Generated suppressed messages file C:/CPLD_NEW/mcu_cpld_prd/Auto_Generator/pycpld/output/top/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237089668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499237089696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 14:44:49 2017 " "Processing ended: Wed Jul 05 14:44:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499237089696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499237089696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499237089696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499237089696 ""}
