`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_27(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000000001101110000000010110000000000001101111101000000010001100001111111100110111100000001011010010000000011110100011111110101000101011111100100101111;
		2'd1: data <= 153'b111111101100010101111111100011011100000010110110010111111111001011001111110111000101000000010001011000111111100010111001111111010110011100000010111001110;
		2'd2: data <= 153'b111111110111100110000000000000010111111101111111000000000010110001100000001010011011011111101101101101000000100001010010000000010010100111111110001100110;
		2'd3: data <= 153'b111111110101010110000001000001100011111110110100000000000001011011111111111100001011011111100010100010111111110101101110000001011110101000000001011010000;
		endcase
		end
	end
	assign dout = data;
endmodule
