// Seed: 4204917162
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  initial $unsigned(28);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic [1 'b0 <  -1 'b0 : 1] id_4;
endmodule
module module_0 (
    output tri1 id_0,
    input supply0 module_2
);
  assign id_0 = -1;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    output tri0 id_4
);
  module_2 modCall_1 (
      id_4,
      id_3
  );
  assign id_2 = id_0;
  wire id_6;
  wire id_7;
  assign id_7 = id_0;
  wire id_8;
endmodule
