#ifndef _TL1D_CUSTOM_RF_H_
#define _TL1D_CUSTOM_RF_H_



typedef  struct {
kal_uint16 uwAction1;
kal_int16  swAction1TimingAdv;
kal_uint16 uwAction2;
kal_int16  swAction2TimingAdv;
kal_uint16 uwAction3;
kal_int16  swAction3TimingAdv;
kal_uint16 uwAction4;
kal_int16  swAction4TimingAdv;
kal_uint16 uwAction5;
kal_int16  swAction5TimingAdv;
kal_uint16 uwAction6;
kal_int16  swAction6TimingAdv;
kal_uint16 uwAction7;
kal_int16  swAction7TimingAdv;
kal_uint16 uwAction8;
kal_int16  swAction8TimingAdv;
kal_uint16 uwAction9;
kal_int16  swAction9TimingAdv;
kal_uint16 uwAction10;
kal_int16  swAction10TimingAdv;
kal_uint16 uwAction11;
kal_int16  swAction11TimingAdv;
kal_uint16 uwAction12;
kal_int16  swAction12TimingAdv;
kal_uint16 uwAction13;
kal_int16  swAction13TimingAdv;
kal_uint16 uwAction14;
kal_int16  swAction14TimingAdv;
kal_uint16 uwAction15;
kal_int16  swAction15TimingAdv;
kal_uint16 uwAction16;
kal_int16  swAction16TimingAdv;
kal_uint16 uwAction17;
kal_int16  swAction17TimingAdv;
kal_uint16 uwAction18;
kal_int16  swAction18TimingAdv;
kal_uint16 uwAction19;
kal_int16  swAction19TimingAdv;
kal_uint16 uwAction20;
kal_int16  swAction20TimingAdv;
} T_ACTION_TIMING_STRUCT;

typedef  struct {	
T_ACTION_TIMING_STRUCT tEnableDownlink;
T_ACTION_TIMING_STRUCT tDisableDownlink;
T_ACTION_TIMING_STRUCT tEnableUplink;
T_ACTION_TIMING_STRUCT tDisableUplink;
T_ACTION_TIMING_STRUCT tDlsGapCtrl;
T_ACTION_TIMING_STRUCT tUlsGapCtrl;
T_ACTION_TIMING_STRUCT tUlDlGapCtrl;
T_ACTION_TIMING_STRUCT tEnableUplinkF;
T_ACTION_TIMING_STRUCT tDisableUplinkF;
T_ACTION_TIMING_STRUCT tEnableUplinkE;
T_ACTION_TIMING_STRUCT tDisableUplinkE;
} T_RF_PROG_SEQ_STRUCT;



typedef  struct {
kal_uint32 uwTxCtrlUseBitsSet;
kal_uint32 uwTx2G34PaHModeSet;
kal_uint32 uwTx2G34PaMModeSet;
kal_uint32 uwTx2G34PaLModeSet;
kal_uint32 uwTx2G01PaHModeSet;
kal_uint32 uwTx2G01PaMModeSet;
kal_uint32 uwTx2G01PaLModeSet;
kal_uint32 uwTx1G90PaHModeSet;
kal_uint32 uwTx1G90PaMModeSet;
kal_uint32 uwTx1G90PaLModeSet;
kal_uint32 uwTxCtrlDisable;
} BPI_AREA1_STRUCT;


typedef  struct {
kal_uint32 uwRxCtrlUseBitsSet;
kal_uint32 uwRxBand2G34Set;
kal_uint32 uwRxBand2G01Set;
kal_uint32 uwRxBand1G90Set;
kal_uint32 uwRxCtrlDisable;
} BPI_AREA2_STRUCT;


typedef  struct {
kal_uint32 uwPaEnableUseBitsSet;
kal_uint32 uwPaEnable2G34Set;
kal_uint32 uwPaEnable2G01Set;
kal_uint32 uwPaEnable1G90Set;
kal_uint32 uwPaDisable;
} BPI_AREA3_STRUCT;

typedef  struct {
kal_uint32 uwAreaUseBitsSet;
kal_uint32 uwAreaEnable;
kal_uint32 uwAreaDisable;
} BPI_AREANORMAL_STRUCT;

typedef  struct {
kal_uint32 uwPaStage;
BPI_AREA1_STRUCT tBpiArea1PaModeSet;
BPI_AREA2_STRUCT tBpiArea2BandModeSel;
#ifdef __TAS_SUPPORT__
BPI_AREA1_STRUCT tBpiArea1PaModeSetAnt1;
BPI_AREA2_STRUCT tBpiArea2BandModeSelAnt1;
#endif
BPI_AREA3_STRUCT tBpiArea3PaCtrlSet;
BPI_AREANORMAL_STRUCT  tBpiArea4Set;
BPI_AREANORMAL_STRUCT  tBpiArea5Set;
} T_BPI_SETTING_STRUCT;


typedef  struct {
kal_uint16 uwApcHighGainV;
kal_uint16 uwApcMidGainV;
kal_uint16 uwApcLowGainV;
kal_uint16 uwPadding;
} T_ABB_APC_VOLT_STRUCT;

typedef  struct {
kal_uint16 uwPAB34VPAHighGainV;
kal_uint16 uwPAB34VPAMidGainV;
kal_uint16 uwPAB34VPALowGainV;
kal_uint16 uwPAB39VPAHighGainV;
kal_uint16 uwPAB39VPAMidGainV;
kal_uint16 uwPAB39VPALowGainV;
} T_PA_VPA_VOLT_CONFIG;

typedef  struct {
kal_uint16 uwTx2G01SelRFport;  /*TX BAND34*/
kal_uint16 uwTx1G90SelRFport;  /*TX BAND39*/
kal_uint16 uwTx2G34SelRFport;  /*TX BAND40*/
kal_uint16 uwRx2G01SelRFport;  /*RX BAND34*/
kal_uint16 uwRx1G90SelRFport;  /*RX BAND39*/
kal_uint16 uwRx2G34SelRFport;  /*RX BAND40*/
} T_RF_PORT_SEL_STRUCT;


typedef  struct {
kal_uint16 uwRXIQSwap;  /*RX  0:  NO IQ SWAP     1: IQ SWAP */
kal_uint16 uwTXIQSwap;  /*TX  0:  NO IQ SWAP     1: IQ SWAP */
} T_IQ_SWAP_CFG_STRUCT;

#ifdef __TAS_SUPPORT__
typedef struct{
kal_uint16 uwTasEnable;
kal_uint16 uwTasDefaultMainAntenna;
kal_uint16 uwTasDefaultType;
kal_uint16 uwTasTypebyBand;
kal_uint16 uwTasForceTxAntEnable;
kal_uint16 uwTasForceTxAntIdx;
kal_uint16 uwTasWithTestSimEnable;
}T_TAS_SETTING_STRUCT;
#endif
typedef  struct {
T_BPI_SETTING_STRUCT   tBpiSetting;
T_ABB_APC_VOLT_STRUCT  tAbbApcVoltCfg;
T_PA_VPA_VOLT_CONFIG  tPaVpaVoltCfg;
T_RF_PORT_SEL_STRUCT  tOtPortSelCfg;
T_IQ_SWAP_CFG_STRUCT   tTrxIQswapCfg;
#ifdef __TAS_SUPPORT__
T_TAS_SETTING_STRUCT   tTasSetting;
#endif
} T_TD_CUSTOMIZATION_STRUCT;


#define MIPI_SUPPORT_ENABLE    //enable or disable MIPI control function Customer Decide

#define TD_TXCLPC_SUPPORT    //enable or disable TXCLPC control function Customer Decide
#if defined(__AST3001__) && defined(MT6752)
#define __AST_TL1_TDD_RF_PARAMETER_SUPPORT__
#endif



#if defined(_T12193_C_) || defined(__AST_TL1_TDD_RF_PARAMETER_DEFINE__)

#ifdef __UMTS_TDD128_BAND_E__
#define E_EN  1    //0   BAND_E  disable     1:    BAND_E    enable
#else
#define E_EN  0    //0   BAND_E  disable     1:    BAND_E    enable     
#endif

#ifdef MIPI_SUPPORT_ENABLE
#define TD_MIPI_EN    1   //0:  MIPI_EN  disable     1:    MIPI_EN    enable  Do not change
#else
#define TD_MIPI_EN    0   //0:   MIPI_EN  disable     1:    MIPI_EN    enable  Do not change 
#endif  
// The default value are the same
#ifdef __TAS_SUPPORT__
#define ANT0_BPI_NUM   11  // TAS Antenna 0 BPI Number
#define ANT1_BPI_NUM   11  // TAS Antenna 1 BPI Number

#define TDS_TAS_ENA    1  // TAS Enable Flag, [0 - TAS Disable, 1 - TAS Enable]
#else
#define TDS_TAS_ENA    0  // TAS Enable Flag, [0 - TAS Disable, 1 - TAS Enable]
#endif

#ifdef __TAS_SUPPORT__
#define TAS_TEST_SIM_ENABLE         0 // TDS TAS Test Sim Enable Flag, [0 - Disable	1 - Enable]

#define TDS_BAND34_SUPPORT_TAS		1 // Band34 Support TAS Flag, [0 - Not Support, 1 - Support]
#define TDS_BAND39_SUPPORT_TAS		1 // Band39 Support TAS Flag, [0 - Not Support, 1 - Support]
#define TDS_BAND40_SUPPORT_TAS		1 // Band40 Support TAS Flag, [0 - Not Support, 1 - Support]

#define TDS_FORCE_TX_ANT_SWITCH		0 // TAS Force Tx Antenna Select Enable, [0 - Disable	1 - Enable]

typedef enum
{
	ANTENNA_0		= 0,
	ANTENNA_1		= 1,
	ANTENNA_NUM		= 2
}ANTENNA_SEL;
#endif

#ifdef TD_TXCLPC_SUPPORT
#define TD_CLPC_EN    1   //0:   TXCLPC_EN  disable     1:    TXCLPC_EN enable  Do not change
#else
#define TD_CLPC_EN    0   //0:   TXCLPC_EN  disable     1:    TXCLPC_EN enable  Do not change 
#endif 
/*PlatForm : MT6572  + MT6166_RF*/
#if ( defined (MT6572) || defined (MT6582) || defined (MT6290) || defined(MT6595) || defined(MT6752)|| defined(MT6735)) && defined (MT6169_RF) 
#ifdef MIPI_SUPPORT_ENABLE
#define SKY77621
#else
#define SKY77590
#endif
//#define INTERNAL_SW  1   //0 internal sw disable     1: internal sw enable
// SKY77621 use PMIC 6328 as vpa supply.so on denali disable DFE VPA 
#define INTERNAL_SW  0   //0 internal sw disable     1: internal sw enable
#endif

/*don't modify the name and value*/
#if defined (MT6169_RF)
#define RF_TX_HB1      0x0  
#define RF_TX_HB2      0x1 
#define RF_TX_MB1      0x2 
#define RF_TX_MB2      0x3  
#define RF_TX_LB1      0x4 
#define RF_TX_LB2      0x5 
#define RF_TX_LB3      0x6 
#define RF_TX_LB4      0x7   
#define RF_RX_HB1      0x0
#define RF_RX_HB2      0x1
#define RF_RX_HB3      0x2
#define RF_RX_MB1      0x3
#define RF_RX_MB2      0x4
#define RF_RX_LB1      0x5
#define RF_RX_LB2      0x6
#define RF_RX_LB3      0x7
#elif defined (ORION_GT)
#define RF_TX_HB1       (4<<4)
#define RF_TX_HB2       (2<<4)
#define RF_TX_HB3       (1<<4)
#define RF_TX_LB3       (8<<4)
#define RF_RX_850       0
#define RF_RX_900       1
#define RF_RX_DCS       2
#define RF_RX_PCS       3
#define RF_RX_B39       5
#define RF_RX_B34       4
#define RF_RX_B40       6
#endif
/*don't modify the name and value*/

#if defined(_T12193_C_)
kal_int16 const TD_GSM_COCRYSTAL[]={
	0,
};
#endif
	
#if (defined(_T12193_C_) && !defined(__AST_TL1_TDD_RF_PARAMETER_SUPPORT__)) \
	|| (defined(__AST_TL1_TDD_RF_PARAMETER_DEFINE__) && defined(__AST_TL1_TDD_RF_PARAMETER_SUPPORT__))

#if ( defined (MT6572) || defined (MT6582)  || defined (MT6290) || defined(MT6595) || defined(MT6752)|| defined(MT6735)) && defined (MT6169_RF) 
#if defined (SKY77621)
 /*--------------------------------------------------------*/
 /*           bit   pin                                    */
 /*            0    GPCTRL0                                */                                     
 /*            1    GPCTRL1                                */                                     
 /*            2    GPCTRL2                                */                                     
 /*            3    TX_EN                                  */                                     
 /*            4    not used                               */                                     
 /*            5    not used                               */                                     
 /*            6    not used                               */                                     
 /*            7    not used                               */                                     
 /*            8    not used                               */                                     
 /*            9    not used                               */  
 /*            10   not used                               */ 
 /*            11   not used                               */ 
 /*            12   not used                               */       
 /*            13   not used                               */   
 /*            14   not used                               */                         
 /*--------------------------------------------------------*/ 
 T_TD_CUSTOMIZATION_STRUCT    AST_TL1_RF_PARAMETER_DEFAULT[] = {{ 
 //T_BPI_SETTING 
 {
  //TX_2G34   TX_2G01/TX_1G90 
 // [7:4]     [3:0] 	
 	 (1<<4)     +   2,                                 //PA_STAGE          data[0]
 	 																						       //3:PA_HGAIN PA_MGAIN PA_LGAIN
 	 																						       //2:PA_HGAIN PA_MGAIN
 	 																						       //1:PA_HGAIN
 

   {	
  /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
		// V1	       V2	        V3		        	 RFconflict 								
#ifdef __TAS_SUPPORT__
     (1<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	  
     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]      
     (0<<ANT0_BPI_NUM) + (0<<0) + (0<<28),          //TX_DISABLE	      data[11]    
#else									
     (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	
     (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	
     (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	
     (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	
     (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	
     (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	
     (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	
     (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	
     (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	
     (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10] 
     (0<<0) + (0<<28),          //TX_DISABLE	      data[11]
#endif     
	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
	  },
	  
		{
	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
		// V1	       V2	        V3		    		  RFconflict										
#ifdef __TAS_SUPPORT__
     (1<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]
     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),           //RX_2G34           data[13]	
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_2G01           data[14]	
     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_1G90           data[15]	
     (0<<ANT0_BPI_NUM) + (0<<0) + (0<<28),           //RX_DISABLE        data[16]
#else										
     (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
     (0<<0) + (1<<28),           //RX_2G34           data[13]	
     (1<<0) + (1<<28),           //RX_2G01           data[14]	
     (1<<0) + (1<<28),           //RX_1G90           data[15]	
     (0<<0) + (0<<28),           //RX_DISABLE        data[16]
#endif     
	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
    },
#ifdef __TAS_SUPPORT__
	// second antenna
   {	
  /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
		//MODE	  BS1	   BS2		  VC1		VC2 	 RFconflict 								
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	  
     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]   
     (0<<ANT1_BPI_NUM) + (0<<0) + (0<<28),          //TX_DISABLE	      data[11]
	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
	  },
	  
		{
	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
		//MODE	  BS1	   BS2		  VC1	  VC2		  RFconflict										
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),           //RX_2G34           data[13]	
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_2G01           data[14]	
     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_1G90           data[15]	
     (0<<ANT1_BPI_NUM) + (0<<0) + (0<<28),           //RX_DISABLE        data[16]
	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
    },
#endif

    {
  /////////////////////DBB_BPI_AREA3 begin/////////////////////////////////////////////////   
	  //TXEN	 VEN																		   
     (0<<0),                      //PA_BITMASK        data[17]  
     (0<<0),                      //PA_ENABLE_2G34    data[18]  
     (0<<0),                      //PA_ENABLE_2G01    data[19]  
     (0<<0),                      //PA_ENABLE_1G90    data[20]  
     (0<<0)	                      //PA_DISABLE        data[21]  
  /////////////////////DBB_BPI_AREA3 end///////////////////////////////////////////////////
    },

    {
  /////////////////////DBB_BPI_AREA4 begin/////////////////////////////////////////////////   
 //enable/disable Other fuction 
     (0<<0),                        //?_BITMASK         data[22]
     (TD_CLPC_EN<<0),               //?_ENABLE          data[23]    
     (TD_MIPI_EN<<0)                //?_DISABLE         data[24]   
  /////////////////////DBB_BPI_AREA4 end///////////////////////////////////////////////////                                                                                     
    },

    {
  /////////////////////DBB_BPI_AREA5 begin/////////////////////////////////////////////////   
  //enable/disable Other fuction 
     (0<<0),                              //?_BITMASK         data[25]
     (0<<0),                              //?_ENABLE          data[26]    
     (0<<0)                               //?_DISABLE         data[27]   
  /////////////////////DBB_BPI_AREA5 end///////////////////////////////////////////////////
    }
 },

//T_ABB_APC_VOLT 
 {
     0x33, //HGv = 1.6v
     0x11, //MGv = 0.5V
     0x11, //LGv = 0.5v
     0x33, //UPAV = 2.0v not use
 },
//T_PA_VPA_VOLT_CONFIG 
 {
     0x32, //B34 HGv = 3v
     0x32, //B34 MGv = 3V
     0x0,  //B34 LGv = 0v
     0x3A, //B39 HGv = 3.4V
     0x3A, //B39 HGv = 3.4V
     0x0,  //B39 HGv = 0v not use
 },
//T_RF_PORT_SEL
 {
     RF_TX_MB2,  //Tx2G01
     RF_TX_MB2,  //Tx1G90
     RF_TX_HB2,  //Tx2G34
     RF_RX_MB2,  //Rx2G01
     RF_RX_MB2,  //Rx1G90
     RF_RX_HB3   //Rx2G34
 },

//T_IQ_SWAP_CFG_STRUCT
 {
     0,//RX :0    IQswap diable     1:    IQswap enable
     0 //TX :0    IQswap diable     1:    IQswap enable
 },
 
 #ifdef __TAS_SUPPORT__
 {
	 TDS_TAS_ENA,			 // TDS TAS Enable
	 ANTENNA_0,			 	 // TAS Default Main Physical Antenna
	 2,// TAS Default Type: 0 - Disable   1 - With Rx Diversity   2 - Without Rx Diversity, Fixed
	 (TDS_BAND34_SUPPORT_TAS<<0) + (TDS_BAND39_SUPPORT_TAS<<1) + (TDS_BAND40_SUPPORT_TAS<<2),	// TAS Type by Band
	 TDS_FORCE_TX_ANT_SWITCH,// TAS Force Tx Antenna Enable
	 ANTENNA_0,			 	 // TAS Force Tx Antenna Index
	 TAS_TEST_SIM_ENABLE     // TDS TAS Test Sim Enable
 }
#endif
}};
 #endif
 #endif

#if ( defined (MT6572) || defined (MT6582)  || defined (MT6290) || defined(MT6595) || defined(MT6752)|| defined(MT6735)) && defined (MT6169_RF) 
#if defined (SKY77590)
 /*--------------------------------------------------------*/
 /*           bit   pin                                    */
 /*            0    GPCTRL0                                */                                     
 /*            1    GPCTRL1                                */                                     
 /*            2    GPCTRL2                                */                                     
 /*            3    TX_EN                                  */                                     
 /*            4    not used                               */                                     
 /*            5    not used                               */                                     
 /*            6    not used                               */                                     
 /*            7    not used                               */                                     
 /*            8    not used                               */                                     
 /*            9    not used                               */  
 /*            10   not used                               */ 
 /*            11   not used                               */ 
 /*            12   not used                               */       
 /*            13   not used                               */   
 /*            14   not used                               */                         
 /*--------------------------------------------------------*/ 
 T_TD_CUSTOMIZATION_STRUCT    AST_TL1_RF_PARAMETER_DEFAULT[] = {{ 
 //T_BPI_SETTING 
 {
  //TX_2G34   TX_2G01/TX_1G90 
 // [7:4]     [3:0] 	
 	 (1<<4)     +   2,                                 //PA_STAGE          data[0]
 	 																						       //3:PA_HGAIN PA_MGAIN PA_LGAIN
 	 																						       //2:PA_HGAIN PA_MGAIN
 	 																						       //1:PA_HGAIN
 

   {	
  /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
		//TXSEL	  CPL_VCTRL   PAEN		  V1	     V2	      V3	    	VM0     VM1  RFconflict 								
#ifdef __TAS_SUPPORT__
         (1<<ANT0_BPI_NUM) + (1<<6) + (1<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_CTRL_BITMASK   data[1]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_HGAIN  data[2]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_MGAIN  data[3]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_LGAIN  data[4]	    
		 (0<<ANT0_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G01 PA_HGAIN  data[5]	    
		 (0<<ANT0_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (0<<27) + (1<<28),     //TX_2G01 PA_MGAIN  data[6]	    
		 (0<<ANT0_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_2G01 PA_LGAIN  data[7]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_HGAIN  data[8]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_MGAIN  data[9]	    
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_1G90 PA_LGAIN  data[10]     
		 (0<<ANT0_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (0<<28),		   //TX_DISABLE	       data[11] 
#else										
		 (1<<6) + (1<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_CTRL_BITMASK   data[1]	
		 (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_HGAIN  data[2]	
		 (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_MGAIN  data[3]	
		 (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_LGAIN  data[4]	
		 (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G01 PA_HGAIN  data[5]	
		 (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (0<<27) + (1<<28),     //TX_2G01 PA_MGAIN  data[6]	
		 (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_2G01 PA_LGAIN  data[7]	
		 (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_HGAIN  data[8]	
		 (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_MGAIN  data[9]	
		 (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_1G90 PA_LGAIN  data[10] 
		 (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (0<<28),		   //TX_DISABLE	       data[11] 
#endif		 
	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
	  },
	  
		{
	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
#ifdef __TAS_SUPPORT__
         (1<<ANT0_BPI_NUM) + (1<<19) + (1<<20) + (1<<21) + (1<<28),	 //RX_CTRL_BITMASK	 data[12]	    
		 (0<<ANT0_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (0<<28),	 //RX_2G34			     data[13]	
		 (0<<ANT0_BPI_NUM) + (0<<19) + (1<<20) + (0<<21) + (1<<28),	 //RX_2G01			     data[14]	
		 (0<<ANT0_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (1<<28),	 //RX_1G90			     data[15]	
	     (0<<ANT0_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (0<<28),	   //RX_DISABLE		     data[16]	
#else								
		//V1	  V2	   V3		  RFconflict										
		(1<<19) + (1<<20) + (1<<21) + (1<<28),	 //RX_CTRL_BITMASK	 data[12]	
		(0<<19) + (0<<20) + (0<<21) + (0<<28),	 //RX_2G34			     data[13]	
		(0<<19) + (1<<20) + (0<<21) + (1<<28),	 //RX_2G01			     data[14]	
	  (0<<19) + (0<<20) + (0<<21) + (1<<28),	 //RX_1G90			     data[15]	
	  (0<<19) + (0<<20) + (0<<21) + (0<<28),	   //RX_DISABLE		     data[16]	
#endif		 
	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
    },
    
#ifdef __TAS_SUPPORT__
	// second antenna
   {	
  /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
		//MODE	  BS1	   BS2		  VC1		VC2 	 RFconflict 								
		 (1<<ANT1_BPI_NUM) + (1<<6) + (1<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_CTRL_BITMASK   data[1]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_HGAIN  data[2]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_MGAIN  data[3]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G34 PA_LGAIN  data[4]	    
		 (1<<ANT1_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_2G01 PA_HGAIN  data[5]	    
		 (1<<ANT1_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (0<<27) + (1<<28),     //TX_2G01 PA_MGAIN  data[6]	    
		 (1<<ANT1_BPI_NUM) + (1<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (0<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_2G01 PA_LGAIN  data[7]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (0<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_HGAIN  data[8]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (0<<27) + (1<<28),	   //TX_1G90 PA_MGAIN  data[9]	    
		 (1<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (1<<10) + (1<<19) + (1<<20)+ (1<<21)+ (1<<26)+ (1<<27) + (1<<28),	   //TX_1G90 PA_LGAIN  data[10]     
		 (0<<ANT1_BPI_NUM) + (0<<6) + (0<<9) + (0<<10) + (0<<19) + (0<<20)+ (0<<21)+ (0<<26)+ (0<<27) + (0<<28),		   //TX_DISABLE	       data[11] 
	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
	  },
	  
		{
	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
		//MODE	  BS1	   BS2		  VC1	  VC2		  RFconflict										
		 (1<<ANT1_BPI_NUM) + (1<<19) + (1<<20) + (1<<21) + (1<<28),	 //RX_CTRL_BITMASK	 data[12]	    
		 (1<<ANT1_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (0<<28),	 //RX_2G34			     data[13]	
		 (1<<ANT1_BPI_NUM) + (0<<19) + (1<<20) + (0<<21) + (1<<28),	 //RX_2G01			     data[14]	
		 (1<<ANT1_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (1<<28),	 //RX_1G90			     data[15]	
	     (0<<ANT1_BPI_NUM) + (0<<19) + (0<<20) + (0<<21) + (0<<28),	   //RX_DISABLE		     data[16]	
	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
    },
#endif    

    {
  /////////////////////DBB_BPI_AREA3 begin/////////////////////////////////////////////////   
	  //TXEN	 VEN																		   
	  (0<<0),										  //PA_BITMASK		   data[17]  
	  (0<<0),										  //PA_ENABLE_2G34	 data[18]  
	  (0<<0),										  //PA_ENABLE_2G01	 data[19]  
	  (0<<0),										  //PA_ENABLE_1G90	 data[20]  
	  (0<<0)										  //PA_DISABLE		   data[21]  
  /////////////////////DBB_BPI_AREA3 end///////////////////////////////////////////////////
    },

    {
  /////////////////////DBB_BPI_AREA4 begin/////////////////////////////////////////////////   
  //enable/disable Other fuction 
    (0<<0),                                       //?_BITMASK        data[22]
    (TD_CLPC_EN<<0),                              //?_ENABLE         data[23]    
    (TD_MIPI_EN<<0)                               //?_DISABLE        data[24]   
  /////////////////////DBB_BPI_AREA4 end///////////////////////////////////////////////////                                                                                     
    },

    {
  /////////////////////DBB_BPI_AREA5 begin/////////////////////////////////////////////////   
  //enable/disable Other fuction 
    (0<<0),                                             //?_BITMASK        data[25]
    (0<<0),                                             //?_ENABLE         data[26]    
    (0<<0)                                             //?_DISABLE        data[27]   
  /////////////////////DBB_BPI_AREA5 end///////////////////////////////////////////////////
    }
 },

//T_ABB_APC_VOLT 
 {
     0x33, //0x25,//HGv = 1.6v
     0x11, //0x10,//MGv = 0.5V
     0x11,//0x10,//LGv = 0.5v
     0x33, //0x1e //UPAV = 2.0v not use
 },
//T_PA_VPA_VOLT_CONFIG 
 {
     0x32, //B34 HGv = 3v
     0x32, //B34 MGv = 3V
     0x0,  //B34 LGv = 0v
     0x3A, //B39 HGv = 3.4V
     0x3A, //B39 HGv = 3.4V
     0x0,  //B39 HGv = 0v not use
 },
//T_RF_PORT_SEL
 {
     RF_TX_HB1,  //Tx2G01
     RF_TX_HB1,  //Tx1G90
     RF_TX_HB2,  //Tx2G34
     RF_RX_MB2,  //Rx2G01
     RF_RX_MB2,  //Rx1G90
     RF_RX_HB2   //Rx2G34
 },

//T_IQ_SWAP_CFG_STRUCT
 {
     0,//RX :0    IQswap diable     1:    IQswap enable
     0 //TX :0    IQswap diable     1:    IQswap enable
 },
 
 #ifdef __TAS_SUPPORT__
 {
	 TDS_TAS_ENA,			 // TDS TAS Enable
	 ANTENNA_0,			 	 // TAS Default Main Physical Antenna
	 2,// TAS Default Type: 0 - Disable   1 - With Rx Diversity   2 - Without Rx Diversity, Fixed
	 (TDS_BAND34_SUPPORT_TAS<<0) + (TDS_BAND39_SUPPORT_TAS<<1) + (TDS_BAND40_SUPPORT_TAS<<2),	// TAS Type by Band
	 TDS_FORCE_TX_ANT_SWITCH,// TAS Force Tx Antenna Enable
	 ANTENNA_0,			 	 // TAS Force Tx Antenna Index
	 TAS_TEST_SIM_ENABLE     // TDS TAS Test Sim Enable
 }
#endif 
}};
 #endif
 #endif



#endif// __AST_TL1_TDD_RF_PARAMETER__

#else  //defined(_T12193_C_) || defined(__AST_TL1_TDD_RF_PARAMETER__)
extern const kal_uint16 NVRAM_EF_AST_TL1_AFC_DATA_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_PATHLOSS_33_35_37_39_DEFAULT[];

extern const kal_int16  NVRAM_EF_AST_TL1_PATHLOSS_34_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_PATHLOSS_40_DEFAULT[];

extern const kal_int16  NVRAM_EF_AST_TL1_TXDAC_33_35_37_39_DEFAULT[];

extern const kal_int16  NVRAM_EF_AST_TL1_TXDAC_34_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_TXDAC_40_DEFAULT[];

extern const kal_int16  NVRAM_EF_AST_TL1_ABB_CAL_DEFAULT[];
extern const kal_uint32  NVRAM_EF_AST_TL1_CAP_DATA_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_TXCLPC_33_35_37_39_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_TXCLPC_34_DEFAULT[];
extern const kal_int16  NVRAM_EF_AST_TL1_TXCLPC_40_DEFAULT[];
extern const T_TD_CUSTOMIZATION_STRUCT    AST_TL1_RF_PARAMETER_DEFAULT[];
extern const kal_int16 TD_GSM_COCRYSTAL[];
#endif //defined(_T12193_C_) || defined(__AST_TL1_TDD_RF_PARAMETER__)

#endif
