<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/ARMv7Assembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="ARM64Assembler.h.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="AbortReason.h.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/ARMv7Assembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  13  *
  14  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  15  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  16  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  18  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  21  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  22  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  23  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  24  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25  */
  26 
  27 #pragma once
  28 
  29 #if ENABLE(ASSEMBLER) &amp;&amp; CPU(ARM_THUMB2)
  30 
  31 #include &quot;AssemblerBuffer.h&quot;
  32 #include &quot;AssemblerCommon.h&quot;

  33 #include &lt;limits.h&gt;
  34 #include &lt;wtf/Assertions.h&gt;
  35 #include &lt;wtf/Vector.h&gt;
  36 #include &lt;stdint.h&gt;
  37 
  38 namespace JSC {
  39 
<span class="line-modified">  40 namespace ARMRegisters {</span>
  41 
  42     typedef enum : int8_t {
<span class="line-modified">  43         r0,</span>
<span class="line-modified">  44         r1,</span>
<span class="line-modified">  45         r2,</span>
<span class="line-modified">  46         r3,</span>
<span class="line-modified">  47         r4,</span>
<span class="line-modified">  48         r5,</span>
<span class="line-modified">  49         r6,</span>
<span class="line-removed">  50         r7,</span>
<span class="line-removed">  51         r8,</span>
<span class="line-removed">  52         r9,</span>
<span class="line-removed">  53         r10,</span>
<span class="line-removed">  54         r11,</span>
<span class="line-removed">  55         r12,</span>
<span class="line-removed">  56         r13,</span>
<span class="line-removed">  57         r14,</span>
<span class="line-removed">  58         r15,</span>
<span class="line-removed">  59 </span>
<span class="line-removed">  60         fp = r7,   // frame pointer</span>
<span class="line-removed">  61         sb = r9,   // static base</span>
<span class="line-removed">  62         sl = r10,  // stack limit</span>
<span class="line-removed">  63         ip = r12,</span>
<span class="line-removed">  64         sp = r13,</span>
<span class="line-removed">  65         lr = r14,</span>
<span class="line-removed">  66         pc = r15,</span>
  67         InvalidGPRReg = -1,
  68     } RegisterID;
  69 
  70     typedef enum : int8_t {
<span class="line-modified">  71         apsr,</span>
<span class="line-modified">  72         fpscr</span>

  73     } SPRegisterID;
  74 
  75     typedef enum : int8_t {
<span class="line-modified">  76         s0,</span>
<span class="line-modified">  77         s1,</span>
<span class="line-modified">  78         s2,</span>
<span class="line-removed">  79         s3,</span>
<span class="line-removed">  80         s4,</span>
<span class="line-removed">  81         s5,</span>
<span class="line-removed">  82         s6,</span>
<span class="line-removed">  83         s7,</span>
<span class="line-removed">  84         s8,</span>
<span class="line-removed">  85         s9,</span>
<span class="line-removed">  86         s10,</span>
<span class="line-removed">  87         s11,</span>
<span class="line-removed">  88         s12,</span>
<span class="line-removed">  89         s13,</span>
<span class="line-removed">  90         s14,</span>
<span class="line-removed">  91         s15,</span>
<span class="line-removed">  92         s16,</span>
<span class="line-removed">  93         s17,</span>
<span class="line-removed">  94         s18,</span>
<span class="line-removed">  95         s19,</span>
<span class="line-removed">  96         s20,</span>
<span class="line-removed">  97         s21,</span>
<span class="line-removed">  98         s22,</span>
<span class="line-removed">  99         s23,</span>
<span class="line-removed"> 100         s24,</span>
<span class="line-removed"> 101         s25,</span>
<span class="line-removed"> 102         s26,</span>
<span class="line-removed"> 103         s27,</span>
<span class="line-removed"> 104         s28,</span>
<span class="line-removed"> 105         s29,</span>
<span class="line-removed"> 106         s30,</span>
<span class="line-removed"> 107         s31,</span>
 108     } FPSingleRegisterID;
 109 
 110     typedef enum : int8_t {
<span class="line-modified"> 111         d0,</span>
<span class="line-modified"> 112         d1,</span>
<span class="line-modified"> 113         d2,</span>
<span class="line-removed"> 114         d3,</span>
<span class="line-removed"> 115         d4,</span>
<span class="line-removed"> 116         d5,</span>
<span class="line-removed"> 117         d6,</span>
<span class="line-removed"> 118         d7,</span>
<span class="line-removed"> 119         d8,</span>
<span class="line-removed"> 120         d9,</span>
<span class="line-removed"> 121         d10,</span>
<span class="line-removed"> 122         d11,</span>
<span class="line-removed"> 123         d12,</span>
<span class="line-removed"> 124         d13,</span>
<span class="line-removed"> 125         d14,</span>
<span class="line-removed"> 126         d15,</span>
<span class="line-removed"> 127 #if CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)</span>
<span class="line-removed"> 128         d16,</span>
<span class="line-removed"> 129         d17,</span>
<span class="line-removed"> 130         d18,</span>
<span class="line-removed"> 131         d19,</span>
<span class="line-removed"> 132         d20,</span>
<span class="line-removed"> 133         d21,</span>
<span class="line-removed"> 134         d22,</span>
<span class="line-removed"> 135         d23,</span>
<span class="line-removed"> 136         d24,</span>
<span class="line-removed"> 137         d25,</span>
<span class="line-removed"> 138         d26,</span>
<span class="line-removed"> 139         d27,</span>
<span class="line-removed"> 140         d28,</span>
<span class="line-removed"> 141         d29,</span>
<span class="line-removed"> 142         d30,</span>
<span class="line-removed"> 143         d31,</span>
<span class="line-removed"> 144 #endif // CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)</span>
 145         InvalidFPRReg = -1,
 146     } FPDoubleRegisterID;
 147 
 148 #if CPU(ARM_NEON)
 149     typedef enum : int8_t {
<span class="line-modified"> 150         q0,</span>
<span class="line-modified"> 151         q1,</span>
<span class="line-modified"> 152         q2,</span>
<span class="line-removed"> 153         q3,</span>
<span class="line-removed"> 154         q4,</span>
<span class="line-removed"> 155         q5,</span>
<span class="line-removed"> 156         q6,</span>
<span class="line-removed"> 157         q7,</span>
<span class="line-removed"> 158         q8,</span>
<span class="line-removed"> 159         q9,</span>
<span class="line-removed"> 160         q10,</span>
<span class="line-removed"> 161         q11,</span>
<span class="line-removed"> 162         q12,</span>
<span class="line-removed"> 163         q13,</span>
<span class="line-removed"> 164         q14,</span>
<span class="line-removed"> 165         q15,</span>
 166     } FPQuadRegisterID;
 167 #endif // CPU(ARM_NEON)
 168 
 169     inline FPSingleRegisterID asSingle(FPDoubleRegisterID reg)
 170     {
 171         ASSERT(reg &lt; d16);
 172         return (FPSingleRegisterID)(reg &lt;&lt; 1);
 173     }
 174 
 175     inline FPSingleRegisterID asSingleUpper(FPDoubleRegisterID reg)
 176     {
 177         ASSERT(reg &lt; d16);
 178         return (FPSingleRegisterID)((reg &lt;&lt; 1) + 1);
 179     }
 180 
 181     inline FPDoubleRegisterID asDouble(FPSingleRegisterID reg)
 182     {
 183         ASSERT(!(reg &amp; 1));
 184         return (FPDoubleRegisterID)(reg &gt;&gt; 1);
 185     }
</pre>
<hr />
<pre>
 438     static constexpr RegisterID firstRegister() { return ARMRegisters::r0; }
 439     static constexpr RegisterID lastRegister() { return ARMRegisters::r15; }
 440     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
 441 
 442     static constexpr SPRegisterID firstSPRegister() { return ARMRegisters::apsr; }
 443     static constexpr SPRegisterID lastSPRegister() { return ARMRegisters::fpscr; }
 444     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
 445 
 446     static constexpr FPRegisterID firstFPRegister() { return ARMRegisters::d0; }
 447 #if CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)
 448     static constexpr FPRegisterID lastFPRegister() { return ARMRegisters::d31; }
 449 #else
 450     static constexpr FPRegisterID lastFPRegister() { return ARMRegisters::d15; }
 451 #endif
 452     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
 453 
 454     static const char* gprName(RegisterID id)
 455     {
 456         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
 457         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified"> 458             &quot;r0&quot;, &quot;r1&quot;, &quot;r2&quot;, &quot;r3&quot;,</span>
<span class="line-modified"> 459             &quot;r4&quot;, &quot;r5&quot;, &quot;r6&quot;, &quot;fp&quot;,</span>
<span class="line-modified"> 460             &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,</span>
<span class="line-removed"> 461             &quot;ip&quot;, &quot;sp&quot;, &quot;lr&quot;, &quot;pc&quot;</span>
 462         };
 463         return nameForRegister[id];
 464     }
 465 
 466     static const char* sprName(SPRegisterID id)
 467     {
 468         ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
 469         static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified"> 470             &quot;apsr&quot;, &quot;fpscr&quot;</span>


 471         };
 472         return nameForRegister[id];
 473     }
 474 
 475     static const char* fprName(FPRegisterID id)
 476     {
 477         ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
 478         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 479             &quot;d0&quot;, &quot;d1&quot;, &quot;d2&quot;, &quot;d3&quot;,</span>
<span class="line-modified"> 480             &quot;d4&quot;, &quot;d5&quot;, &quot;d6&quot;, &quot;d7&quot;,</span>
<span class="line-modified"> 481             &quot;d8&quot;, &quot;d9&quot;, &quot;d10&quot;, &quot;d11&quot;,</span>
<span class="line-removed"> 482             &quot;d12&quot;, &quot;d13&quot;, &quot;d14&quot;, &quot;d15&quot;,</span>
<span class="line-removed"> 483 #if CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)</span>
<span class="line-removed"> 484             &quot;d16&quot;, &quot;d17&quot;, &quot;d18&quot;, &quot;d19&quot;,</span>
<span class="line-removed"> 485             &quot;d20&quot;, &quot;d21&quot;, &quot;d22&quot;, &quot;d23&quot;,</span>
<span class="line-removed"> 486             &quot;d24&quot;, &quot;d25&quot;, &quot;d26&quot;, &quot;d27&quot;,</span>
<span class="line-removed"> 487             &quot;d28&quot;, &quot;d29&quot;, &quot;d30&quot;, &quot;d31&quot;</span>
<span class="line-removed"> 488 #endif // CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)</span>
 489         };
 490         return nameForRegister[id];
 491     }
 492 
 493     // (HS, LO, HI, LS) -&gt; (AE, B, A, BE)
 494     // (VS, VC) -&gt; (O, NO)
 495     typedef enum {
 496         ConditionEQ, // Zero / Equal.
 497         ConditionNE, // Non-zero / Not equal.
 498         ConditionHS, ConditionCS = ConditionHS, // Unsigned higher or same.
 499         ConditionLO, ConditionCC = ConditionLO, // Unsigned lower.
 500         ConditionMI, // Negative.
 501         ConditionPL, // Positive or zero.
 502         ConditionVS, // Overflowed.
 503         ConditionVC, // Not overflowed.
 504         ConditionHI, // Unsigned higher.
 505         ConditionLS, // Unsigned lower or same.
 506         ConditionGE, // Signed greater than or equal.
 507         ConditionLT, // Signed less than.
 508         ConditionGT, // Signed greater than.
</pre>
</td>
<td>
<hr />
<pre>
  13  *
  14  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  15  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  16  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  18  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  21  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  22  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  23  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  24  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25  */
  26 
  27 #pragma once
  28 
  29 #if ENABLE(ASSEMBLER) &amp;&amp; CPU(ARM_THUMB2)
  30 
  31 #include &quot;AssemblerBuffer.h&quot;
  32 #include &quot;AssemblerCommon.h&quot;
<span class="line-added">  33 #include &quot;RegisterInfo.h&quot;</span>
  34 #include &lt;limits.h&gt;
  35 #include &lt;wtf/Assertions.h&gt;
  36 #include &lt;wtf/Vector.h&gt;
  37 #include &lt;stdint.h&gt;
  38 
  39 namespace JSC {
  40 
<span class="line-modified">  41 namespace RegisterNames {</span>
  42 
  43     typedef enum : int8_t {
<span class="line-modified">  44 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  45         FOR_EACH_GP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  46 #undef REGISTER_ID</span>
<span class="line-modified">  47 </span>
<span class="line-modified">  48 #define REGISTER_ALIAS(id, name, alias) id = alias,</span>
<span class="line-modified">  49         FOR_EACH_REGISTER_ALIAS(REGISTER_ALIAS)</span>
<span class="line-modified">  50 #undef REGISTER_ALIAS</span>

















  51         InvalidGPRReg = -1,
  52     } RegisterID;
  53 
  54     typedef enum : int8_t {
<span class="line-modified">  55 #define REGISTER_ID(id, name) id,</span>
<span class="line-modified">  56         FOR_EACH_SP_REGISTER(REGISTER_ID)</span>
<span class="line-added">  57 #undef REGISTER_ID</span>
  58     } SPRegisterID;
  59 
  60     typedef enum : int8_t {
<span class="line-modified">  61 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  62         FOR_EACH_FP_SINGLE_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  63 #undef REGISTER_ID</span>





























  64     } FPSingleRegisterID;
  65 
  66     typedef enum : int8_t {
<span class="line-modified">  67 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  68         FOR_EACH_FP_DOUBLE_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  69 #undef REGISTER_ID</span>































  70         InvalidFPRReg = -1,
  71     } FPDoubleRegisterID;
  72 
  73 #if CPU(ARM_NEON)
  74     typedef enum : int8_t {
<span class="line-modified">  75 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  76         FOR_EACH_FP_QUAD_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  77 #undef REGISTER_ID</span>













  78     } FPQuadRegisterID;
  79 #endif // CPU(ARM_NEON)
  80 
  81     inline FPSingleRegisterID asSingle(FPDoubleRegisterID reg)
  82     {
  83         ASSERT(reg &lt; d16);
  84         return (FPSingleRegisterID)(reg &lt;&lt; 1);
  85     }
  86 
  87     inline FPSingleRegisterID asSingleUpper(FPDoubleRegisterID reg)
  88     {
  89         ASSERT(reg &lt; d16);
  90         return (FPSingleRegisterID)((reg &lt;&lt; 1) + 1);
  91     }
  92 
  93     inline FPDoubleRegisterID asDouble(FPSingleRegisterID reg)
  94     {
  95         ASSERT(!(reg &amp; 1));
  96         return (FPDoubleRegisterID)(reg &gt;&gt; 1);
  97     }
</pre>
<hr />
<pre>
 350     static constexpr RegisterID firstRegister() { return ARMRegisters::r0; }
 351     static constexpr RegisterID lastRegister() { return ARMRegisters::r15; }
 352     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
 353 
 354     static constexpr SPRegisterID firstSPRegister() { return ARMRegisters::apsr; }
 355     static constexpr SPRegisterID lastSPRegister() { return ARMRegisters::fpscr; }
 356     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
 357 
 358     static constexpr FPRegisterID firstFPRegister() { return ARMRegisters::d0; }
 359 #if CPU(ARM_NEON) || CPU(ARM_VFP_V3_D32)
 360     static constexpr FPRegisterID lastFPRegister() { return ARMRegisters::d31; }
 361 #else
 362     static constexpr FPRegisterID lastFPRegister() { return ARMRegisters::d15; }
 363 #endif
 364     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
 365 
 366     static const char* gprName(RegisterID id)
 367     {
 368         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
 369         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified"> 370 #define REGISTER_NAME(id, name, r, cs) name,</span>
<span class="line-modified"> 371         FOR_EACH_GP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 372 #undef REGISTER_NAME</span>

 373         };
 374         return nameForRegister[id];
 375     }
 376 
 377     static const char* sprName(SPRegisterID id)
 378     {
 379         ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());
 380         static const char* const nameForRegister[numberOfSPRegisters()] = {
<span class="line-modified"> 381 #define REGISTER_NAME(id, name) name,</span>
<span class="line-added"> 382         FOR_EACH_SP_REGISTER(REGISTER_NAME)</span>
<span class="line-added"> 383 #undef REGISTER_NAME</span>
 384         };
 385         return nameForRegister[id];
 386     }
 387 
 388     static const char* fprName(FPRegisterID id)
 389     {
 390         ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
 391         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 392 #define REGISTER_NAME(id, name, r, cs) name,</span>
<span class="line-modified"> 393         FOR_EACH_FP_DOUBLE_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 394 #undef REGISTER_NAME</span>







 395         };
 396         return nameForRegister[id];
 397     }
 398 
 399     // (HS, LO, HI, LS) -&gt; (AE, B, A, BE)
 400     // (VS, VC) -&gt; (O, NO)
 401     typedef enum {
 402         ConditionEQ, // Zero / Equal.
 403         ConditionNE, // Non-zero / Not equal.
 404         ConditionHS, ConditionCS = ConditionHS, // Unsigned higher or same.
 405         ConditionLO, ConditionCC = ConditionLO, // Unsigned lower.
 406         ConditionMI, // Negative.
 407         ConditionPL, // Positive or zero.
 408         ConditionVS, // Overflowed.
 409         ConditionVC, // Not overflowed.
 410         ConditionHI, // Unsigned higher.
 411         ConditionLS, // Unsigned lower or same.
 412         ConditionGE, // Signed greater than or equal.
 413         ConditionLT, // Signed less than.
 414         ConditionGT, // Signed greater than.
</pre>
</td>
</tr>
</table>
<center><a href="ARM64Assembler.h.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="AbortReason.h.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>