{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552844635338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552844635339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 17:43:55 2019 " "Processing started: Sun Mar 17 17:43:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552844635339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552844635339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552844635339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552844636224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Found design unit 1: counter-behavioural" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636932 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552844636932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Behavioral " "Found design unit 1: Clock_Divider-Behavioral" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Clock_Divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Clock_Divider.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552844636937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_TB-TB " "Found design unit 1: counter_TB-TB" {  } { { "Counter_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636942 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_TB " "Found entity 1: counter_TB" {  } { { "Counter_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552844636942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552844636942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552844637027 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mod_in Counter.vhd(49) " "VHDL Process Statement warning at Counter.vhd(49): signal \"mod_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1552844637029 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_mod Counter.vhd(46) " "VHDL Process Statement warning at Counter.vhd(46): inferring latch(es) for signal or variable \"temp_mod\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552844637029 "|Counter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..4\] Counter.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[9..4\]\" at Counter.vhd(10)" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552844637029 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mod\[0\] Counter.vhd(46) " "Inferred latch for \"temp_mod\[0\]\" at Counter.vhd(46)" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552844637029 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mod\[1\] Counter.vhd(46) " "Inferred latch for \"temp_mod\[1\]\" at Counter.vhd(46)" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552844637029 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mod\[2\] Counter.vhd(46) " "Inferred latch for \"temp_mod\[2\]\" at Counter.vhd(46)" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552844637030 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mod\[3\] Counter.vhd(46) " "Inferred latch for \"temp_mod\[3\]\" at Counter.vhd(46)" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552844637030 "|Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:cd\"" {  } { { "Counter.vhd" "cd" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552844637033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552844637925 "|counter|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1552844637925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552844638149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552844638589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment 3 Files/Assignment_3_Board/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552844638681 "|counter|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1552844638681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552844638682 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552844638682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552844638682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552844638682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552844638715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 17:43:58 2019 " "Processing ended: Sun Mar 17 17:43:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552844638715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552844638715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552844638715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552844638715 ""}
