.ALIASES
R_R2            R2(1=0 2=N00209 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS65@ANALOG.R.Normal(chips)
R_R3            R3(1=N00209 2=N00188 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS90@ANALOG.R.Normal(chips)
R_R4            R4(1=N00188 2=N00202 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS106@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N00188 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS131@ANALOG.C.Normal(chips)
R_R5            R5(1=0 2=N00202 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS172@ANALOG.R.Normal(chips)
V_V1            V1(+=N00306 -=0 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS286@SOURCE.VAC.Normal(chips)
R_R6            R6(1=N00306 2=N00209 ) CN @INPUTNETWORKSIM.SCHEMATIC1(sch_1):INS873@ANALOG.R.Normal(chips)
.ENDALIASES
