
Neopixel_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad0  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08008c68  08008c68  00018c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e58  08008e58  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08008e58  08008e58  00018e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e60  08008e60  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e60  08008e60  00018e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e64  08008e64  00018e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008e68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d78  20000010  08008e78  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d88  08008e78  00021d88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a240  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001982  00000000  00000000  0002a2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  0002bc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007e3  00000000  00000000  0002c678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015f57  00000000  00000000  0002ce5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bea3  00000000  00000000  00042db2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bee5  00000000  00000000  0004ec55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e5c  00000000  00000000  000dab3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000dd998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008c50 	.word	0x08008c50

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	08008c50 	.word	0x08008c50

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b970 	b.w	8000eac <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9e08      	ldr	r6, [sp, #32]
 8000bea:	460d      	mov	r5, r1
 8000bec:	4604      	mov	r4, r0
 8000bee:	460f      	mov	r7, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14a      	bne.n	8000c8a <__udivmoddi4+0xa6>
 8000bf4:	428a      	cmp	r2, r1
 8000bf6:	4694      	mov	ip, r2
 8000bf8:	d965      	bls.n	8000cc6 <__udivmoddi4+0xe2>
 8000bfa:	fab2 f382 	clz	r3, r2
 8000bfe:	b143      	cbz	r3, 8000c12 <__udivmoddi4+0x2e>
 8000c00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c04:	f1c3 0220 	rsb	r2, r3, #32
 8000c08:	409f      	lsls	r7, r3
 8000c0a:	fa20 f202 	lsr.w	r2, r0, r2
 8000c0e:	4317      	orrs	r7, r2
 8000c10:	409c      	lsls	r4, r3
 8000c12:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c16:	fa1f f58c 	uxth.w	r5, ip
 8000c1a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c1e:	0c22      	lsrs	r2, r4, #16
 8000c20:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c24:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c28:	fb01 f005 	mul.w	r0, r1, r5
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	d90a      	bls.n	8000c46 <__udivmoddi4+0x62>
 8000c30:	eb1c 0202 	adds.w	r2, ip, r2
 8000c34:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c38:	f080 811c 	bcs.w	8000e74 <__udivmoddi4+0x290>
 8000c3c:	4290      	cmp	r0, r2
 8000c3e:	f240 8119 	bls.w	8000e74 <__udivmoddi4+0x290>
 8000c42:	3902      	subs	r1, #2
 8000c44:	4462      	add	r2, ip
 8000c46:	1a12      	subs	r2, r2, r0
 8000c48:	b2a4      	uxth	r4, r4
 8000c4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c52:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c56:	fb00 f505 	mul.w	r5, r0, r5
 8000c5a:	42a5      	cmp	r5, r4
 8000c5c:	d90a      	bls.n	8000c74 <__udivmoddi4+0x90>
 8000c5e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c62:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c66:	f080 8107 	bcs.w	8000e78 <__udivmoddi4+0x294>
 8000c6a:	42a5      	cmp	r5, r4
 8000c6c:	f240 8104 	bls.w	8000e78 <__udivmoddi4+0x294>
 8000c70:	4464      	add	r4, ip
 8000c72:	3802      	subs	r0, #2
 8000c74:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c78:	1b64      	subs	r4, r4, r5
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	b11e      	cbz	r6, 8000c86 <__udivmoddi4+0xa2>
 8000c7e:	40dc      	lsrs	r4, r3
 8000c80:	2300      	movs	r3, #0
 8000c82:	e9c6 4300 	strd	r4, r3, [r6]
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0xbc>
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f000 80ed 	beq.w	8000e6e <__udivmoddi4+0x28a>
 8000c94:	2100      	movs	r1, #0
 8000c96:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca0:	fab3 f183 	clz	r1, r3
 8000ca4:	2900      	cmp	r1, #0
 8000ca6:	d149      	bne.n	8000d3c <__udivmoddi4+0x158>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	d302      	bcc.n	8000cb2 <__udivmoddi4+0xce>
 8000cac:	4282      	cmp	r2, r0
 8000cae:	f200 80f8 	bhi.w	8000ea2 <__udivmoddi4+0x2be>
 8000cb2:	1a84      	subs	r4, r0, r2
 8000cb4:	eb65 0203 	sbc.w	r2, r5, r3
 8000cb8:	2001      	movs	r0, #1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	2e00      	cmp	r6, #0
 8000cbe:	d0e2      	beq.n	8000c86 <__udivmoddi4+0xa2>
 8000cc0:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc4:	e7df      	b.n	8000c86 <__udivmoddi4+0xa2>
 8000cc6:	b902      	cbnz	r2, 8000cca <__udivmoddi4+0xe6>
 8000cc8:	deff      	udf	#255	; 0xff
 8000cca:	fab2 f382 	clz	r3, r2
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	f040 8090 	bne.w	8000df4 <__udivmoddi4+0x210>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	2101      	movs	r1, #1
 8000ce0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ce8:	0c22      	lsrs	r2, r4, #16
 8000cea:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cee:	fb0e f005 	mul.w	r0, lr, r5
 8000cf2:	4290      	cmp	r0, r2
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x124>
 8000cf6:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfa:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x122>
 8000d00:	4290      	cmp	r0, r2
 8000d02:	f200 80cb 	bhi.w	8000e9c <__udivmoddi4+0x2b8>
 8000d06:	4645      	mov	r5, r8
 8000d08:	1a12      	subs	r2, r2, r0
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d10:	fb07 2210 	mls	r2, r7, r0, r2
 8000d14:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d18:	fb0e fe00 	mul.w	lr, lr, r0
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x14e>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x14c>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2c2>
 8000d30:	4610      	mov	r0, r2
 8000d32:	eba4 040e 	sub.w	r4, r4, lr
 8000d36:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3a:	e79f      	b.n	8000c7c <__udivmoddi4+0x98>
 8000d3c:	f1c1 0720 	rsb	r7, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4a:	fa05 f401 	lsl.w	r4, r5, r1
 8000d4e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d52:	40fd      	lsrs	r5, r7
 8000d54:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d58:	4323      	orrs	r3, r4
 8000d5a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d5e:	fa1f fe8c 	uxth.w	lr, ip
 8000d62:	fb09 5518 	mls	r5, r9, r8, r5
 8000d66:	0c1c      	lsrs	r4, r3, #16
 8000d68:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d6c:	fb08 f50e 	mul.w	r5, r8, lr
 8000d70:	42a5      	cmp	r5, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7a:	d90b      	bls.n	8000d94 <__udivmoddi4+0x1b0>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d84:	f080 8088 	bcs.w	8000e98 <__udivmoddi4+0x2b4>
 8000d88:	42a5      	cmp	r5, r4
 8000d8a:	f240 8085 	bls.w	8000e98 <__udivmoddi4+0x2b4>
 8000d8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d92:	4464      	add	r4, ip
 8000d94:	1b64      	subs	r4, r4, r5
 8000d96:	b29d      	uxth	r5, r3
 8000d98:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d9c:	fb09 4413 	mls	r4, r9, r3, r4
 8000da0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x1da>
 8000dac:	eb1c 0404 	adds.w	r4, ip, r4
 8000db0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db4:	d26c      	bcs.n	8000e90 <__udivmoddi4+0x2ac>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	d96a      	bls.n	8000e90 <__udivmoddi4+0x2ac>
 8000dba:	3b02      	subs	r3, #2
 8000dbc:	4464      	add	r4, ip
 8000dbe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc2:	fba3 9502 	umull	r9, r5, r3, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	42ac      	cmp	r4, r5
 8000dcc:	46c8      	mov	r8, r9
 8000dce:	46ae      	mov	lr, r5
 8000dd0:	d356      	bcc.n	8000e80 <__udivmoddi4+0x29c>
 8000dd2:	d053      	beq.n	8000e7c <__udivmoddi4+0x298>
 8000dd4:	b156      	cbz	r6, 8000dec <__udivmoddi4+0x208>
 8000dd6:	ebb0 0208 	subs.w	r2, r0, r8
 8000dda:	eb64 040e 	sbc.w	r4, r4, lr
 8000dde:	fa04 f707 	lsl.w	r7, r4, r7
 8000de2:	40ca      	lsrs	r2, r1
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	4317      	orrs	r7, r2
 8000de8:	e9c6 7400 	strd	r7, r4, [r6]
 8000dec:	4618      	mov	r0, r3
 8000dee:	2100      	movs	r1, #0
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	f1c3 0120 	rsb	r1, r3, #32
 8000df8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dfc:	fa20 f201 	lsr.w	r2, r0, r1
 8000e00:	fa25 f101 	lsr.w	r1, r5, r1
 8000e04:	409d      	lsls	r5, r3
 8000e06:	432a      	orrs	r2, r5
 8000e08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0c:	fa1f fe8c 	uxth.w	lr, ip
 8000e10:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e14:	fb07 1510 	mls	r5, r7, r0, r1
 8000e18:	0c11      	lsrs	r1, r2, #16
 8000e1a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e1e:	fb00 f50e 	mul.w	r5, r0, lr
 8000e22:	428d      	cmp	r5, r1
 8000e24:	fa04 f403 	lsl.w	r4, r4, r3
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x258>
 8000e2a:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e32:	d22f      	bcs.n	8000e94 <__udivmoddi4+0x2b0>
 8000e34:	428d      	cmp	r5, r1
 8000e36:	d92d      	bls.n	8000e94 <__udivmoddi4+0x2b0>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4461      	add	r1, ip
 8000e3c:	1b49      	subs	r1, r1, r5
 8000e3e:	b292      	uxth	r2, r2
 8000e40:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e44:	fb07 1115 	mls	r1, r7, r5, r1
 8000e48:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e4c:	fb05 f10e 	mul.w	r1, r5, lr
 8000e50:	4291      	cmp	r1, r2
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x282>
 8000e54:	eb1c 0202 	adds.w	r2, ip, r2
 8000e58:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5c:	d216      	bcs.n	8000e8c <__udivmoddi4+0x2a8>
 8000e5e:	4291      	cmp	r1, r2
 8000e60:	d914      	bls.n	8000e8c <__udivmoddi4+0x2a8>
 8000e62:	3d02      	subs	r5, #2
 8000e64:	4462      	add	r2, ip
 8000e66:	1a52      	subs	r2, r2, r1
 8000e68:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e6c:	e738      	b.n	8000ce0 <__udivmoddi4+0xfc>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	4630      	mov	r0, r6
 8000e72:	e708      	b.n	8000c86 <__udivmoddi4+0xa2>
 8000e74:	4639      	mov	r1, r7
 8000e76:	e6e6      	b.n	8000c46 <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e6fb      	b.n	8000c74 <__udivmoddi4+0x90>
 8000e7c:	4548      	cmp	r0, r9
 8000e7e:	d2a9      	bcs.n	8000dd4 <__udivmoddi4+0x1f0>
 8000e80:	ebb9 0802 	subs.w	r8, r9, r2
 8000e84:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e88:	3b01      	subs	r3, #1
 8000e8a:	e7a3      	b.n	8000dd4 <__udivmoddi4+0x1f0>
 8000e8c:	4645      	mov	r5, r8
 8000e8e:	e7ea      	b.n	8000e66 <__udivmoddi4+0x282>
 8000e90:	462b      	mov	r3, r5
 8000e92:	e794      	b.n	8000dbe <__udivmoddi4+0x1da>
 8000e94:	4640      	mov	r0, r8
 8000e96:	e7d1      	b.n	8000e3c <__udivmoddi4+0x258>
 8000e98:	46d0      	mov	r8, sl
 8000e9a:	e77b      	b.n	8000d94 <__udivmoddi4+0x1b0>
 8000e9c:	3d02      	subs	r5, #2
 8000e9e:	4462      	add	r2, ip
 8000ea0:	e732      	b.n	8000d08 <__udivmoddi4+0x124>
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e70a      	b.n	8000cbc <__udivmoddi4+0xd8>
 8000ea6:	4464      	add	r4, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x14e>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <Set_Pixel>:
uint8_t Datos_Pixel_F[Num_pixels][4];


//Me armo una funcion que setee cada LED por separado
void Set_Pixel(uint8_t n, uint8_t Verde, uint8_t Rojo, uint8_t Azul)
{
 8000eb0:	b490      	push	{r4, r7}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4623      	mov	r3, r4
 8000ec0:	71fb      	strb	r3, [r7, #7]
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71bb      	strb	r3, [r7, #6]
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	717b      	strb	r3, [r7, #5]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	713b      	strb	r3, [r7, #4]
	Datos_Pixel[n][0] = n;
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	490d      	ldr	r1, [pc, #52]	; (8000f08 <Set_Pixel+0x58>)
 8000ed2:	79fa      	ldrb	r2, [r7, #7]
 8000ed4:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
	Datos_Pixel[n][1] = Verde;
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <Set_Pixel+0x58>)
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	4413      	add	r3, r2
 8000ee0:	79ba      	ldrb	r2, [r7, #6]
 8000ee2:	705a      	strb	r2, [r3, #1]
	Datos_Pixel[n][2] = Rojo;
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	4a08      	ldr	r2, [pc, #32]	; (8000f08 <Set_Pixel+0x58>)
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	4413      	add	r3, r2
 8000eec:	797a      	ldrb	r2, [r7, #5]
 8000eee:	709a      	strb	r2, [r3, #2]
	Datos_Pixel[n][3] = Azul;
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	4a05      	ldr	r2, [pc, #20]	; (8000f08 <Set_Pixel+0x58>)
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	4413      	add	r3, r2
 8000ef8:	793a      	ldrb	r2, [r7, #4]
 8000efa:	70da      	strb	r2, [r3, #3]

}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc90      	pop	{r4, r7}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20001980 	.word	0x20001980
 8000f0c:	00000000 	.word	0x00000000

08000f10 <Set_Brillo>:
//Me armo una funcion que controle el brillo
//float brillo=100; //La manejo en porcentaje
//encontre que es mejor manejarse con una funcion con curva suave. Uso la tangente

float brillo= 45;
void Set_Brillo(float brillo){
 8000f10:	b5b0      	push	{r4, r5, r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	ed87 0a01 	vstr	s0, [r7, #4]
	if(brillo>45) brillo = 45;
 8000f1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f1e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001010 <Set_Brillo+0x100>
 8000f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2a:	dd01      	ble.n	8000f30 <Set_Brillo+0x20>
 8000f2c:	4b39      	ldr	r3, [pc, #228]	; (8001014 <Set_Brillo+0x104>)
 8000f2e:	607b      	str	r3, [r7, #4]
	for(int i=0;i<Num_pixels;i++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e05f      	b.n	8000ff6 <Set_Brillo+0xe6>
	{
		Datos_Pixel_F[i][0] = Datos_Pixel[i][0];
 8000f36:	4a38      	ldr	r2, [pc, #224]	; (8001018 <Set_Brillo+0x108>)
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8000f3e:	4a37      	ldr	r2, [pc, #220]	; (800101c <Set_Brillo+0x10c>)
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for(int j=1;j<4;j++)
 8000f46:	2301      	movs	r3, #1
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	e04e      	b.n	8000fea <Set_Brillo+0xda>
		{
			float angulo = 90 - brillo;
 8000f4c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001020 <Set_Brillo+0x110>
 8000f50:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f58:	edc7 7a03 	vstr	s15, [r7, #12]
			angulo = angulo*3.14/180;
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f7ff fa9f 	bl	80004a0 <__aeabi_f2d>
 8000f62:	a329      	add	r3, pc, #164	; (adr r3, 8001008 <Set_Brillo+0xf8>)
 8000f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f68:	f7ff faf2 	bl	8000550 <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4610      	mov	r0, r2
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 0200 	mov.w	r2, #0
 8000f78:	4b2a      	ldr	r3, [pc, #168]	; (8001024 <Set_Brillo+0x114>)
 8000f7a:	f7ff fc13 	bl	80007a4 <__aeabi_ddiv>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	f7ff fdc5 	bl	8000b14 <__aeabi_d2f>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	60fb      	str	r3, [r7, #12]
			Datos_Pixel_F[i][j] = Datos_Pixel[i][j]/(tan(angulo));
 8000f8e:	4a22      	ldr	r2, [pc, #136]	; (8001018 <Set_Brillo+0x108>)
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	441a      	add	r2, r3
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	4413      	add	r3, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fa6d 	bl	800047c <__aeabi_i2d>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	460d      	mov	r5, r1
 8000fa6:	68f8      	ldr	r0, [r7, #12]
 8000fa8:	f7ff fa7a 	bl	80004a0 <__aeabi_f2d>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	ec43 2b10 	vmov	d0, r2, r3
 8000fb4:	f006 fdac 	bl	8007b10 <tan>
 8000fb8:	ec53 2b10 	vmov	r2, r3, d0
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	4629      	mov	r1, r5
 8000fc0:	f7ff fbf0 	bl	80007a4 <__aeabi_ddiv>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f7ff fd82 	bl	8000ad4 <__aeabi_d2uiz>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	b2d9      	uxtb	r1, r3
 8000fd4:	4a11      	ldr	r2, [pc, #68]	; (800101c <Set_Brillo+0x10c>)
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	441a      	add	r2, r3
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4413      	add	r3, r2
 8000fe0:	460a      	mov	r2, r1
 8000fe2:	701a      	strb	r2, [r3, #0]
		for(int j=1;j<4;j++)
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	ddad      	ble.n	8000f4c <Set_Brillo+0x3c>
	for(int i=0;i<Num_pixels;i++)
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	617b      	str	r3, [r7, #20]
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8000ffa:	dd9c      	ble.n	8000f36 <Set_Brillo+0x26>
		}
	}


}
 8000ffc:	bf00      	nop
 8000ffe:	bf00      	nop
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bdb0      	pop	{r4, r5, r7, pc}
 8001006:	bf00      	nop
 8001008:	51eb851f 	.word	0x51eb851f
 800100c:	40091eb8 	.word	0x40091eb8
 8001010:	42340000 	.word	0x42340000
 8001014:	42340000 	.word	0x42340000
 8001018:	20001980 	.word	0x20001980
 800101c:	20001b80 	.word	0x20001b80
 8001020:	42b40000 	.word	0x42b40000
 8001024:	40668000 	.word	0x40668000

08001028 <Enviar_datos>:

//Me armo una función que envíe los datos desde DMA a neopixeles

void Enviar_datos (void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
// Para el programa final trabajar a 24 fps
	//uint32_t datos;
	uint16_t Prueba_pwmDatos = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	80fb      	strh	r3, [r7, #6]
	datos datos;
	uint16_t index = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	82fb      	strh	r3, [r7, #22]


	for (int i = 0; i<Num_pixels; i++)
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	e038      	b.n	80010ae <Enviar_datos+0x86>
	{
		//si no funciona tambien deberia andar el codigo siguiente
		datos.Datos8[0]=Datos_Pixel_F[i][3];
 800103c:	4a30      	ldr	r2, [pc, #192]	; (8001100 <Enviar_datos+0xd8>)
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	78db      	ldrb	r3, [r3, #3]
 8001046:	703b      	strb	r3, [r7, #0]
		datos.Datos8[1]=Datos_Pixel_F[i][2];
 8001048:	4a2d      	ldr	r2, [pc, #180]	; (8001100 <Enviar_datos+0xd8>)
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	789b      	ldrb	r3, [r3, #2]
 8001052:	707b      	strb	r3, [r7, #1]
		datos.Datos8[2]=Datos_Pixel_F[i][1];
 8001054:	4a2a      	ldr	r2, [pc, #168]	; (8001100 <Enviar_datos+0xd8>)
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	785b      	ldrb	r3, [r3, #1]
 800105e:	70bb      	strb	r3, [r7, #2]

		//datos = ((Datos_Pixel_F[i][1]<<16) | (Datos_Pixel_F[i][2]<<8)|(Datos_Pixel_F[i][3]));


		for (int i = 23; i>=0; i--)
 8001060:	2317      	movs	r3, #23
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	e01d      	b.n	80010a2 <Enviar_datos+0x7a>
		{

			if (datos.Datos32&(1<<i) ) pwmDatos[index] = Neopixel_uno; //ver counter&(1<<j)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	2101      	movs	r1, #1
 800106a:	68fa      	ldr	r2, [r7, #12]
 800106c:	fa01 f202 	lsl.w	r2, r1, r2
 8001070:	4013      	ands	r3, r2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d005      	beq.n	8001082 <Enviar_datos+0x5a>
 8001076:	8afb      	ldrh	r3, [r7, #22]
 8001078:	4a22      	ldr	r2, [pc, #136]	; (8001104 <Enviar_datos+0xdc>)
 800107a:	214c      	movs	r1, #76	; 0x4c
 800107c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001080:	e004      	b.n	800108c <Enviar_datos+0x64>
			else pwmDatos[index] = Neopixel_cero;
 8001082:	8afb      	ldrh	r3, [r7, #22]
 8001084:	4a1f      	ldr	r2, [pc, #124]	; (8001104 <Enviar_datos+0xdc>)
 8001086:	2126      	movs	r1, #38	; 0x26
 8001088:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			Prueba_pwmDatos = pwmDatos[index];
 800108c:	8afb      	ldrh	r3, [r7, #22]
 800108e:	4a1d      	ldr	r2, [pc, #116]	; (8001104 <Enviar_datos+0xdc>)
 8001090:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001094:	80fb      	strh	r3, [r7, #6]
			index++;
 8001096:	8afb      	ldrh	r3, [r7, #22]
 8001098:	3301      	adds	r3, #1
 800109a:	82fb      	strh	r3, [r7, #22]
		for (int i = 23; i>=0; i--)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	3b01      	subs	r3, #1
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dade      	bge.n	8001066 <Enviar_datos+0x3e>
	for (int i = 0; i<Num_pixels; i++)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	3301      	adds	r3, #1
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	2b7f      	cmp	r3, #127	; 0x7f
 80010b2:	ddc3      	ble.n	800103c <Enviar_datos+0x14>

		}

	}

	for (int i=0; i<50;i++)
 80010b4:	2300      	movs	r3, #0
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	e00f      	b.n	80010da <Enviar_datos+0xb2>
	{
		pwmDatos[index] = 0;
 80010ba:	8afb      	ldrh	r3, [r7, #22]
 80010bc:	4a11      	ldr	r2, [pc, #68]	; (8001104 <Enviar_datos+0xdc>)
 80010be:	2100      	movs	r1, #0
 80010c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		index++;
 80010c4:	8afb      	ldrh	r3, [r7, #22]
 80010c6:	3301      	adds	r3, #1
 80010c8:	82fb      	strh	r3, [r7, #22]
		Prueba_pwmDatos = pwmDatos[index];
 80010ca:	8afb      	ldrh	r3, [r7, #22]
 80010cc:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <Enviar_datos+0xdc>)
 80010ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d2:	80fb      	strh	r3, [r7, #6]
	for (int i=0; i<50;i++)
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	3301      	adds	r3, #1
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	2b31      	cmp	r3, #49	; 0x31
 80010de:	ddec      	ble.n	80010ba <Enviar_datos+0x92>



	//Envio la informacion con esta funcion de la HAL

		if(HAL_TIM_PWM_Start_DMA(&htim4, TIM_CHANNEL_2,(uint32_t *)pwmDatos,index)!=HAL_OK)
 80010e0:	8afb      	ldrh	r3, [r7, #22]
 80010e2:	4a08      	ldr	r2, [pc, #32]	; (8001104 <Enviar_datos+0xdc>)
 80010e4:	2104      	movs	r1, #4
 80010e6:	4808      	ldr	r0, [pc, #32]	; (8001108 <Enviar_datos+0xe0>)
 80010e8:	f005 fc4a 	bl	8006980 <HAL_TIM_PWM_Start_DMA>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <Enviar_datos+0xce>
			{
			Error_Handler();
 80010f2:	f003 fedd 	bl	8004eb0 <Error_Handler>
	/*
	Acordarse de cambiar la función de carga al TIM2 para PWM por DMA para hacerla por
	Interrupciones. De esa forma podemos procesar informacion durante los tiempo
	muertos de envio de datos. El HAL_TIM_PWM_Start_DMA dice que es no bloqueante
	*/
	}
 80010f6:	bf00      	nop
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20001b80 	.word	0x20001b80
 8001104:	2000011c 	.word	0x2000011c
 8001108:	20000074 	.word	0x20000074

0800110c <vumetro>:
//Ver como es el recorrido de las luces en la matriz led, por lo que vi
//en el arcoiris estan conectados los bordes
//la comento porque no va a tener sentido todavia si no estan todos los valores
//declarados. Es para la funcion final
//Toma un valor entero sin signo para la intensidad de las bandas
void vumetro(uint8_t banda1,uint8_t banda2,uint8_t banda3,uint8_t banda4,uint8_t banda5,uint8_t banda6,uint8_t banda7,uint8_t banda8){
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b0a9      	sub	sp, #164	; 0xa4
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	71fb      	strb	r3, [r7, #7]
 800111e:	4603      	mov	r3, r0
 8001120:	71bb      	strb	r3, [r7, #6]
 8001122:	460b      	mov	r3, r1
 8001124:	717b      	strb	r3, [r7, #5]
 8001126:	4613      	mov	r3, r2
 8001128:	713b      	strb	r3, [r7, #4]

//void vumetro(uint8_t banda1,uint8_t banda2,uint8_t banda3,uint8_t banda4){
//Hay que tener en cuenta que cada banda del vumetro son dos de la matriz, pero
//por como se recorre una esta invertida
//colores: violeta, rosa, azul, dos verdes, amarillo, dos rojos
int numled=0;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]

switch(banda1){
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	3b01      	subs	r3, #1
 8001132:	2b06      	cmp	r3, #6
 8001134:	f200 8341 	bhi.w	80017ba <vumetro+0x6ae>
 8001138:	a201      	add	r2, pc, #4	; (adr r2, 8001140 <vumetro+0x34>)
 800113a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113e:	bf00      	nop
 8001140:	0800115d 	.word	0x0800115d
 8001144:	080011e3 	.word	0x080011e3
 8001148:	0800128d 	.word	0x0800128d
 800114c:	0800135b 	.word	0x0800135b
 8001150:	0800144d 	.word	0x0800144d
 8001154:	08001563 	.word	0x08001563
 8001158:	0800169d 	.word	0x0800169d
case 1||0:
	Set_Pixel(0+numled,76,0,153);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	b2d8      	uxtb	r0, r3
 8001160:	2399      	movs	r3, #153	; 0x99
 8001162:	2200      	movs	r2, #0
 8001164:	214c      	movs	r1, #76	; 0x4c
 8001166:	f7ff fea3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 800116a:	2301      	movs	r3, #1
 800116c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001170:	e010      	b.n	8001194 <vumetro+0x88>
		Set_Pixel(j+numled,0,0,0);
 8001172:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001176:	b2da      	uxtb	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	4413      	add	r3, r2
 800117e:	b2d8      	uxtb	r0, r3
 8001180:	2300      	movs	r3, #0
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	f7ff fe93 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 800118a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800118e:	3301      	adds	r3, #1
 8001190:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8001194:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001198:	2b07      	cmp	r3, #7
 800119a:	d9ea      	bls.n	8001172 <vumetro+0x66>
	}
	Set_Pixel(8+numled,76,0,153);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	3308      	adds	r3, #8
 80011a2:	b2d8      	uxtb	r0, r3
 80011a4:	2399      	movs	r3, #153	; 0x99
 80011a6:	2200      	movs	r2, #0
 80011a8:	214c      	movs	r1, #76	; 0x4c
 80011aa:	f7ff fe81 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 80011ae:	2309      	movs	r3, #9
 80011b0:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80011b4:	e010      	b.n	80011d8 <vumetro+0xcc>
		Set_Pixel(j+numled,0,0,0);
 80011b6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	4413      	add	r3, r2
 80011c2:	b2d8      	uxtb	r0, r3
 80011c4:	2300      	movs	r3, #0
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	f7ff fe71 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 80011ce:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80011d2:	3301      	adds	r3, #1
 80011d4:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80011d8:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80011dc:	2b0f      	cmp	r3, #15
 80011de:	d9ea      	bls.n	80011b6 <vumetro+0xaa>
	}
	break;
 80011e0:	e37a      	b.n	80018d8 <vumetro+0x7cc>
case 2:
	Set_Pixel(0+numled,0,76,153);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	b2d8      	uxtb	r0, r3
 80011e6:	2399      	movs	r3, #153	; 0x99
 80011e8:	224c      	movs	r2, #76	; 0x4c
 80011ea:	2100      	movs	r1, #0
 80011ec:	f7ff fe60 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2d8      	uxtb	r0, r3
 80011f8:	2399      	movs	r3, #153	; 0x99
 80011fa:	2299      	movs	r2, #153	; 0x99
 80011fc:	2100      	movs	r1, #0
 80011fe:	f7ff fe57 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 8001202:	2302      	movs	r3, #2
 8001204:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 8001208:	e010      	b.n	800122c <vumetro+0x120>
		Set_Pixel(j+numled,0,0,0);
 800120a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800120e:	b2da      	uxtb	r2, r3
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	b2db      	uxtb	r3, r3
 8001214:	4413      	add	r3, r2
 8001216:	b2d8      	uxtb	r0, r3
 8001218:	2300      	movs	r3, #0
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	f7ff fe47 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 8001222:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001226:	3301      	adds	r3, #1
 8001228:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 800122c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8001230:	2b07      	cmp	r3, #7
 8001232:	d9ea      	bls.n	800120a <vumetro+0xfe>
	}
	Set_Pixel(8+numled,0,76,153);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	3308      	adds	r3, #8
 800123a:	b2d8      	uxtb	r0, r3
 800123c:	2399      	movs	r3, #153	; 0x99
 800123e:	224c      	movs	r2, #76	; 0x4c
 8001240:	2100      	movs	r1, #0
 8001242:	f7ff fe35 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	3309      	adds	r3, #9
 800124c:	b2d8      	uxtb	r0, r3
 800124e:	2399      	movs	r3, #153	; 0x99
 8001250:	2299      	movs	r2, #153	; 0x99
 8001252:	2100      	movs	r1, #0
 8001254:	f7ff fe2c 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 8001258:	230a      	movs	r3, #10
 800125a:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 800125e:	e010      	b.n	8001282 <vumetro+0x176>
		Set_Pixel(j+numled,0,0,0);
 8001260:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001264:	b2da      	uxtb	r2, r3
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4413      	add	r3, r2
 800126c:	b2d8      	uxtb	r0, r3
 800126e:	2300      	movs	r3, #0
 8001270:	2200      	movs	r2, #0
 8001272:	2100      	movs	r1, #0
 8001274:	f7ff fe1c 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 8001278:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800127c:	3301      	adds	r3, #1
 800127e:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8001282:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001286:	2b0f      	cmp	r3, #15
 8001288:	d9ea      	bls.n	8001260 <vumetro+0x154>
	}
	break;
 800128a:	e325      	b.n	80018d8 <vumetro+0x7cc>

case 3:
	Set_Pixel(0+numled,0,76,153);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	b2d8      	uxtb	r0, r3
 8001290:	2399      	movs	r3, #153	; 0x99
 8001292:	224c      	movs	r2, #76	; 0x4c
 8001294:	2100      	movs	r1, #0
 8001296:	f7ff fe0b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	3301      	adds	r3, #1
 80012a0:	b2d8      	uxtb	r0, r3
 80012a2:	2399      	movs	r3, #153	; 0x99
 80012a4:	2299      	movs	r2, #153	; 0x99
 80012a6:	2100      	movs	r1, #0
 80012a8:	f7ff fe02 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	3302      	adds	r3, #2
 80012b2:	b2d8      	uxtb	r0, r3
 80012b4:	23cc      	movs	r3, #204	; 0xcc
 80012b6:	2200      	movs	r2, #0
 80012b8:	2166      	movs	r1, #102	; 0x66
 80012ba:	f7ff fdf9 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 80012be:	2303      	movs	r3, #3
 80012c0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 80012c4:	e010      	b.n	80012e8 <vumetro+0x1dc>
		Set_Pixel(j+numled,0,0,0);
 80012c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	b2d8      	uxtb	r0, r3
 80012d4:	2300      	movs	r3, #0
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	f7ff fde9 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 80012de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80012e2:	3301      	adds	r3, #1
 80012e4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 80012e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80012ec:	2b07      	cmp	r3, #7
 80012ee:	d9ea      	bls.n	80012c6 <vumetro+0x1ba>
	}
	Set_Pixel(8+numled,0,76,153);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	3308      	adds	r3, #8
 80012f6:	b2d8      	uxtb	r0, r3
 80012f8:	2399      	movs	r3, #153	; 0x99
 80012fa:	224c      	movs	r2, #76	; 0x4c
 80012fc:	2100      	movs	r1, #0
 80012fe:	f7ff fdd7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	3309      	adds	r3, #9
 8001308:	b2d8      	uxtb	r0, r3
 800130a:	2399      	movs	r3, #153	; 0x99
 800130c:	2299      	movs	r2, #153	; 0x99
 800130e:	2100      	movs	r1, #0
 8001310:	f7ff fdce 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	330a      	adds	r3, #10
 800131a:	b2d8      	uxtb	r0, r3
 800131c:	23cc      	movs	r3, #204	; 0xcc
 800131e:	2200      	movs	r2, #0
 8001320:	2166      	movs	r1, #102	; 0x66
 8001322:	f7ff fdc5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8001326:	230b      	movs	r3, #11
 8001328:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800132c:	e010      	b.n	8001350 <vumetro+0x244>
		Set_Pixel(j+numled,0,0,0);
 800132e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8001332:	b2da      	uxtb	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4413      	add	r3, r2
 800133a:	b2d8      	uxtb	r0, r3
 800133c:	2300      	movs	r3, #0
 800133e:	2200      	movs	r2, #0
 8001340:	2100      	movs	r1, #0
 8001342:	f7ff fdb5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8001346:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800134a:	3301      	adds	r3, #1
 800134c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8001350:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8001354:	2b0f      	cmp	r3, #15
 8001356:	d9ea      	bls.n	800132e <vumetro+0x222>
	}
	break;
 8001358:	e2be      	b.n	80018d8 <vumetro+0x7cc>
case 4:
	Set_Pixel(0+numled,0,76,153);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	b2d8      	uxtb	r0, r3
 800135e:	2399      	movs	r3, #153	; 0x99
 8001360:	224c      	movs	r2, #76	; 0x4c
 8001362:	2100      	movs	r1, #0
 8001364:	f7ff fda4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	3301      	adds	r3, #1
 800136e:	b2d8      	uxtb	r0, r3
 8001370:	2399      	movs	r3, #153	; 0x99
 8001372:	2299      	movs	r2, #153	; 0x99
 8001374:	2100      	movs	r1, #0
 8001376:	f7ff fd9b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	3302      	adds	r3, #2
 8001380:	b2d8      	uxtb	r0, r3
 8001382:	23cc      	movs	r3, #204	; 0xcc
 8001384:	2200      	movs	r2, #0
 8001386:	2166      	movs	r1, #102	; 0x66
 8001388:	f7ff fd92 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	3303      	adds	r3, #3
 8001392:	b2d8      	uxtb	r0, r3
 8001394:	2300      	movs	r3, #0
 8001396:	2200      	movs	r2, #0
 8001398:	21cc      	movs	r1, #204	; 0xcc
 800139a:	f7ff fd89 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 800139e:	2304      	movs	r3, #4
 80013a0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80013a4:	e010      	b.n	80013c8 <vumetro+0x2bc>
		Set_Pixel(j+numled,0,0,0);
 80013a6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	4413      	add	r3, r2
 80013b2:	b2d8      	uxtb	r0, r3
 80013b4:	2300      	movs	r3, #0
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	f7ff fd79 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 80013be:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80013c2:	3301      	adds	r3, #1
 80013c4:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80013c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80013cc:	2b07      	cmp	r3, #7
 80013ce:	d9ea      	bls.n	80013a6 <vumetro+0x29a>
	}
	Set_Pixel(8+numled,0,76,153);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	3308      	adds	r3, #8
 80013d6:	b2d8      	uxtb	r0, r3
 80013d8:	2399      	movs	r3, #153	; 0x99
 80013da:	224c      	movs	r2, #76	; 0x4c
 80013dc:	2100      	movs	r1, #0
 80013de:	f7ff fd67 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	3309      	adds	r3, #9
 80013e8:	b2d8      	uxtb	r0, r3
 80013ea:	2399      	movs	r3, #153	; 0x99
 80013ec:	2299      	movs	r2, #153	; 0x99
 80013ee:	2100      	movs	r1, #0
 80013f0:	f7ff fd5e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	330a      	adds	r3, #10
 80013fa:	b2d8      	uxtb	r0, r3
 80013fc:	23cc      	movs	r3, #204	; 0xcc
 80013fe:	2200      	movs	r2, #0
 8001400:	2166      	movs	r1, #102	; 0x66
 8001402:	f7ff fd55 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	330b      	adds	r3, #11
 800140c:	b2d8      	uxtb	r0, r3
 800140e:	2300      	movs	r3, #0
 8001410:	2200      	movs	r2, #0
 8001412:	21cc      	movs	r1, #204	; 0xcc
 8001414:	f7ff fd4c 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8001418:	230c      	movs	r3, #12
 800141a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800141e:	e010      	b.n	8001442 <vumetro+0x336>
		Set_Pixel(j+numled,0,0,0);
 8001420:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8001424:	b2da      	uxtb	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	4413      	add	r3, r2
 800142c:	b2d8      	uxtb	r0, r3
 800142e:	2300      	movs	r3, #0
 8001430:	2200      	movs	r2, #0
 8001432:	2100      	movs	r1, #0
 8001434:	f7ff fd3c 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8001438:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800143c:	3301      	adds	r3, #1
 800143e:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 8001442:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8001446:	2b0f      	cmp	r3, #15
 8001448:	d9ea      	bls.n	8001420 <vumetro+0x314>
	}
	break;
 800144a:	e245      	b.n	80018d8 <vumetro+0x7cc>
case 5:
	Set_Pixel(0+numled,0,76,153);
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	b2d8      	uxtb	r0, r3
 8001450:	2399      	movs	r3, #153	; 0x99
 8001452:	224c      	movs	r2, #76	; 0x4c
 8001454:	2100      	movs	r1, #0
 8001456:	f7ff fd2b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3301      	adds	r3, #1
 8001460:	b2d8      	uxtb	r0, r3
 8001462:	2399      	movs	r3, #153	; 0x99
 8001464:	2299      	movs	r2, #153	; 0x99
 8001466:	2100      	movs	r1, #0
 8001468:	f7ff fd22 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	3302      	adds	r3, #2
 8001472:	b2d8      	uxtb	r0, r3
 8001474:	23cc      	movs	r3, #204	; 0xcc
 8001476:	2200      	movs	r2, #0
 8001478:	2166      	movs	r1, #102	; 0x66
 800147a:	f7ff fd19 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	3303      	adds	r3, #3
 8001484:	b2d8      	uxtb	r0, r3
 8001486:	2300      	movs	r3, #0
 8001488:	2200      	movs	r2, #0
 800148a:	21cc      	movs	r1, #204	; 0xcc
 800148c:	f7ff fd10 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	3304      	adds	r3, #4
 8001496:	b2d8      	uxtb	r0, r3
 8001498:	2300      	movs	r3, #0
 800149a:	2200      	movs	r2, #0
 800149c:	21cc      	movs	r1, #204	; 0xcc
 800149e:	f7ff fd07 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 80014a2:	2305      	movs	r3, #5
 80014a4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80014a8:	e010      	b.n	80014cc <vumetro+0x3c0>
		Set_Pixel(j+numled,0,0,0);
 80014aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	4413      	add	r3, r2
 80014b6:	b2d8      	uxtb	r0, r3
 80014b8:	2300      	movs	r3, #0
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	f7ff fcf7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 80014c2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80014c6:	3301      	adds	r3, #1
 80014c8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80014cc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80014d0:	2b07      	cmp	r3, #7
 80014d2:	d9ea      	bls.n	80014aa <vumetro+0x39e>
	}
	Set_Pixel(8+numled,0,76,153);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	3308      	adds	r3, #8
 80014da:	b2d8      	uxtb	r0, r3
 80014dc:	2399      	movs	r3, #153	; 0x99
 80014de:	224c      	movs	r2, #76	; 0x4c
 80014e0:	2100      	movs	r1, #0
 80014e2:	f7ff fce5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	3309      	adds	r3, #9
 80014ec:	b2d8      	uxtb	r0, r3
 80014ee:	2399      	movs	r3, #153	; 0x99
 80014f0:	2299      	movs	r2, #153	; 0x99
 80014f2:	2100      	movs	r1, #0
 80014f4:	f7ff fcdc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	330a      	adds	r3, #10
 80014fe:	b2d8      	uxtb	r0, r3
 8001500:	23cc      	movs	r3, #204	; 0xcc
 8001502:	2200      	movs	r2, #0
 8001504:	2166      	movs	r1, #102	; 0x66
 8001506:	f7ff fcd3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	330b      	adds	r3, #11
 8001510:	b2d8      	uxtb	r0, r3
 8001512:	2300      	movs	r3, #0
 8001514:	2200      	movs	r2, #0
 8001516:	21cc      	movs	r1, #204	; 0xcc
 8001518:	f7ff fcca 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	b2db      	uxtb	r3, r3
 8001520:	330c      	adds	r3, #12
 8001522:	b2d8      	uxtb	r0, r3
 8001524:	2300      	movs	r3, #0
 8001526:	2200      	movs	r2, #0
 8001528:	21cc      	movs	r1, #204	; 0xcc
 800152a:	f7ff fcc1 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 800152e:	230d      	movs	r3, #13
 8001530:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 8001534:	e010      	b.n	8001558 <vumetro+0x44c>
		Set_Pixel(j+numled,0,0,0);
 8001536:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800153a:	b2da      	uxtb	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	4413      	add	r3, r2
 8001542:	b2d8      	uxtb	r0, r3
 8001544:	2300      	movs	r3, #0
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	f7ff fcb1 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 800154e:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001552:	3301      	adds	r3, #1
 8001554:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 8001558:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800155c:	2b0f      	cmp	r3, #15
 800155e:	d9ea      	bls.n	8001536 <vumetro+0x42a>
	}
	break;
 8001560:	e1ba      	b.n	80018d8 <vumetro+0x7cc>
case 6:
	Set_Pixel(0+numled,0,76,153);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	b2d8      	uxtb	r0, r3
 8001566:	2399      	movs	r3, #153	; 0x99
 8001568:	224c      	movs	r2, #76	; 0x4c
 800156a:	2100      	movs	r1, #0
 800156c:	f7ff fca0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	3301      	adds	r3, #1
 8001576:	b2d8      	uxtb	r0, r3
 8001578:	2399      	movs	r3, #153	; 0x99
 800157a:	2299      	movs	r2, #153	; 0x99
 800157c:	2100      	movs	r1, #0
 800157e:	f7ff fc97 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	3302      	adds	r3, #2
 8001588:	b2d8      	uxtb	r0, r3
 800158a:	23cc      	movs	r3, #204	; 0xcc
 800158c:	2200      	movs	r2, #0
 800158e:	2166      	movs	r1, #102	; 0x66
 8001590:	f7ff fc8e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	3303      	adds	r3, #3
 800159a:	b2d8      	uxtb	r0, r3
 800159c:	2300      	movs	r3, #0
 800159e:	2200      	movs	r2, #0
 80015a0:	21cc      	movs	r1, #204	; 0xcc
 80015a2:	f7ff fc85 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3304      	adds	r3, #4
 80015ac:	b2d8      	uxtb	r0, r3
 80015ae:	2300      	movs	r3, #0
 80015b0:	2200      	movs	r2, #0
 80015b2:	21cc      	movs	r1, #204	; 0xcc
 80015b4:	f7ff fc7c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	3305      	adds	r3, #5
 80015be:	b2d8      	uxtb	r0, r3
 80015c0:	2333      	movs	r3, #51	; 0x33
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	21ff      	movs	r1, #255	; 0xff
 80015c6:	f7ff fc73 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 80015ca:	2306      	movs	r3, #6
 80015cc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80015d0:	e010      	b.n	80015f4 <vumetro+0x4e8>
		Set_Pixel(j+numled,0,0,0);
 80015d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4413      	add	r3, r2
 80015de:	b2d8      	uxtb	r0, r3
 80015e0:	2300      	movs	r3, #0
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	f7ff fc63 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 80015ea:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80015ee:	3301      	adds	r3, #1
 80015f0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80015f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80015f8:	2b07      	cmp	r3, #7
 80015fa:	d9ea      	bls.n	80015d2 <vumetro+0x4c6>
	}
	Set_Pixel(8+numled,0,76,153);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	3308      	adds	r3, #8
 8001602:	b2d8      	uxtb	r0, r3
 8001604:	2399      	movs	r3, #153	; 0x99
 8001606:	224c      	movs	r2, #76	; 0x4c
 8001608:	2100      	movs	r1, #0
 800160a:	f7ff fc51 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3309      	adds	r3, #9
 8001614:	b2d8      	uxtb	r0, r3
 8001616:	2399      	movs	r3, #153	; 0x99
 8001618:	2299      	movs	r2, #153	; 0x99
 800161a:	2100      	movs	r1, #0
 800161c:	f7ff fc48 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	330a      	adds	r3, #10
 8001626:	b2d8      	uxtb	r0, r3
 8001628:	23cc      	movs	r3, #204	; 0xcc
 800162a:	2200      	movs	r2, #0
 800162c:	2166      	movs	r1, #102	; 0x66
 800162e:	f7ff fc3f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	330b      	adds	r3, #11
 8001638:	b2d8      	uxtb	r0, r3
 800163a:	2300      	movs	r3, #0
 800163c:	2200      	movs	r2, #0
 800163e:	21cc      	movs	r1, #204	; 0xcc
 8001640:	f7ff fc36 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	330c      	adds	r3, #12
 800164a:	b2d8      	uxtb	r0, r3
 800164c:	2300      	movs	r3, #0
 800164e:	2200      	movs	r2, #0
 8001650:	21cc      	movs	r1, #204	; 0xcc
 8001652:	f7ff fc2d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	330d      	adds	r3, #13
 800165c:	b2d8      	uxtb	r0, r3
 800165e:	2333      	movs	r3, #51	; 0x33
 8001660:	22ff      	movs	r2, #255	; 0xff
 8001662:	21ff      	movs	r1, #255	; 0xff
 8001664:	f7ff fc24 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8001668:	230e      	movs	r3, #14
 800166a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800166e:	e010      	b.n	8001692 <vumetro+0x586>
		Set_Pixel(j+numled,0,0,0);
 8001670:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001674:	b2da      	uxtb	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	b2db      	uxtb	r3, r3
 800167a:	4413      	add	r3, r2
 800167c:	b2d8      	uxtb	r0, r3
 800167e:	2300      	movs	r3, #0
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	f7ff fc14 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8001688:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800168c:	3301      	adds	r3, #1
 800168e:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8001692:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001696:	2b0f      	cmp	r3, #15
 8001698:	d9ea      	bls.n	8001670 <vumetro+0x564>
	}
	break;
 800169a:	e11d      	b.n	80018d8 <vumetro+0x7cc>
case 7:
	Set_Pixel(0+numled,0,76,153);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	b2d8      	uxtb	r0, r3
 80016a0:	2399      	movs	r3, #153	; 0x99
 80016a2:	224c      	movs	r2, #76	; 0x4c
 80016a4:	2100      	movs	r1, #0
 80016a6:	f7ff fc03 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	3301      	adds	r3, #1
 80016b0:	b2d8      	uxtb	r0, r3
 80016b2:	2399      	movs	r3, #153	; 0x99
 80016b4:	2299      	movs	r2, #153	; 0x99
 80016b6:	2100      	movs	r1, #0
 80016b8:	f7ff fbfa 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	3302      	adds	r3, #2
 80016c2:	b2d8      	uxtb	r0, r3
 80016c4:	23cc      	movs	r3, #204	; 0xcc
 80016c6:	2200      	movs	r2, #0
 80016c8:	2166      	movs	r1, #102	; 0x66
 80016ca:	f7ff fbf1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	3303      	adds	r3, #3
 80016d4:	b2d8      	uxtb	r0, r3
 80016d6:	2300      	movs	r3, #0
 80016d8:	2200      	movs	r2, #0
 80016da:	21cc      	movs	r1, #204	; 0xcc
 80016dc:	f7ff fbe8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	3304      	adds	r3, #4
 80016e6:	b2d8      	uxtb	r0, r3
 80016e8:	2300      	movs	r3, #0
 80016ea:	2200      	movs	r2, #0
 80016ec:	21cc      	movs	r1, #204	; 0xcc
 80016ee:	f7ff fbdf 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	3305      	adds	r3, #5
 80016f8:	b2d8      	uxtb	r0, r3
 80016fa:	2333      	movs	r3, #51	; 0x33
 80016fc:	22ff      	movs	r2, #255	; 0xff
 80016fe:	21ff      	movs	r1, #255	; 0xff
 8001700:	f7ff fbd6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	b2db      	uxtb	r3, r3
 8001708:	3306      	adds	r3, #6
 800170a:	b2d8      	uxtb	r0, r3
 800170c:	2300      	movs	r3, #0
 800170e:	22cc      	movs	r2, #204	; 0xcc
 8001710:	2100      	movs	r1, #0
 8001712:	f7ff fbcd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	3307      	adds	r3, #7
 800171c:	b2d8      	uxtb	r0, r3
 800171e:	2300      	movs	r3, #0
 8001720:	2200      	movs	r2, #0
 8001722:	2100      	movs	r1, #0
 8001724:	f7ff fbc4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	3308      	adds	r3, #8
 800172e:	b2d8      	uxtb	r0, r3
 8001730:	2399      	movs	r3, #153	; 0x99
 8001732:	224c      	movs	r2, #76	; 0x4c
 8001734:	2100      	movs	r1, #0
 8001736:	f7ff fbbb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	3309      	adds	r3, #9
 8001740:	b2d8      	uxtb	r0, r3
 8001742:	2399      	movs	r3, #153	; 0x99
 8001744:	2299      	movs	r2, #153	; 0x99
 8001746:	2100      	movs	r1, #0
 8001748:	f7ff fbb2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	b2db      	uxtb	r3, r3
 8001750:	330a      	adds	r3, #10
 8001752:	b2d8      	uxtb	r0, r3
 8001754:	23cc      	movs	r3, #204	; 0xcc
 8001756:	2200      	movs	r2, #0
 8001758:	2166      	movs	r1, #102	; 0x66
 800175a:	f7ff fba9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	330b      	adds	r3, #11
 8001764:	b2d8      	uxtb	r0, r3
 8001766:	2300      	movs	r3, #0
 8001768:	2200      	movs	r2, #0
 800176a:	21cc      	movs	r1, #204	; 0xcc
 800176c:	f7ff fba0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	330c      	adds	r3, #12
 8001776:	b2d8      	uxtb	r0, r3
 8001778:	2300      	movs	r3, #0
 800177a:	2200      	movs	r2, #0
 800177c:	21cc      	movs	r1, #204	; 0xcc
 800177e:	f7ff fb97 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	330d      	adds	r3, #13
 8001788:	b2d8      	uxtb	r0, r3
 800178a:	2333      	movs	r3, #51	; 0x33
 800178c:	22ff      	movs	r2, #255	; 0xff
 800178e:	21ff      	movs	r1, #255	; 0xff
 8001790:	f7ff fb8e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	b2db      	uxtb	r3, r3
 8001798:	330e      	adds	r3, #14
 800179a:	b2d8      	uxtb	r0, r3
 800179c:	2300      	movs	r3, #0
 800179e:	22cc      	movs	r2, #204	; 0xcc
 80017a0:	2100      	movs	r1, #0
 80017a2:	f7ff fb85 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,0,0);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	330f      	adds	r3, #15
 80017ac:	b2d8      	uxtb	r0, r3
 80017ae:	2300      	movs	r3, #0
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	f7ff fb7c 	bl	8000eb0 <Set_Pixel>
	break;
 80017b8:	e08e      	b.n	80018d8 <vumetro+0x7cc>
default:
	Set_Pixel(0+numled,0,76,153);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	b2d8      	uxtb	r0, r3
 80017be:	2399      	movs	r3, #153	; 0x99
 80017c0:	224c      	movs	r2, #76	; 0x4c
 80017c2:	2100      	movs	r1, #0
 80017c4:	f7ff fb74 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	3301      	adds	r3, #1
 80017ce:	b2d8      	uxtb	r0, r3
 80017d0:	2399      	movs	r3, #153	; 0x99
 80017d2:	2299      	movs	r2, #153	; 0x99
 80017d4:	2100      	movs	r1, #0
 80017d6:	f7ff fb6b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	3302      	adds	r3, #2
 80017e0:	b2d8      	uxtb	r0, r3
 80017e2:	23cc      	movs	r3, #204	; 0xcc
 80017e4:	2200      	movs	r2, #0
 80017e6:	2166      	movs	r1, #102	; 0x66
 80017e8:	f7ff fb62 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	3303      	adds	r3, #3
 80017f2:	b2d8      	uxtb	r0, r3
 80017f4:	2300      	movs	r3, #0
 80017f6:	2200      	movs	r2, #0
 80017f8:	21cc      	movs	r1, #204	; 0xcc
 80017fa:	f7ff fb59 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	3304      	adds	r3, #4
 8001804:	b2d8      	uxtb	r0, r3
 8001806:	2300      	movs	r3, #0
 8001808:	2200      	movs	r2, #0
 800180a:	21cc      	movs	r1, #204	; 0xcc
 800180c:	f7ff fb50 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	3305      	adds	r3, #5
 8001816:	b2d8      	uxtb	r0, r3
 8001818:	2333      	movs	r3, #51	; 0x33
 800181a:	22ff      	movs	r2, #255	; 0xff
 800181c:	21ff      	movs	r1, #255	; 0xff
 800181e:	f7ff fb47 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	3306      	adds	r3, #6
 8001828:	b2d8      	uxtb	r0, r3
 800182a:	2300      	movs	r3, #0
 800182c:	22cc      	movs	r2, #204	; 0xcc
 800182e:	2100      	movs	r1, #0
 8001830:	f7ff fb3e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	3307      	adds	r3, #7
 800183a:	b2d8      	uxtb	r0, r3
 800183c:	2300      	movs	r3, #0
 800183e:	22cc      	movs	r2, #204	; 0xcc
 8001840:	2100      	movs	r1, #0
 8001842:	f7ff fb35 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	3308      	adds	r3, #8
 800184c:	b2d8      	uxtb	r0, r3
 800184e:	2399      	movs	r3, #153	; 0x99
 8001850:	224c      	movs	r2, #76	; 0x4c
 8001852:	2100      	movs	r1, #0
 8001854:	f7ff fb2c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	3309      	adds	r3, #9
 800185e:	b2d8      	uxtb	r0, r3
 8001860:	2399      	movs	r3, #153	; 0x99
 8001862:	2299      	movs	r2, #153	; 0x99
 8001864:	2100      	movs	r1, #0
 8001866:	f7ff fb23 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	330a      	adds	r3, #10
 8001870:	b2d8      	uxtb	r0, r3
 8001872:	23cc      	movs	r3, #204	; 0xcc
 8001874:	2200      	movs	r2, #0
 8001876:	2166      	movs	r1, #102	; 0x66
 8001878:	f7ff fb1a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	330b      	adds	r3, #11
 8001882:	b2d8      	uxtb	r0, r3
 8001884:	2300      	movs	r3, #0
 8001886:	2200      	movs	r2, #0
 8001888:	21cc      	movs	r1, #204	; 0xcc
 800188a:	f7ff fb11 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	330c      	adds	r3, #12
 8001894:	b2d8      	uxtb	r0, r3
 8001896:	2300      	movs	r3, #0
 8001898:	2200      	movs	r2, #0
 800189a:	21cc      	movs	r1, #204	; 0xcc
 800189c:	f7ff fb08 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	330d      	adds	r3, #13
 80018a6:	b2d8      	uxtb	r0, r3
 80018a8:	2333      	movs	r3, #51	; 0x33
 80018aa:	22ff      	movs	r2, #255	; 0xff
 80018ac:	21ff      	movs	r1, #255	; 0xff
 80018ae:	f7ff faff 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	330e      	adds	r3, #14
 80018b8:	b2d8      	uxtb	r0, r3
 80018ba:	2300      	movs	r3, #0
 80018bc:	22cc      	movs	r2, #204	; 0xcc
 80018be:	2100      	movs	r1, #0
 80018c0:	f7ff faf6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,204,0);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	330f      	adds	r3, #15
 80018ca:	b2d8      	uxtb	r0, r3
 80018cc:	2300      	movs	r3, #0
 80018ce:	22cc      	movs	r2, #204	; 0xcc
 80018d0:	2100      	movs	r1, #0
 80018d2:	f7ff faed 	bl	8000eb0 <Set_Pixel>
	break;
 80018d6:	bf00      	nop
}

numled=16;
 80018d8:	2310      	movs	r3, #16
 80018da:	60fb      	str	r3, [r7, #12]
switch(banda2){
 80018dc:	79bb      	ldrb	r3, [r7, #6]
 80018de:	3b01      	subs	r3, #1
 80018e0:	2b06      	cmp	r3, #6
 80018e2:	f200 8340 	bhi.w	8001f66 <vumetro+0xe5a>
 80018e6:	a201      	add	r2, pc, #4	; (adr r2, 80018ec <vumetro+0x7e0>)
 80018e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ec:	08001909 	.word	0x08001909
 80018f0:	0800198f 	.word	0x0800198f
 80018f4:	08001a39 	.word	0x08001a39
 80018f8:	08001b07 	.word	0x08001b07
 80018fc:	08001bf9 	.word	0x08001bf9
 8001900:	08001d0f 	.word	0x08001d0f
 8001904:	08001e49 	.word	0x08001e49
case 1||0:
	Set_Pixel(0+numled,76,0,153);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	b2d8      	uxtb	r0, r3
 800190c:	2399      	movs	r3, #153	; 0x99
 800190e:	2200      	movs	r2, #0
 8001910:	214c      	movs	r1, #76	; 0x4c
 8001912:	f7ff facd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 8001916:	2301      	movs	r3, #1
 8001918:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 800191c:	e010      	b.n	8001940 <vumetro+0x834>
		Set_Pixel(j+numled,0,0,0);
 800191e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001922:	b2da      	uxtb	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	4413      	add	r3, r2
 800192a:	b2d8      	uxtb	r0, r3
 800192c:	2300      	movs	r3, #0
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	f7ff fabd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 8001936:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800193a:	3301      	adds	r3, #1
 800193c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8001940:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001944:	2b07      	cmp	r3, #7
 8001946:	d9ea      	bls.n	800191e <vumetro+0x812>
	}
	Set_Pixel(8+numled,76,0,153);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	3308      	adds	r3, #8
 800194e:	b2d8      	uxtb	r0, r3
 8001950:	2399      	movs	r3, #153	; 0x99
 8001952:	2200      	movs	r2, #0
 8001954:	214c      	movs	r1, #76	; 0x4c
 8001956:	f7ff faab 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 800195a:	2309      	movs	r3, #9
 800195c:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001960:	e010      	b.n	8001984 <vumetro+0x878>
		Set_Pixel(j+numled,0,0,0);
 8001962:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8001966:	b2da      	uxtb	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4413      	add	r3, r2
 800196e:	b2d8      	uxtb	r0, r3
 8001970:	2300      	movs	r3, #0
 8001972:	2200      	movs	r2, #0
 8001974:	2100      	movs	r1, #0
 8001976:	f7ff fa9b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 800197a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800197e:	3301      	adds	r3, #1
 8001980:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001984:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8001988:	2b0f      	cmp	r3, #15
 800198a:	d9ea      	bls.n	8001962 <vumetro+0x856>
	}
	break;
 800198c:	e37a      	b.n	8002084 <vumetro+0xf78>
case 2:
	Set_Pixel(0+numled,0,76,153);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	b2d8      	uxtb	r0, r3
 8001992:	2399      	movs	r3, #153	; 0x99
 8001994:	224c      	movs	r2, #76	; 0x4c
 8001996:	2100      	movs	r1, #0
 8001998:	f7ff fa8a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b2d8      	uxtb	r0, r3
 80019a4:	2399      	movs	r3, #153	; 0x99
 80019a6:	2299      	movs	r2, #153	; 0x99
 80019a8:	2100      	movs	r1, #0
 80019aa:	f7ff fa81 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 80019ae:	2302      	movs	r3, #2
 80019b0:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80019b4:	e010      	b.n	80019d8 <vumetro+0x8cc>
		Set_Pixel(j+numled,0,0,0);
 80019b6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4413      	add	r3, r2
 80019c2:	b2d8      	uxtb	r0, r3
 80019c4:	2300      	movs	r3, #0
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	f7ff fa71 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 80019ce:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80019d2:	3301      	adds	r3, #1
 80019d4:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80019d8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80019dc:	2b07      	cmp	r3, #7
 80019de:	d9ea      	bls.n	80019b6 <vumetro+0x8aa>
	}
	Set_Pixel(8+numled,0,76,153);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	3308      	adds	r3, #8
 80019e6:	b2d8      	uxtb	r0, r3
 80019e8:	2399      	movs	r3, #153	; 0x99
 80019ea:	224c      	movs	r2, #76	; 0x4c
 80019ec:	2100      	movs	r1, #0
 80019ee:	f7ff fa5f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	3309      	adds	r3, #9
 80019f8:	b2d8      	uxtb	r0, r3
 80019fa:	2399      	movs	r3, #153	; 0x99
 80019fc:	2299      	movs	r2, #153	; 0x99
 80019fe:	2100      	movs	r1, #0
 8001a00:	f7ff fa56 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 8001a04:	230a      	movs	r3, #10
 8001a06:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8001a0a:	e010      	b.n	8001a2e <vumetro+0x922>
		Set_Pixel(j+numled,0,0,0);
 8001a0c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	4413      	add	r3, r2
 8001a18:	b2d8      	uxtb	r0, r3
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2100      	movs	r1, #0
 8001a20:	f7ff fa46 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 8001a24:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001a28:	3301      	adds	r3, #1
 8001a2a:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8001a2e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001a32:	2b0f      	cmp	r3, #15
 8001a34:	d9ea      	bls.n	8001a0c <vumetro+0x900>
	}
	break;
 8001a36:	e325      	b.n	8002084 <vumetro+0xf78>

case 3:
	Set_Pixel(0+numled,0,76,153);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	b2d8      	uxtb	r0, r3
 8001a3c:	2399      	movs	r3, #153	; 0x99
 8001a3e:	224c      	movs	r2, #76	; 0x4c
 8001a40:	2100      	movs	r1, #0
 8001a42:	f7ff fa35 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	b2d8      	uxtb	r0, r3
 8001a4e:	2399      	movs	r3, #153	; 0x99
 8001a50:	2299      	movs	r2, #153	; 0x99
 8001a52:	2100      	movs	r1, #0
 8001a54:	f7ff fa2c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	3302      	adds	r3, #2
 8001a5e:	b2d8      	uxtb	r0, r3
 8001a60:	23cc      	movs	r3, #204	; 0xcc
 8001a62:	2200      	movs	r2, #0
 8001a64:	2166      	movs	r1, #102	; 0x66
 8001a66:	f7ff fa23 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001a70:	e010      	b.n	8001a94 <vumetro+0x988>
		Set_Pixel(j+numled,0,0,0);
 8001a72:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	b2d8      	uxtb	r0, r3
 8001a80:	2300      	movs	r3, #0
 8001a82:	2200      	movs	r2, #0
 8001a84:	2100      	movs	r1, #0
 8001a86:	f7ff fa13 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 8001a8a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001a94:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001a98:	2b07      	cmp	r3, #7
 8001a9a:	d9ea      	bls.n	8001a72 <vumetro+0x966>
	}
	Set_Pixel(8+numled,0,76,153);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	3308      	adds	r3, #8
 8001aa2:	b2d8      	uxtb	r0, r3
 8001aa4:	2399      	movs	r3, #153	; 0x99
 8001aa6:	224c      	movs	r2, #76	; 0x4c
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	f7ff fa01 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	3309      	adds	r3, #9
 8001ab4:	b2d8      	uxtb	r0, r3
 8001ab6:	2399      	movs	r3, #153	; 0x99
 8001ab8:	2299      	movs	r2, #153	; 0x99
 8001aba:	2100      	movs	r1, #0
 8001abc:	f7ff f9f8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	330a      	adds	r3, #10
 8001ac6:	b2d8      	uxtb	r0, r3
 8001ac8:	23cc      	movs	r3, #204	; 0xcc
 8001aca:	2200      	movs	r2, #0
 8001acc:	2166      	movs	r1, #102	; 0x66
 8001ace:	f7ff f9ef 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8001ad2:	230b      	movs	r3, #11
 8001ad4:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8001ad8:	e010      	b.n	8001afc <vumetro+0x9f0>
		Set_Pixel(j+numled,0,0,0);
 8001ada:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b2d8      	uxtb	r0, r3
 8001ae8:	2300      	movs	r3, #0
 8001aea:	2200      	movs	r2, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	f7ff f9df 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8001af2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8001af6:	3301      	adds	r3, #1
 8001af8:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8001afc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8001b00:	2b0f      	cmp	r3, #15
 8001b02:	d9ea      	bls.n	8001ada <vumetro+0x9ce>
	}
	break;
 8001b04:	e2be      	b.n	8002084 <vumetro+0xf78>
case 4:
	Set_Pixel(0+numled,0,76,153);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	b2d8      	uxtb	r0, r3
 8001b0a:	2399      	movs	r3, #153	; 0x99
 8001b0c:	224c      	movs	r2, #76	; 0x4c
 8001b0e:	2100      	movs	r1, #0
 8001b10:	f7ff f9ce 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	3301      	adds	r3, #1
 8001b1a:	b2d8      	uxtb	r0, r3
 8001b1c:	2399      	movs	r3, #153	; 0x99
 8001b1e:	2299      	movs	r2, #153	; 0x99
 8001b20:	2100      	movs	r1, #0
 8001b22:	f7ff f9c5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	b2d8      	uxtb	r0, r3
 8001b2e:	23cc      	movs	r3, #204	; 0xcc
 8001b30:	2200      	movs	r2, #0
 8001b32:	2166      	movs	r1, #102	; 0x66
 8001b34:	f7ff f9bc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	3303      	adds	r3, #3
 8001b3e:	b2d8      	uxtb	r0, r3
 8001b40:	2300      	movs	r3, #0
 8001b42:	2200      	movs	r2, #0
 8001b44:	21cc      	movs	r1, #204	; 0xcc
 8001b46:	f7ff f9b3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 8001b4a:	2304      	movs	r3, #4
 8001b4c:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8001b50:	e010      	b.n	8001b74 <vumetro+0xa68>
		Set_Pixel(j+numled,0,0,0);
 8001b52:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	b2d8      	uxtb	r0, r3
 8001b60:	2300      	movs	r3, #0
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	f7ff f9a3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 8001b6a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8001b6e:	3301      	adds	r3, #1
 8001b70:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8001b74:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8001b78:	2b07      	cmp	r3, #7
 8001b7a:	d9ea      	bls.n	8001b52 <vumetro+0xa46>
	}
	Set_Pixel(8+numled,0,76,153);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	3308      	adds	r3, #8
 8001b82:	b2d8      	uxtb	r0, r3
 8001b84:	2399      	movs	r3, #153	; 0x99
 8001b86:	224c      	movs	r2, #76	; 0x4c
 8001b88:	2100      	movs	r1, #0
 8001b8a:	f7ff f991 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	3309      	adds	r3, #9
 8001b94:	b2d8      	uxtb	r0, r3
 8001b96:	2399      	movs	r3, #153	; 0x99
 8001b98:	2299      	movs	r2, #153	; 0x99
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	f7ff f988 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	330a      	adds	r3, #10
 8001ba6:	b2d8      	uxtb	r0, r3
 8001ba8:	23cc      	movs	r3, #204	; 0xcc
 8001baa:	2200      	movs	r2, #0
 8001bac:	2166      	movs	r1, #102	; 0x66
 8001bae:	f7ff f97f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	330b      	adds	r3, #11
 8001bb8:	b2d8      	uxtb	r0, r3
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	21cc      	movs	r1, #204	; 0xcc
 8001bc0:	f7ff f976 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8001bc4:	230c      	movs	r3, #12
 8001bc6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8001bca:	e010      	b.n	8001bee <vumetro+0xae2>
		Set_Pixel(j+numled,0,0,0);
 8001bcc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b2d8      	uxtb	r0, r3
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2100      	movs	r1, #0
 8001be0:	f7ff f966 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8001be4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001be8:	3301      	adds	r3, #1
 8001bea:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8001bee:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8001bf2:	2b0f      	cmp	r3, #15
 8001bf4:	d9ea      	bls.n	8001bcc <vumetro+0xac0>
	}
	break;
 8001bf6:	e245      	b.n	8002084 <vumetro+0xf78>
case 5:
	Set_Pixel(0+numled,0,76,153);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	b2d8      	uxtb	r0, r3
 8001bfc:	2399      	movs	r3, #153	; 0x99
 8001bfe:	224c      	movs	r2, #76	; 0x4c
 8001c00:	2100      	movs	r1, #0
 8001c02:	f7ff f955 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b2d8      	uxtb	r0, r3
 8001c0e:	2399      	movs	r3, #153	; 0x99
 8001c10:	2299      	movs	r2, #153	; 0x99
 8001c12:	2100      	movs	r1, #0
 8001c14:	f7ff f94c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	3302      	adds	r3, #2
 8001c1e:	b2d8      	uxtb	r0, r3
 8001c20:	23cc      	movs	r3, #204	; 0xcc
 8001c22:	2200      	movs	r2, #0
 8001c24:	2166      	movs	r1, #102	; 0x66
 8001c26:	f7ff f943 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	3303      	adds	r3, #3
 8001c30:	b2d8      	uxtb	r0, r3
 8001c32:	2300      	movs	r3, #0
 8001c34:	2200      	movs	r2, #0
 8001c36:	21cc      	movs	r1, #204	; 0xcc
 8001c38:	f7ff f93a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	3304      	adds	r3, #4
 8001c42:	b2d8      	uxtb	r0, r3
 8001c44:	2300      	movs	r3, #0
 8001c46:	2200      	movs	r2, #0
 8001c48:	21cc      	movs	r1, #204	; 0xcc
 8001c4a:	f7ff f931 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 8001c4e:	2305      	movs	r3, #5
 8001c50:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001c54:	e010      	b.n	8001c78 <vumetro+0xb6c>
		Set_Pixel(j+numled,0,0,0);
 8001c56:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	b2d8      	uxtb	r0, r3
 8001c64:	2300      	movs	r3, #0
 8001c66:	2200      	movs	r2, #0
 8001c68:	2100      	movs	r1, #0
 8001c6a:	f7ff f921 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 8001c6e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001c72:	3301      	adds	r3, #1
 8001c74:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001c78:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001c7c:	2b07      	cmp	r3, #7
 8001c7e:	d9ea      	bls.n	8001c56 <vumetro+0xb4a>
	}
	Set_Pixel(8+numled,0,76,153);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	3308      	adds	r3, #8
 8001c86:	b2d8      	uxtb	r0, r3
 8001c88:	2399      	movs	r3, #153	; 0x99
 8001c8a:	224c      	movs	r2, #76	; 0x4c
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	f7ff f90f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	3309      	adds	r3, #9
 8001c98:	b2d8      	uxtb	r0, r3
 8001c9a:	2399      	movs	r3, #153	; 0x99
 8001c9c:	2299      	movs	r2, #153	; 0x99
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	f7ff f906 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	330a      	adds	r3, #10
 8001caa:	b2d8      	uxtb	r0, r3
 8001cac:	23cc      	movs	r3, #204	; 0xcc
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2166      	movs	r1, #102	; 0x66
 8001cb2:	f7ff f8fd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	330b      	adds	r3, #11
 8001cbc:	b2d8      	uxtb	r0, r3
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	21cc      	movs	r1, #204	; 0xcc
 8001cc4:	f7ff f8f4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	330c      	adds	r3, #12
 8001cce:	b2d8      	uxtb	r0, r3
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	21cc      	movs	r1, #204	; 0xcc
 8001cd6:	f7ff f8eb 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 8001cda:	230d      	movs	r3, #13
 8001cdc:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8001ce0:	e010      	b.n	8001d04 <vumetro+0xbf8>
		Set_Pixel(j+numled,0,0,0);
 8001ce2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	4413      	add	r3, r2
 8001cee:	b2d8      	uxtb	r0, r3
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	f7ff f8db 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 8001cfa:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001cfe:	3301      	adds	r3, #1
 8001d00:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8001d04:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001d08:	2b0f      	cmp	r3, #15
 8001d0a:	d9ea      	bls.n	8001ce2 <vumetro+0xbd6>
	}
	break;
 8001d0c:	e1ba      	b.n	8002084 <vumetro+0xf78>
case 6:
	Set_Pixel(0+numled,0,76,153);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	b2d8      	uxtb	r0, r3
 8001d12:	2399      	movs	r3, #153	; 0x99
 8001d14:	224c      	movs	r2, #76	; 0x4c
 8001d16:	2100      	movs	r1, #0
 8001d18:	f7ff f8ca 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	3301      	adds	r3, #1
 8001d22:	b2d8      	uxtb	r0, r3
 8001d24:	2399      	movs	r3, #153	; 0x99
 8001d26:	2299      	movs	r2, #153	; 0x99
 8001d28:	2100      	movs	r1, #0
 8001d2a:	f7ff f8c1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	3302      	adds	r3, #2
 8001d34:	b2d8      	uxtb	r0, r3
 8001d36:	23cc      	movs	r3, #204	; 0xcc
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2166      	movs	r1, #102	; 0x66
 8001d3c:	f7ff f8b8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	3303      	adds	r3, #3
 8001d46:	b2d8      	uxtb	r0, r3
 8001d48:	2300      	movs	r3, #0
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	21cc      	movs	r1, #204	; 0xcc
 8001d4e:	f7ff f8af 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	3304      	adds	r3, #4
 8001d58:	b2d8      	uxtb	r0, r3
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	21cc      	movs	r1, #204	; 0xcc
 8001d60:	f7ff f8a6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3305      	adds	r3, #5
 8001d6a:	b2d8      	uxtb	r0, r3
 8001d6c:	2333      	movs	r3, #51	; 0x33
 8001d6e:	22ff      	movs	r2, #255	; 0xff
 8001d70:	21ff      	movs	r1, #255	; 0xff
 8001d72:	f7ff f89d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8001d76:	2306      	movs	r3, #6
 8001d78:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8001d7c:	e010      	b.n	8001da0 <vumetro+0xc94>
		Set_Pixel(j+numled,0,0,0);
 8001d7e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	b2d8      	uxtb	r0, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	f7ff f88d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8001d96:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8001da0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001da4:	2b07      	cmp	r3, #7
 8001da6:	d9ea      	bls.n	8001d7e <vumetro+0xc72>
	}
	Set_Pixel(8+numled,0,76,153);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3308      	adds	r3, #8
 8001dae:	b2d8      	uxtb	r0, r3
 8001db0:	2399      	movs	r3, #153	; 0x99
 8001db2:	224c      	movs	r2, #76	; 0x4c
 8001db4:	2100      	movs	r1, #0
 8001db6:	f7ff f87b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	3309      	adds	r3, #9
 8001dc0:	b2d8      	uxtb	r0, r3
 8001dc2:	2399      	movs	r3, #153	; 0x99
 8001dc4:	2299      	movs	r2, #153	; 0x99
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	f7ff f872 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	330a      	adds	r3, #10
 8001dd2:	b2d8      	uxtb	r0, r3
 8001dd4:	23cc      	movs	r3, #204	; 0xcc
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2166      	movs	r1, #102	; 0x66
 8001dda:	f7ff f869 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	330b      	adds	r3, #11
 8001de4:	b2d8      	uxtb	r0, r3
 8001de6:	2300      	movs	r3, #0
 8001de8:	2200      	movs	r2, #0
 8001dea:	21cc      	movs	r1, #204	; 0xcc
 8001dec:	f7ff f860 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	330c      	adds	r3, #12
 8001df6:	b2d8      	uxtb	r0, r3
 8001df8:	2300      	movs	r3, #0
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	21cc      	movs	r1, #204	; 0xcc
 8001dfe:	f7ff f857 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	330d      	adds	r3, #13
 8001e08:	b2d8      	uxtb	r0, r3
 8001e0a:	2333      	movs	r3, #51	; 0x33
 8001e0c:	22ff      	movs	r2, #255	; 0xff
 8001e0e:	21ff      	movs	r1, #255	; 0xff
 8001e10:	f7ff f84e 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8001e14:	230e      	movs	r3, #14
 8001e16:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8001e1a:	e010      	b.n	8001e3e <vumetro+0xd32>
		Set_Pixel(j+numled,0,0,0);
 8001e1c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	4413      	add	r3, r2
 8001e28:	b2d8      	uxtb	r0, r3
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	f7ff f83e 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8001e34:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001e38:	3301      	adds	r3, #1
 8001e3a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8001e3e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001e42:	2b0f      	cmp	r3, #15
 8001e44:	d9ea      	bls.n	8001e1c <vumetro+0xd10>
	}
	break;
 8001e46:	e11d      	b.n	8002084 <vumetro+0xf78>
case 7:
	Set_Pixel(0+numled,0,76,153);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	b2d8      	uxtb	r0, r3
 8001e4c:	2399      	movs	r3, #153	; 0x99
 8001e4e:	224c      	movs	r2, #76	; 0x4c
 8001e50:	2100      	movs	r1, #0
 8001e52:	f7ff f82d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	b2d8      	uxtb	r0, r3
 8001e5e:	2399      	movs	r3, #153	; 0x99
 8001e60:	2299      	movs	r2, #153	; 0x99
 8001e62:	2100      	movs	r1, #0
 8001e64:	f7ff f824 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	3302      	adds	r3, #2
 8001e6e:	b2d8      	uxtb	r0, r3
 8001e70:	23cc      	movs	r3, #204	; 0xcc
 8001e72:	2200      	movs	r2, #0
 8001e74:	2166      	movs	r1, #102	; 0x66
 8001e76:	f7ff f81b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	3303      	adds	r3, #3
 8001e80:	b2d8      	uxtb	r0, r3
 8001e82:	2300      	movs	r3, #0
 8001e84:	2200      	movs	r2, #0
 8001e86:	21cc      	movs	r1, #204	; 0xcc
 8001e88:	f7ff f812 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	3304      	adds	r3, #4
 8001e92:	b2d8      	uxtb	r0, r3
 8001e94:	2300      	movs	r3, #0
 8001e96:	2200      	movs	r2, #0
 8001e98:	21cc      	movs	r1, #204	; 0xcc
 8001e9a:	f7ff f809 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	3305      	adds	r3, #5
 8001ea4:	b2d8      	uxtb	r0, r3
 8001ea6:	2333      	movs	r3, #51	; 0x33
 8001ea8:	22ff      	movs	r2, #255	; 0xff
 8001eaa:	21ff      	movs	r1, #255	; 0xff
 8001eac:	f7ff f800 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	3306      	adds	r3, #6
 8001eb6:	b2d8      	uxtb	r0, r3
 8001eb8:	2300      	movs	r3, #0
 8001eba:	22cc      	movs	r2, #204	; 0xcc
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	f7fe fff7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	3307      	adds	r3, #7
 8001ec8:	b2d8      	uxtb	r0, r3
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f7fe ffee 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	3308      	adds	r3, #8
 8001eda:	b2d8      	uxtb	r0, r3
 8001edc:	2399      	movs	r3, #153	; 0x99
 8001ede:	224c      	movs	r2, #76	; 0x4c
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	f7fe ffe5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	3309      	adds	r3, #9
 8001eec:	b2d8      	uxtb	r0, r3
 8001eee:	2399      	movs	r3, #153	; 0x99
 8001ef0:	2299      	movs	r2, #153	; 0x99
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	f7fe ffdc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	330a      	adds	r3, #10
 8001efe:	b2d8      	uxtb	r0, r3
 8001f00:	23cc      	movs	r3, #204	; 0xcc
 8001f02:	2200      	movs	r2, #0
 8001f04:	2166      	movs	r1, #102	; 0x66
 8001f06:	f7fe ffd3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	330b      	adds	r3, #11
 8001f10:	b2d8      	uxtb	r0, r3
 8001f12:	2300      	movs	r3, #0
 8001f14:	2200      	movs	r2, #0
 8001f16:	21cc      	movs	r1, #204	; 0xcc
 8001f18:	f7fe ffca 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	330c      	adds	r3, #12
 8001f22:	b2d8      	uxtb	r0, r3
 8001f24:	2300      	movs	r3, #0
 8001f26:	2200      	movs	r2, #0
 8001f28:	21cc      	movs	r1, #204	; 0xcc
 8001f2a:	f7fe ffc1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	330d      	adds	r3, #13
 8001f34:	b2d8      	uxtb	r0, r3
 8001f36:	2333      	movs	r3, #51	; 0x33
 8001f38:	22ff      	movs	r2, #255	; 0xff
 8001f3a:	21ff      	movs	r1, #255	; 0xff
 8001f3c:	f7fe ffb8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	330e      	adds	r3, #14
 8001f46:	b2d8      	uxtb	r0, r3
 8001f48:	2300      	movs	r3, #0
 8001f4a:	22cc      	movs	r2, #204	; 0xcc
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	f7fe ffaf 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,0,0);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	330f      	adds	r3, #15
 8001f58:	b2d8      	uxtb	r0, r3
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2100      	movs	r1, #0
 8001f60:	f7fe ffa6 	bl	8000eb0 <Set_Pixel>
	break;
 8001f64:	e08e      	b.n	8002084 <vumetro+0xf78>
default:
	Set_Pixel(0+numled,0,76,153);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	b2d8      	uxtb	r0, r3
 8001f6a:	2399      	movs	r3, #153	; 0x99
 8001f6c:	224c      	movs	r2, #76	; 0x4c
 8001f6e:	2100      	movs	r1, #0
 8001f70:	f7fe ff9e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	3301      	adds	r3, #1
 8001f7a:	b2d8      	uxtb	r0, r3
 8001f7c:	2399      	movs	r3, #153	; 0x99
 8001f7e:	2299      	movs	r2, #153	; 0x99
 8001f80:	2100      	movs	r1, #0
 8001f82:	f7fe ff95 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	3302      	adds	r3, #2
 8001f8c:	b2d8      	uxtb	r0, r3
 8001f8e:	23cc      	movs	r3, #204	; 0xcc
 8001f90:	2200      	movs	r2, #0
 8001f92:	2166      	movs	r1, #102	; 0x66
 8001f94:	f7fe ff8c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	3303      	adds	r3, #3
 8001f9e:	b2d8      	uxtb	r0, r3
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	21cc      	movs	r1, #204	; 0xcc
 8001fa6:	f7fe ff83 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	3304      	adds	r3, #4
 8001fb0:	b2d8      	uxtb	r0, r3
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	21cc      	movs	r1, #204	; 0xcc
 8001fb8:	f7fe ff7a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	3305      	adds	r3, #5
 8001fc2:	b2d8      	uxtb	r0, r3
 8001fc4:	2333      	movs	r3, #51	; 0x33
 8001fc6:	22ff      	movs	r2, #255	; 0xff
 8001fc8:	21ff      	movs	r1, #255	; 0xff
 8001fca:	f7fe ff71 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	3306      	adds	r3, #6
 8001fd4:	b2d8      	uxtb	r0, r3
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	22cc      	movs	r2, #204	; 0xcc
 8001fda:	2100      	movs	r1, #0
 8001fdc:	f7fe ff68 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	3307      	adds	r3, #7
 8001fe6:	b2d8      	uxtb	r0, r3
 8001fe8:	2300      	movs	r3, #0
 8001fea:	22cc      	movs	r2, #204	; 0xcc
 8001fec:	2100      	movs	r1, #0
 8001fee:	f7fe ff5f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	b2d8      	uxtb	r0, r3
 8001ffa:	2399      	movs	r3, #153	; 0x99
 8001ffc:	224c      	movs	r2, #76	; 0x4c
 8001ffe:	2100      	movs	r1, #0
 8002000:	f7fe ff56 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	3309      	adds	r3, #9
 800200a:	b2d8      	uxtb	r0, r3
 800200c:	2399      	movs	r3, #153	; 0x99
 800200e:	2299      	movs	r2, #153	; 0x99
 8002010:	2100      	movs	r1, #0
 8002012:	f7fe ff4d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	b2db      	uxtb	r3, r3
 800201a:	330a      	adds	r3, #10
 800201c:	b2d8      	uxtb	r0, r3
 800201e:	23cc      	movs	r3, #204	; 0xcc
 8002020:	2200      	movs	r2, #0
 8002022:	2166      	movs	r1, #102	; 0x66
 8002024:	f7fe ff44 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	330b      	adds	r3, #11
 800202e:	b2d8      	uxtb	r0, r3
 8002030:	2300      	movs	r3, #0
 8002032:	2200      	movs	r2, #0
 8002034:	21cc      	movs	r1, #204	; 0xcc
 8002036:	f7fe ff3b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	b2db      	uxtb	r3, r3
 800203e:	330c      	adds	r3, #12
 8002040:	b2d8      	uxtb	r0, r3
 8002042:	2300      	movs	r3, #0
 8002044:	2200      	movs	r2, #0
 8002046:	21cc      	movs	r1, #204	; 0xcc
 8002048:	f7fe ff32 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	330d      	adds	r3, #13
 8002052:	b2d8      	uxtb	r0, r3
 8002054:	2333      	movs	r3, #51	; 0x33
 8002056:	22ff      	movs	r2, #255	; 0xff
 8002058:	21ff      	movs	r1, #255	; 0xff
 800205a:	f7fe ff29 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	b2db      	uxtb	r3, r3
 8002062:	330e      	adds	r3, #14
 8002064:	b2d8      	uxtb	r0, r3
 8002066:	2300      	movs	r3, #0
 8002068:	22cc      	movs	r2, #204	; 0xcc
 800206a:	2100      	movs	r1, #0
 800206c:	f7fe ff20 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,204,0);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	b2db      	uxtb	r3, r3
 8002074:	330f      	adds	r3, #15
 8002076:	b2d8      	uxtb	r0, r3
 8002078:	2300      	movs	r3, #0
 800207a:	22cc      	movs	r2, #204	; 0xcc
 800207c:	2100      	movs	r1, #0
 800207e:	f7fe ff17 	bl	8000eb0 <Set_Pixel>
	break;
 8002082:	bf00      	nop
}

numled=32;
 8002084:	2320      	movs	r3, #32
 8002086:	60fb      	str	r3, [r7, #12]
switch(banda3){
 8002088:	797b      	ldrb	r3, [r7, #5]
 800208a:	3b01      	subs	r3, #1
 800208c:	2b06      	cmp	r3, #6
 800208e:	f200 8340 	bhi.w	8002712 <vumetro+0x1606>
 8002092:	a201      	add	r2, pc, #4	; (adr r2, 8002098 <vumetro+0xf8c>)
 8002094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002098:	080020b5 	.word	0x080020b5
 800209c:	0800213b 	.word	0x0800213b
 80020a0:	080021e5 	.word	0x080021e5
 80020a4:	080022b3 	.word	0x080022b3
 80020a8:	080023a5 	.word	0x080023a5
 80020ac:	080024bb 	.word	0x080024bb
 80020b0:	080025f5 	.word	0x080025f5
case 1||0:
	Set_Pixel(0+numled,76,0,153);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	b2d8      	uxtb	r0, r3
 80020b8:	2399      	movs	r3, #153	; 0x99
 80020ba:	2200      	movs	r2, #0
 80020bc:	214c      	movs	r1, #76	; 0x4c
 80020be:	f7fe fef7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 80020c2:	2301      	movs	r3, #1
 80020c4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80020c8:	e010      	b.n	80020ec <vumetro+0xfe0>
		Set_Pixel(j+numled,0,0,0);
 80020ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	4413      	add	r3, r2
 80020d6:	b2d8      	uxtb	r0, r3
 80020d8:	2300      	movs	r3, #0
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	f7fe fee7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 80020e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80020e6:	3301      	adds	r3, #1
 80020e8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80020ec:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80020f0:	2b07      	cmp	r3, #7
 80020f2:	d9ea      	bls.n	80020ca <vumetro+0xfbe>
	}
	Set_Pixel(8+numled,76,0,153);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	3308      	adds	r3, #8
 80020fa:	b2d8      	uxtb	r0, r3
 80020fc:	2399      	movs	r3, #153	; 0x99
 80020fe:	2200      	movs	r2, #0
 8002100:	214c      	movs	r1, #76	; 0x4c
 8002102:	f7fe fed5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 8002106:	2309      	movs	r3, #9
 8002108:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800210c:	e010      	b.n	8002130 <vumetro+0x1024>
		Set_Pixel(j+numled,0,0,0);
 800210e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8002112:	b2da      	uxtb	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	4413      	add	r3, r2
 800211a:	b2d8      	uxtb	r0, r3
 800211c:	2300      	movs	r3, #0
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	f7fe fec5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 8002126:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800212a:	3301      	adds	r3, #1
 800212c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8002130:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8002134:	2b0f      	cmp	r3, #15
 8002136:	d9ea      	bls.n	800210e <vumetro+0x1002>
	}
	break;
 8002138:	e37a      	b.n	8002830 <vumetro+0x1724>
case 2:
	Set_Pixel(0+numled,0,76,153);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	b2d8      	uxtb	r0, r3
 800213e:	2399      	movs	r3, #153	; 0x99
 8002140:	224c      	movs	r2, #76	; 0x4c
 8002142:	2100      	movs	r1, #0
 8002144:	f7fe feb4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	3301      	adds	r3, #1
 800214e:	b2d8      	uxtb	r0, r3
 8002150:	2399      	movs	r3, #153	; 0x99
 8002152:	2299      	movs	r2, #153	; 0x99
 8002154:	2100      	movs	r1, #0
 8002156:	f7fe feab 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 800215a:	2302      	movs	r3, #2
 800215c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8002160:	e010      	b.n	8002184 <vumetro+0x1078>
		Set_Pixel(j+numled,0,0,0);
 8002162:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8002166:	b2da      	uxtb	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	b2db      	uxtb	r3, r3
 800216c:	4413      	add	r3, r2
 800216e:	b2d8      	uxtb	r0, r3
 8002170:	2300      	movs	r3, #0
 8002172:	2200      	movs	r2, #0
 8002174:	2100      	movs	r1, #0
 8002176:	f7fe fe9b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 800217a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800217e:	3301      	adds	r3, #1
 8002180:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8002184:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8002188:	2b07      	cmp	r3, #7
 800218a:	d9ea      	bls.n	8002162 <vumetro+0x1056>
	}
	Set_Pixel(8+numled,0,76,153);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3308      	adds	r3, #8
 8002192:	b2d8      	uxtb	r0, r3
 8002194:	2399      	movs	r3, #153	; 0x99
 8002196:	224c      	movs	r2, #76	; 0x4c
 8002198:	2100      	movs	r1, #0
 800219a:	f7fe fe89 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	3309      	adds	r3, #9
 80021a4:	b2d8      	uxtb	r0, r3
 80021a6:	2399      	movs	r3, #153	; 0x99
 80021a8:	2299      	movs	r2, #153	; 0x99
 80021aa:	2100      	movs	r1, #0
 80021ac:	f7fe fe80 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 80021b0:	230a      	movs	r3, #10
 80021b2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80021b6:	e010      	b.n	80021da <vumetro+0x10ce>
		Set_Pixel(j+numled,0,0,0);
 80021b8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	4413      	add	r3, r2
 80021c4:	b2d8      	uxtb	r0, r3
 80021c6:	2300      	movs	r3, #0
 80021c8:	2200      	movs	r2, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	f7fe fe70 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 80021d0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80021d4:	3301      	adds	r3, #1
 80021d6:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80021da:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80021de:	2b0f      	cmp	r3, #15
 80021e0:	d9ea      	bls.n	80021b8 <vumetro+0x10ac>
	}
	break;
 80021e2:	e325      	b.n	8002830 <vumetro+0x1724>

case 3:
	Set_Pixel(0+numled,0,76,153);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	b2d8      	uxtb	r0, r3
 80021e8:	2399      	movs	r3, #153	; 0x99
 80021ea:	224c      	movs	r2, #76	; 0x4c
 80021ec:	2100      	movs	r1, #0
 80021ee:	f7fe fe5f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	b2d8      	uxtb	r0, r3
 80021fa:	2399      	movs	r3, #153	; 0x99
 80021fc:	2299      	movs	r2, #153	; 0x99
 80021fe:	2100      	movs	r1, #0
 8002200:	f7fe fe56 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	b2db      	uxtb	r3, r3
 8002208:	3302      	adds	r3, #2
 800220a:	b2d8      	uxtb	r0, r3
 800220c:	23cc      	movs	r3, #204	; 0xcc
 800220e:	2200      	movs	r2, #0
 8002210:	2166      	movs	r1, #102	; 0x66
 8002212:	f7fe fe4d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 8002216:	2303      	movs	r3, #3
 8002218:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800221c:	e010      	b.n	8002240 <vumetro+0x1134>
		Set_Pixel(j+numled,0,0,0);
 800221e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002222:	b2da      	uxtb	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	4413      	add	r3, r2
 800222a:	b2d8      	uxtb	r0, r3
 800222c:	2300      	movs	r3, #0
 800222e:	2200      	movs	r2, #0
 8002230:	2100      	movs	r1, #0
 8002232:	f7fe fe3d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 8002236:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800223a:	3301      	adds	r3, #1
 800223c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8002240:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002244:	2b07      	cmp	r3, #7
 8002246:	d9ea      	bls.n	800221e <vumetro+0x1112>
	}
	Set_Pixel(8+numled,0,76,153);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	3308      	adds	r3, #8
 800224e:	b2d8      	uxtb	r0, r3
 8002250:	2399      	movs	r3, #153	; 0x99
 8002252:	224c      	movs	r2, #76	; 0x4c
 8002254:	2100      	movs	r1, #0
 8002256:	f7fe fe2b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	3309      	adds	r3, #9
 8002260:	b2d8      	uxtb	r0, r3
 8002262:	2399      	movs	r3, #153	; 0x99
 8002264:	2299      	movs	r2, #153	; 0x99
 8002266:	2100      	movs	r1, #0
 8002268:	f7fe fe22 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	b2db      	uxtb	r3, r3
 8002270:	330a      	adds	r3, #10
 8002272:	b2d8      	uxtb	r0, r3
 8002274:	23cc      	movs	r3, #204	; 0xcc
 8002276:	2200      	movs	r2, #0
 8002278:	2166      	movs	r1, #102	; 0x66
 800227a:	f7fe fe19 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 800227e:	230b      	movs	r3, #11
 8002280:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8002284:	e010      	b.n	80022a8 <vumetro+0x119c>
		Set_Pixel(j+numled,0,0,0);
 8002286:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800228a:	b2da      	uxtb	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	4413      	add	r3, r2
 8002292:	b2d8      	uxtb	r0, r3
 8002294:	2300      	movs	r3, #0
 8002296:	2200      	movs	r2, #0
 8002298:	2100      	movs	r1, #0
 800229a:	f7fe fe09 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 800229e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80022a2:	3301      	adds	r3, #1
 80022a4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80022a8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d9ea      	bls.n	8002286 <vumetro+0x117a>
	}
	break;
 80022b0:	e2be      	b.n	8002830 <vumetro+0x1724>
case 4:
	Set_Pixel(0+numled,0,76,153);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	b2d8      	uxtb	r0, r3
 80022b6:	2399      	movs	r3, #153	; 0x99
 80022b8:	224c      	movs	r2, #76	; 0x4c
 80022ba:	2100      	movs	r1, #0
 80022bc:	f7fe fdf8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	3301      	adds	r3, #1
 80022c6:	b2d8      	uxtb	r0, r3
 80022c8:	2399      	movs	r3, #153	; 0x99
 80022ca:	2299      	movs	r2, #153	; 0x99
 80022cc:	2100      	movs	r1, #0
 80022ce:	f7fe fdef 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	3302      	adds	r3, #2
 80022d8:	b2d8      	uxtb	r0, r3
 80022da:	23cc      	movs	r3, #204	; 0xcc
 80022dc:	2200      	movs	r2, #0
 80022de:	2166      	movs	r1, #102	; 0x66
 80022e0:	f7fe fde6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	3303      	adds	r3, #3
 80022ea:	b2d8      	uxtb	r0, r3
 80022ec:	2300      	movs	r3, #0
 80022ee:	2200      	movs	r2, #0
 80022f0:	21cc      	movs	r1, #204	; 0xcc
 80022f2:	f7fe fddd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 80022f6:	2304      	movs	r3, #4
 80022f8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80022fc:	e010      	b.n	8002320 <vumetro+0x1214>
		Set_Pixel(j+numled,0,0,0);
 80022fe:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002302:	b2da      	uxtb	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4413      	add	r3, r2
 800230a:	b2d8      	uxtb	r0, r3
 800230c:	2300      	movs	r3, #0
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	f7fe fdcd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 8002316:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800231a:	3301      	adds	r3, #1
 800231c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8002320:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002324:	2b07      	cmp	r3, #7
 8002326:	d9ea      	bls.n	80022fe <vumetro+0x11f2>
	}
	Set_Pixel(8+numled,0,76,153);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	3308      	adds	r3, #8
 800232e:	b2d8      	uxtb	r0, r3
 8002330:	2399      	movs	r3, #153	; 0x99
 8002332:	224c      	movs	r2, #76	; 0x4c
 8002334:	2100      	movs	r1, #0
 8002336:	f7fe fdbb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	3309      	adds	r3, #9
 8002340:	b2d8      	uxtb	r0, r3
 8002342:	2399      	movs	r3, #153	; 0x99
 8002344:	2299      	movs	r2, #153	; 0x99
 8002346:	2100      	movs	r1, #0
 8002348:	f7fe fdb2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	330a      	adds	r3, #10
 8002352:	b2d8      	uxtb	r0, r3
 8002354:	23cc      	movs	r3, #204	; 0xcc
 8002356:	2200      	movs	r2, #0
 8002358:	2166      	movs	r1, #102	; 0x66
 800235a:	f7fe fda9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	330b      	adds	r3, #11
 8002364:	b2d8      	uxtb	r0, r3
 8002366:	2300      	movs	r3, #0
 8002368:	2200      	movs	r2, #0
 800236a:	21cc      	movs	r1, #204	; 0xcc
 800236c:	f7fe fda0 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8002370:	230c      	movs	r3, #12
 8002372:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8002376:	e010      	b.n	800239a <vumetro+0x128e>
		Set_Pixel(j+numled,0,0,0);
 8002378:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800237c:	b2da      	uxtb	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	b2db      	uxtb	r3, r3
 8002382:	4413      	add	r3, r2
 8002384:	b2d8      	uxtb	r0, r3
 8002386:	2300      	movs	r3, #0
 8002388:	2200      	movs	r2, #0
 800238a:	2100      	movs	r1, #0
 800238c:	f7fe fd90 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8002390:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002394:	3301      	adds	r3, #1
 8002396:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 800239a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800239e:	2b0f      	cmp	r3, #15
 80023a0:	d9ea      	bls.n	8002378 <vumetro+0x126c>
	}
	break;
 80023a2:	e245      	b.n	8002830 <vumetro+0x1724>
case 5:
	Set_Pixel(0+numled,0,76,153);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	b2d8      	uxtb	r0, r3
 80023a8:	2399      	movs	r3, #153	; 0x99
 80023aa:	224c      	movs	r2, #76	; 0x4c
 80023ac:	2100      	movs	r1, #0
 80023ae:	f7fe fd7f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	3301      	adds	r3, #1
 80023b8:	b2d8      	uxtb	r0, r3
 80023ba:	2399      	movs	r3, #153	; 0x99
 80023bc:	2299      	movs	r2, #153	; 0x99
 80023be:	2100      	movs	r1, #0
 80023c0:	f7fe fd76 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	3302      	adds	r3, #2
 80023ca:	b2d8      	uxtb	r0, r3
 80023cc:	23cc      	movs	r3, #204	; 0xcc
 80023ce:	2200      	movs	r2, #0
 80023d0:	2166      	movs	r1, #102	; 0x66
 80023d2:	f7fe fd6d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	3303      	adds	r3, #3
 80023dc:	b2d8      	uxtb	r0, r3
 80023de:	2300      	movs	r3, #0
 80023e0:	2200      	movs	r2, #0
 80023e2:	21cc      	movs	r1, #204	; 0xcc
 80023e4:	f7fe fd64 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	3304      	adds	r3, #4
 80023ee:	b2d8      	uxtb	r0, r3
 80023f0:	2300      	movs	r3, #0
 80023f2:	2200      	movs	r2, #0
 80023f4:	21cc      	movs	r1, #204	; 0xcc
 80023f6:	f7fe fd5b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 80023fa:	2305      	movs	r3, #5
 80023fc:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002400:	e010      	b.n	8002424 <vumetro+0x1318>
		Set_Pixel(j+numled,0,0,0);
 8002402:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002406:	b2da      	uxtb	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	4413      	add	r3, r2
 800240e:	b2d8      	uxtb	r0, r3
 8002410:	2300      	movs	r3, #0
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	f7fe fd4b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 800241a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800241e:	3301      	adds	r3, #1
 8002420:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002424:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002428:	2b07      	cmp	r3, #7
 800242a:	d9ea      	bls.n	8002402 <vumetro+0x12f6>
	}
	Set_Pixel(8+numled,0,76,153);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	b2db      	uxtb	r3, r3
 8002430:	3308      	adds	r3, #8
 8002432:	b2d8      	uxtb	r0, r3
 8002434:	2399      	movs	r3, #153	; 0x99
 8002436:	224c      	movs	r2, #76	; 0x4c
 8002438:	2100      	movs	r1, #0
 800243a:	f7fe fd39 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	3309      	adds	r3, #9
 8002444:	b2d8      	uxtb	r0, r3
 8002446:	2399      	movs	r3, #153	; 0x99
 8002448:	2299      	movs	r2, #153	; 0x99
 800244a:	2100      	movs	r1, #0
 800244c:	f7fe fd30 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	330a      	adds	r3, #10
 8002456:	b2d8      	uxtb	r0, r3
 8002458:	23cc      	movs	r3, #204	; 0xcc
 800245a:	2200      	movs	r2, #0
 800245c:	2166      	movs	r1, #102	; 0x66
 800245e:	f7fe fd27 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	330b      	adds	r3, #11
 8002468:	b2d8      	uxtb	r0, r3
 800246a:	2300      	movs	r3, #0
 800246c:	2200      	movs	r2, #0
 800246e:	21cc      	movs	r1, #204	; 0xcc
 8002470:	f7fe fd1e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	330c      	adds	r3, #12
 800247a:	b2d8      	uxtb	r0, r3
 800247c:	2300      	movs	r3, #0
 800247e:	2200      	movs	r2, #0
 8002480:	21cc      	movs	r1, #204	; 0xcc
 8002482:	f7fe fd15 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 8002486:	230d      	movs	r3, #13
 8002488:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800248c:	e010      	b.n	80024b0 <vumetro+0x13a4>
		Set_Pixel(j+numled,0,0,0);
 800248e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002492:	b2da      	uxtb	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	b2db      	uxtb	r3, r3
 8002498:	4413      	add	r3, r2
 800249a:	b2d8      	uxtb	r0, r3
 800249c:	2300      	movs	r3, #0
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	f7fe fd05 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 80024a6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80024aa:	3301      	adds	r3, #1
 80024ac:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80024b0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80024b4:	2b0f      	cmp	r3, #15
 80024b6:	d9ea      	bls.n	800248e <vumetro+0x1382>
	}
	break;
 80024b8:	e1ba      	b.n	8002830 <vumetro+0x1724>
case 6:
	Set_Pixel(0+numled,0,76,153);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	b2d8      	uxtb	r0, r3
 80024be:	2399      	movs	r3, #153	; 0x99
 80024c0:	224c      	movs	r2, #76	; 0x4c
 80024c2:	2100      	movs	r1, #0
 80024c4:	f7fe fcf4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	3301      	adds	r3, #1
 80024ce:	b2d8      	uxtb	r0, r3
 80024d0:	2399      	movs	r3, #153	; 0x99
 80024d2:	2299      	movs	r2, #153	; 0x99
 80024d4:	2100      	movs	r1, #0
 80024d6:	f7fe fceb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	3302      	adds	r3, #2
 80024e0:	b2d8      	uxtb	r0, r3
 80024e2:	23cc      	movs	r3, #204	; 0xcc
 80024e4:	2200      	movs	r2, #0
 80024e6:	2166      	movs	r1, #102	; 0x66
 80024e8:	f7fe fce2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	3303      	adds	r3, #3
 80024f2:	b2d8      	uxtb	r0, r3
 80024f4:	2300      	movs	r3, #0
 80024f6:	2200      	movs	r2, #0
 80024f8:	21cc      	movs	r1, #204	; 0xcc
 80024fa:	f7fe fcd9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	b2db      	uxtb	r3, r3
 8002502:	3304      	adds	r3, #4
 8002504:	b2d8      	uxtb	r0, r3
 8002506:	2300      	movs	r3, #0
 8002508:	2200      	movs	r2, #0
 800250a:	21cc      	movs	r1, #204	; 0xcc
 800250c:	f7fe fcd0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	b2db      	uxtb	r3, r3
 8002514:	3305      	adds	r3, #5
 8002516:	b2d8      	uxtb	r0, r3
 8002518:	2333      	movs	r3, #51	; 0x33
 800251a:	22ff      	movs	r2, #255	; 0xff
 800251c:	21ff      	movs	r1, #255	; 0xff
 800251e:	f7fe fcc7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8002522:	2306      	movs	r3, #6
 8002524:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8002528:	e010      	b.n	800254c <vumetro+0x1440>
		Set_Pixel(j+numled,0,0,0);
 800252a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800252e:	b2da      	uxtb	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	4413      	add	r3, r2
 8002536:	b2d8      	uxtb	r0, r3
 8002538:	2300      	movs	r3, #0
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	f7fe fcb7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8002542:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002546:	3301      	adds	r3, #1
 8002548:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 800254c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002550:	2b07      	cmp	r3, #7
 8002552:	d9ea      	bls.n	800252a <vumetro+0x141e>
	}
	Set_Pixel(8+numled,0,76,153);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	b2db      	uxtb	r3, r3
 8002558:	3308      	adds	r3, #8
 800255a:	b2d8      	uxtb	r0, r3
 800255c:	2399      	movs	r3, #153	; 0x99
 800255e:	224c      	movs	r2, #76	; 0x4c
 8002560:	2100      	movs	r1, #0
 8002562:	f7fe fca5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	3309      	adds	r3, #9
 800256c:	b2d8      	uxtb	r0, r3
 800256e:	2399      	movs	r3, #153	; 0x99
 8002570:	2299      	movs	r2, #153	; 0x99
 8002572:	2100      	movs	r1, #0
 8002574:	f7fe fc9c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	b2db      	uxtb	r3, r3
 800257c:	330a      	adds	r3, #10
 800257e:	b2d8      	uxtb	r0, r3
 8002580:	23cc      	movs	r3, #204	; 0xcc
 8002582:	2200      	movs	r2, #0
 8002584:	2166      	movs	r1, #102	; 0x66
 8002586:	f7fe fc93 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	330b      	adds	r3, #11
 8002590:	b2d8      	uxtb	r0, r3
 8002592:	2300      	movs	r3, #0
 8002594:	2200      	movs	r2, #0
 8002596:	21cc      	movs	r1, #204	; 0xcc
 8002598:	f7fe fc8a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	330c      	adds	r3, #12
 80025a2:	b2d8      	uxtb	r0, r3
 80025a4:	2300      	movs	r3, #0
 80025a6:	2200      	movs	r2, #0
 80025a8:	21cc      	movs	r1, #204	; 0xcc
 80025aa:	f7fe fc81 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	330d      	adds	r3, #13
 80025b4:	b2d8      	uxtb	r0, r3
 80025b6:	2333      	movs	r3, #51	; 0x33
 80025b8:	22ff      	movs	r2, #255	; 0xff
 80025ba:	21ff      	movs	r1, #255	; 0xff
 80025bc:	f7fe fc78 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 80025c0:	230e      	movs	r3, #14
 80025c2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 80025c6:	e010      	b.n	80025ea <vumetro+0x14de>
		Set_Pixel(j+numled,0,0,0);
 80025c8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	b2d8      	uxtb	r0, r3
 80025d6:	2300      	movs	r3, #0
 80025d8:	2200      	movs	r2, #0
 80025da:	2100      	movs	r1, #0
 80025dc:	f7fe fc68 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 80025e0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80025e4:	3301      	adds	r3, #1
 80025e6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 80025ea:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80025ee:	2b0f      	cmp	r3, #15
 80025f0:	d9ea      	bls.n	80025c8 <vumetro+0x14bc>
	}
	break;
 80025f2:	e11d      	b.n	8002830 <vumetro+0x1724>
case 7:
	Set_Pixel(0+numled,0,76,153);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	2399      	movs	r3, #153	; 0x99
 80025fa:	224c      	movs	r2, #76	; 0x4c
 80025fc:	2100      	movs	r1, #0
 80025fe:	f7fe fc57 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	3301      	adds	r3, #1
 8002608:	b2d8      	uxtb	r0, r3
 800260a:	2399      	movs	r3, #153	; 0x99
 800260c:	2299      	movs	r2, #153	; 0x99
 800260e:	2100      	movs	r1, #0
 8002610:	f7fe fc4e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	b2db      	uxtb	r3, r3
 8002618:	3302      	adds	r3, #2
 800261a:	b2d8      	uxtb	r0, r3
 800261c:	23cc      	movs	r3, #204	; 0xcc
 800261e:	2200      	movs	r2, #0
 8002620:	2166      	movs	r1, #102	; 0x66
 8002622:	f7fe fc45 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	3303      	adds	r3, #3
 800262c:	b2d8      	uxtb	r0, r3
 800262e:	2300      	movs	r3, #0
 8002630:	2200      	movs	r2, #0
 8002632:	21cc      	movs	r1, #204	; 0xcc
 8002634:	f7fe fc3c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	b2db      	uxtb	r3, r3
 800263c:	3304      	adds	r3, #4
 800263e:	b2d8      	uxtb	r0, r3
 8002640:	2300      	movs	r3, #0
 8002642:	2200      	movs	r2, #0
 8002644:	21cc      	movs	r1, #204	; 0xcc
 8002646:	f7fe fc33 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	3305      	adds	r3, #5
 8002650:	b2d8      	uxtb	r0, r3
 8002652:	2333      	movs	r3, #51	; 0x33
 8002654:	22ff      	movs	r2, #255	; 0xff
 8002656:	21ff      	movs	r1, #255	; 0xff
 8002658:	f7fe fc2a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	3306      	adds	r3, #6
 8002662:	b2d8      	uxtb	r0, r3
 8002664:	2300      	movs	r3, #0
 8002666:	22cc      	movs	r2, #204	; 0xcc
 8002668:	2100      	movs	r1, #0
 800266a:	f7fe fc21 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	3307      	adds	r3, #7
 8002674:	b2d8      	uxtb	r0, r3
 8002676:	2300      	movs	r3, #0
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	f7fe fc18 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	b2db      	uxtb	r3, r3
 8002684:	3308      	adds	r3, #8
 8002686:	b2d8      	uxtb	r0, r3
 8002688:	2399      	movs	r3, #153	; 0x99
 800268a:	224c      	movs	r2, #76	; 0x4c
 800268c:	2100      	movs	r1, #0
 800268e:	f7fe fc0f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	b2db      	uxtb	r3, r3
 8002696:	3309      	adds	r3, #9
 8002698:	b2d8      	uxtb	r0, r3
 800269a:	2399      	movs	r3, #153	; 0x99
 800269c:	2299      	movs	r2, #153	; 0x99
 800269e:	2100      	movs	r1, #0
 80026a0:	f7fe fc06 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	330a      	adds	r3, #10
 80026aa:	b2d8      	uxtb	r0, r3
 80026ac:	23cc      	movs	r3, #204	; 0xcc
 80026ae:	2200      	movs	r2, #0
 80026b0:	2166      	movs	r1, #102	; 0x66
 80026b2:	f7fe fbfd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	330b      	adds	r3, #11
 80026bc:	b2d8      	uxtb	r0, r3
 80026be:	2300      	movs	r3, #0
 80026c0:	2200      	movs	r2, #0
 80026c2:	21cc      	movs	r1, #204	; 0xcc
 80026c4:	f7fe fbf4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	330c      	adds	r3, #12
 80026ce:	b2d8      	uxtb	r0, r3
 80026d0:	2300      	movs	r3, #0
 80026d2:	2200      	movs	r2, #0
 80026d4:	21cc      	movs	r1, #204	; 0xcc
 80026d6:	f7fe fbeb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	330d      	adds	r3, #13
 80026e0:	b2d8      	uxtb	r0, r3
 80026e2:	2333      	movs	r3, #51	; 0x33
 80026e4:	22ff      	movs	r2, #255	; 0xff
 80026e6:	21ff      	movs	r1, #255	; 0xff
 80026e8:	f7fe fbe2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	330e      	adds	r3, #14
 80026f2:	b2d8      	uxtb	r0, r3
 80026f4:	2300      	movs	r3, #0
 80026f6:	22cc      	movs	r2, #204	; 0xcc
 80026f8:	2100      	movs	r1, #0
 80026fa:	f7fe fbd9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,0,0);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	b2db      	uxtb	r3, r3
 8002702:	330f      	adds	r3, #15
 8002704:	b2d8      	uxtb	r0, r3
 8002706:	2300      	movs	r3, #0
 8002708:	2200      	movs	r2, #0
 800270a:	2100      	movs	r1, #0
 800270c:	f7fe fbd0 	bl	8000eb0 <Set_Pixel>
	break;
 8002710:	e08e      	b.n	8002830 <vumetro+0x1724>
default:
	Set_Pixel(0+numled,0,76,153);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	b2d8      	uxtb	r0, r3
 8002716:	2399      	movs	r3, #153	; 0x99
 8002718:	224c      	movs	r2, #76	; 0x4c
 800271a:	2100      	movs	r1, #0
 800271c:	f7fe fbc8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	3301      	adds	r3, #1
 8002726:	b2d8      	uxtb	r0, r3
 8002728:	2399      	movs	r3, #153	; 0x99
 800272a:	2299      	movs	r2, #153	; 0x99
 800272c:	2100      	movs	r1, #0
 800272e:	f7fe fbbf 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	b2db      	uxtb	r3, r3
 8002736:	3302      	adds	r3, #2
 8002738:	b2d8      	uxtb	r0, r3
 800273a:	23cc      	movs	r3, #204	; 0xcc
 800273c:	2200      	movs	r2, #0
 800273e:	2166      	movs	r1, #102	; 0x66
 8002740:	f7fe fbb6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	b2db      	uxtb	r3, r3
 8002748:	3303      	adds	r3, #3
 800274a:	b2d8      	uxtb	r0, r3
 800274c:	2300      	movs	r3, #0
 800274e:	2200      	movs	r2, #0
 8002750:	21cc      	movs	r1, #204	; 0xcc
 8002752:	f7fe fbad 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	3304      	adds	r3, #4
 800275c:	b2d8      	uxtb	r0, r3
 800275e:	2300      	movs	r3, #0
 8002760:	2200      	movs	r2, #0
 8002762:	21cc      	movs	r1, #204	; 0xcc
 8002764:	f7fe fba4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	b2db      	uxtb	r3, r3
 800276c:	3305      	adds	r3, #5
 800276e:	b2d8      	uxtb	r0, r3
 8002770:	2333      	movs	r3, #51	; 0x33
 8002772:	22ff      	movs	r2, #255	; 0xff
 8002774:	21ff      	movs	r1, #255	; 0xff
 8002776:	f7fe fb9b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	3306      	adds	r3, #6
 8002780:	b2d8      	uxtb	r0, r3
 8002782:	2300      	movs	r3, #0
 8002784:	22cc      	movs	r2, #204	; 0xcc
 8002786:	2100      	movs	r1, #0
 8002788:	f7fe fb92 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	b2db      	uxtb	r3, r3
 8002790:	3307      	adds	r3, #7
 8002792:	b2d8      	uxtb	r0, r3
 8002794:	2300      	movs	r3, #0
 8002796:	22cc      	movs	r2, #204	; 0xcc
 8002798:	2100      	movs	r1, #0
 800279a:	f7fe fb89 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	3308      	adds	r3, #8
 80027a4:	b2d8      	uxtb	r0, r3
 80027a6:	2399      	movs	r3, #153	; 0x99
 80027a8:	224c      	movs	r2, #76	; 0x4c
 80027aa:	2100      	movs	r1, #0
 80027ac:	f7fe fb80 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	3309      	adds	r3, #9
 80027b6:	b2d8      	uxtb	r0, r3
 80027b8:	2399      	movs	r3, #153	; 0x99
 80027ba:	2299      	movs	r2, #153	; 0x99
 80027bc:	2100      	movs	r1, #0
 80027be:	f7fe fb77 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	330a      	adds	r3, #10
 80027c8:	b2d8      	uxtb	r0, r3
 80027ca:	23cc      	movs	r3, #204	; 0xcc
 80027cc:	2200      	movs	r2, #0
 80027ce:	2166      	movs	r1, #102	; 0x66
 80027d0:	f7fe fb6e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	330b      	adds	r3, #11
 80027da:	b2d8      	uxtb	r0, r3
 80027dc:	2300      	movs	r3, #0
 80027de:	2200      	movs	r2, #0
 80027e0:	21cc      	movs	r1, #204	; 0xcc
 80027e2:	f7fe fb65 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	330c      	adds	r3, #12
 80027ec:	b2d8      	uxtb	r0, r3
 80027ee:	2300      	movs	r3, #0
 80027f0:	2200      	movs	r2, #0
 80027f2:	21cc      	movs	r1, #204	; 0xcc
 80027f4:	f7fe fb5c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	330d      	adds	r3, #13
 80027fe:	b2d8      	uxtb	r0, r3
 8002800:	2333      	movs	r3, #51	; 0x33
 8002802:	22ff      	movs	r2, #255	; 0xff
 8002804:	21ff      	movs	r1, #255	; 0xff
 8002806:	f7fe fb53 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	330e      	adds	r3, #14
 8002810:	b2d8      	uxtb	r0, r3
 8002812:	2300      	movs	r3, #0
 8002814:	22cc      	movs	r2, #204	; 0xcc
 8002816:	2100      	movs	r1, #0
 8002818:	f7fe fb4a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,204,0);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	b2db      	uxtb	r3, r3
 8002820:	330f      	adds	r3, #15
 8002822:	b2d8      	uxtb	r0, r3
 8002824:	2300      	movs	r3, #0
 8002826:	22cc      	movs	r2, #204	; 0xcc
 8002828:	2100      	movs	r1, #0
 800282a:	f7fe fb41 	bl	8000eb0 <Set_Pixel>
	break;
 800282e:	bf00      	nop
}

numled=48;
 8002830:	2330      	movs	r3, #48	; 0x30
 8002832:	60fb      	str	r3, [r7, #12]
switch(banda4){
 8002834:	793b      	ldrb	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	2b06      	cmp	r3, #6
 800283a:	f200 8340 	bhi.w	8002ebe <vumetro+0x1db2>
 800283e:	a201      	add	r2, pc, #4	; (adr r2, 8002844 <vumetro+0x1738>)
 8002840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002844:	08002861 	.word	0x08002861
 8002848:	080028e7 	.word	0x080028e7
 800284c:	08002991 	.word	0x08002991
 8002850:	08002a5f 	.word	0x08002a5f
 8002854:	08002b51 	.word	0x08002b51
 8002858:	08002c67 	.word	0x08002c67
 800285c:	08002da1 	.word	0x08002da1
case 1||0:
	Set_Pixel(0+numled,76,0,153);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	b2d8      	uxtb	r0, r3
 8002864:	2399      	movs	r3, #153	; 0x99
 8002866:	2200      	movs	r2, #0
 8002868:	214c      	movs	r1, #76	; 0x4c
 800286a:	f7fe fb21 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 800286e:	2301      	movs	r3, #1
 8002870:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8002874:	e010      	b.n	8002898 <vumetro+0x178c>
		Set_Pixel(j+numled,0,0,0);
 8002876:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800287a:	b2da      	uxtb	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	4413      	add	r3, r2
 8002882:	b2d8      	uxtb	r0, r3
 8002884:	2300      	movs	r3, #0
 8002886:	2200      	movs	r2, #0
 8002888:	2100      	movs	r1, #0
 800288a:	f7fe fb11 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=7;j++){
 800288e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002892:	3301      	adds	r3, #1
 8002894:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8002898:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800289c:	2b07      	cmp	r3, #7
 800289e:	d9ea      	bls.n	8002876 <vumetro+0x176a>
	}
	Set_Pixel(8+numled,76,0,153);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	3308      	adds	r3, #8
 80028a6:	b2d8      	uxtb	r0, r3
 80028a8:	2399      	movs	r3, #153	; 0x99
 80028aa:	2200      	movs	r2, #0
 80028ac:	214c      	movs	r1, #76	; 0x4c
 80028ae:	f7fe faff 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 80028b2:	2309      	movs	r3, #9
 80028b4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80028b8:	e010      	b.n	80028dc <vumetro+0x17d0>
		Set_Pixel(j+numled,0,0,0);
 80028ba:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	4413      	add	r3, r2
 80028c6:	b2d8      	uxtb	r0, r3
 80028c8:	2300      	movs	r3, #0
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	f7fe faef 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=9;j<=15;j++){
 80028d2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80028d6:	3301      	adds	r3, #1
 80028d8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80028dc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80028e0:	2b0f      	cmp	r3, #15
 80028e2:	d9ea      	bls.n	80028ba <vumetro+0x17ae>
	}
	break;
 80028e4:	e37a      	b.n	8002fdc <vumetro+0x1ed0>
case 2:
	Set_Pixel(0+numled,0,76,153);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	b2d8      	uxtb	r0, r3
 80028ea:	2399      	movs	r3, #153	; 0x99
 80028ec:	224c      	movs	r2, #76	; 0x4c
 80028ee:	2100      	movs	r1, #0
 80028f0:	f7fe fade 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	3301      	adds	r3, #1
 80028fa:	b2d8      	uxtb	r0, r3
 80028fc:	2399      	movs	r3, #153	; 0x99
 80028fe:	2299      	movs	r2, #153	; 0x99
 8002900:	2100      	movs	r1, #0
 8002902:	f7fe fad5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 8002906:	2302      	movs	r3, #2
 8002908:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800290c:	e010      	b.n	8002930 <vumetro+0x1824>
		Set_Pixel(j+numled,0,0,0);
 800290e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002912:	b2da      	uxtb	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	b2db      	uxtb	r3, r3
 8002918:	4413      	add	r3, r2
 800291a:	b2d8      	uxtb	r0, r3
 800291c:	2300      	movs	r3, #0
 800291e:	2200      	movs	r2, #0
 8002920:	2100      	movs	r1, #0
 8002922:	f7fe fac5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=7;j++){
 8002926:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800292a:	3301      	adds	r3, #1
 800292c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8002930:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002934:	2b07      	cmp	r3, #7
 8002936:	d9ea      	bls.n	800290e <vumetro+0x1802>
	}
	Set_Pixel(8+numled,0,76,153);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	b2db      	uxtb	r3, r3
 800293c:	3308      	adds	r3, #8
 800293e:	b2d8      	uxtb	r0, r3
 8002940:	2399      	movs	r3, #153	; 0x99
 8002942:	224c      	movs	r2, #76	; 0x4c
 8002944:	2100      	movs	r1, #0
 8002946:	f7fe fab3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	3309      	adds	r3, #9
 8002950:	b2d8      	uxtb	r0, r3
 8002952:	2399      	movs	r3, #153	; 0x99
 8002954:	2299      	movs	r2, #153	; 0x99
 8002956:	2100      	movs	r1, #0
 8002958:	f7fe faaa 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 800295c:	230a      	movs	r3, #10
 800295e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002962:	e010      	b.n	8002986 <vumetro+0x187a>
		Set_Pixel(j+numled,0,0,0);
 8002964:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002968:	b2da      	uxtb	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	4413      	add	r3, r2
 8002970:	b2d8      	uxtb	r0, r3
 8002972:	2300      	movs	r3, #0
 8002974:	2200      	movs	r2, #0
 8002976:	2100      	movs	r1, #0
 8002978:	f7fe fa9a 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=10;j<=15;j++){
 800297c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002980:	3301      	adds	r3, #1
 8002982:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8002986:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800298a:	2b0f      	cmp	r3, #15
 800298c:	d9ea      	bls.n	8002964 <vumetro+0x1858>
	}
	break;
 800298e:	e325      	b.n	8002fdc <vumetro+0x1ed0>

case 3:
	Set_Pixel(0+numled,0,76,153);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	b2d8      	uxtb	r0, r3
 8002994:	2399      	movs	r3, #153	; 0x99
 8002996:	224c      	movs	r2, #76	; 0x4c
 8002998:	2100      	movs	r1, #0
 800299a:	f7fe fa89 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	b2d8      	uxtb	r0, r3
 80029a6:	2399      	movs	r3, #153	; 0x99
 80029a8:	2299      	movs	r2, #153	; 0x99
 80029aa:	2100      	movs	r1, #0
 80029ac:	f7fe fa80 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	3302      	adds	r3, #2
 80029b6:	b2d8      	uxtb	r0, r3
 80029b8:	23cc      	movs	r3, #204	; 0xcc
 80029ba:	2200      	movs	r2, #0
 80029bc:	2166      	movs	r1, #102	; 0x66
 80029be:	f7fe fa77 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 80029c2:	2303      	movs	r3, #3
 80029c4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80029c8:	e010      	b.n	80029ec <vumetro+0x18e0>
		Set_Pixel(j+numled,0,0,0);
 80029ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	b2d8      	uxtb	r0, r3
 80029d8:	2300      	movs	r3, #0
 80029da:	2200      	movs	r2, #0
 80029dc:	2100      	movs	r1, #0
 80029de:	f7fe fa67 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=7;j++){
 80029e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80029e6:	3301      	adds	r3, #1
 80029e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80029ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80029f0:	2b07      	cmp	r3, #7
 80029f2:	d9ea      	bls.n	80029ca <vumetro+0x18be>
	}
	Set_Pixel(8+numled,0,76,153);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	3308      	adds	r3, #8
 80029fa:	b2d8      	uxtb	r0, r3
 80029fc:	2399      	movs	r3, #153	; 0x99
 80029fe:	224c      	movs	r2, #76	; 0x4c
 8002a00:	2100      	movs	r1, #0
 8002a02:	f7fe fa55 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	3309      	adds	r3, #9
 8002a0c:	b2d8      	uxtb	r0, r3
 8002a0e:	2399      	movs	r3, #153	; 0x99
 8002a10:	2299      	movs	r2, #153	; 0x99
 8002a12:	2100      	movs	r1, #0
 8002a14:	f7fe fa4c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	330a      	adds	r3, #10
 8002a1e:	b2d8      	uxtb	r0, r3
 8002a20:	23cc      	movs	r3, #204	; 0xcc
 8002a22:	2200      	movs	r2, #0
 8002a24:	2166      	movs	r1, #102	; 0x66
 8002a26:	f7fe fa43 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8002a2a:	230b      	movs	r3, #11
 8002a2c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002a30:	e010      	b.n	8002a54 <vumetro+0x1948>
		Set_Pixel(j+numled,0,0,0);
 8002a32:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	b2d8      	uxtb	r0, r3
 8002a40:	2300      	movs	r3, #0
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	f7fe fa33 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=11;j<=15;j++){
 8002a4a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002a4e:	3301      	adds	r3, #1
 8002a50:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002a54:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002a58:	2b0f      	cmp	r3, #15
 8002a5a:	d9ea      	bls.n	8002a32 <vumetro+0x1926>
	}
	break;
 8002a5c:	e2be      	b.n	8002fdc <vumetro+0x1ed0>
case 4:
	Set_Pixel(0+numled,0,76,153);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	b2d8      	uxtb	r0, r3
 8002a62:	2399      	movs	r3, #153	; 0x99
 8002a64:	224c      	movs	r2, #76	; 0x4c
 8002a66:	2100      	movs	r1, #0
 8002a68:	f7fe fa22 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	3301      	adds	r3, #1
 8002a72:	b2d8      	uxtb	r0, r3
 8002a74:	2399      	movs	r3, #153	; 0x99
 8002a76:	2299      	movs	r2, #153	; 0x99
 8002a78:	2100      	movs	r1, #0
 8002a7a:	f7fe fa19 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	3302      	adds	r3, #2
 8002a84:	b2d8      	uxtb	r0, r3
 8002a86:	23cc      	movs	r3, #204	; 0xcc
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2166      	movs	r1, #102	; 0x66
 8002a8c:	f7fe fa10 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	3303      	adds	r3, #3
 8002a96:	b2d8      	uxtb	r0, r3
 8002a98:	2300      	movs	r3, #0
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	21cc      	movs	r1, #204	; 0xcc
 8002a9e:	f7fe fa07 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 8002aa2:	2304      	movs	r3, #4
 8002aa4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8002aa8:	e010      	b.n	8002acc <vumetro+0x19c0>
		Set_Pixel(j+numled,0,0,0);
 8002aaa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	b2d8      	uxtb	r0, r3
 8002ab8:	2300      	movs	r3, #0
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	f7fe f9f7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=7;j++){
 8002ac2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8002acc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002ad0:	2b07      	cmp	r3, #7
 8002ad2:	d9ea      	bls.n	8002aaa <vumetro+0x199e>
	}
	Set_Pixel(8+numled,0,76,153);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	3308      	adds	r3, #8
 8002ada:	b2d8      	uxtb	r0, r3
 8002adc:	2399      	movs	r3, #153	; 0x99
 8002ade:	224c      	movs	r2, #76	; 0x4c
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	f7fe f9e5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	3309      	adds	r3, #9
 8002aec:	b2d8      	uxtb	r0, r3
 8002aee:	2399      	movs	r3, #153	; 0x99
 8002af0:	2299      	movs	r2, #153	; 0x99
 8002af2:	2100      	movs	r1, #0
 8002af4:	f7fe f9dc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	330a      	adds	r3, #10
 8002afe:	b2d8      	uxtb	r0, r3
 8002b00:	23cc      	movs	r3, #204	; 0xcc
 8002b02:	2200      	movs	r2, #0
 8002b04:	2166      	movs	r1, #102	; 0x66
 8002b06:	f7fe f9d3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	330b      	adds	r3, #11
 8002b10:	b2d8      	uxtb	r0, r3
 8002b12:	2300      	movs	r3, #0
 8002b14:	2200      	movs	r2, #0
 8002b16:	21cc      	movs	r1, #204	; 0xcc
 8002b18:	f7fe f9ca 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8002b1c:	230c      	movs	r3, #12
 8002b1e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002b22:	e010      	b.n	8002b46 <vumetro+0x1a3a>
		Set_Pixel(j+numled,0,0,0);
 8002b24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	4413      	add	r3, r2
 8002b30:	b2d8      	uxtb	r0, r3
 8002b32:	2300      	movs	r3, #0
 8002b34:	2200      	movs	r2, #0
 8002b36:	2100      	movs	r1, #0
 8002b38:	f7fe f9ba 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=12;j<=15;j++){
 8002b3c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b40:	3301      	adds	r3, #1
 8002b42:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002b46:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b4a:	2b0f      	cmp	r3, #15
 8002b4c:	d9ea      	bls.n	8002b24 <vumetro+0x1a18>
	}
	break;
 8002b4e:	e245      	b.n	8002fdc <vumetro+0x1ed0>
case 5:
	Set_Pixel(0+numled,0,76,153);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	b2d8      	uxtb	r0, r3
 8002b54:	2399      	movs	r3, #153	; 0x99
 8002b56:	224c      	movs	r2, #76	; 0x4c
 8002b58:	2100      	movs	r1, #0
 8002b5a:	f7fe f9a9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	3301      	adds	r3, #1
 8002b64:	b2d8      	uxtb	r0, r3
 8002b66:	2399      	movs	r3, #153	; 0x99
 8002b68:	2299      	movs	r2, #153	; 0x99
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	f7fe f9a0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	3302      	adds	r3, #2
 8002b76:	b2d8      	uxtb	r0, r3
 8002b78:	23cc      	movs	r3, #204	; 0xcc
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2166      	movs	r1, #102	; 0x66
 8002b7e:	f7fe f997 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	3303      	adds	r3, #3
 8002b88:	b2d8      	uxtb	r0, r3
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	21cc      	movs	r1, #204	; 0xcc
 8002b90:	f7fe f98e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	3304      	adds	r3, #4
 8002b9a:	b2d8      	uxtb	r0, r3
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	21cc      	movs	r1, #204	; 0xcc
 8002ba2:	f7fe f985 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 8002ba6:	2305      	movs	r3, #5
 8002ba8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8002bac:	e010      	b.n	8002bd0 <vumetro+0x1ac4>
		Set_Pixel(j+numled,0,0,0);
 8002bae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	4413      	add	r3, r2
 8002bba:	b2d8      	uxtb	r0, r3
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	f7fe f975 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=7;j++){
 8002bc6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002bca:	3301      	adds	r3, #1
 8002bcc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8002bd0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002bd4:	2b07      	cmp	r3, #7
 8002bd6:	d9ea      	bls.n	8002bae <vumetro+0x1aa2>
	}
	Set_Pixel(8+numled,0,76,153);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	3308      	adds	r3, #8
 8002bde:	b2d8      	uxtb	r0, r3
 8002be0:	2399      	movs	r3, #153	; 0x99
 8002be2:	224c      	movs	r2, #76	; 0x4c
 8002be4:	2100      	movs	r1, #0
 8002be6:	f7fe f963 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	3309      	adds	r3, #9
 8002bf0:	b2d8      	uxtb	r0, r3
 8002bf2:	2399      	movs	r3, #153	; 0x99
 8002bf4:	2299      	movs	r2, #153	; 0x99
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	f7fe f95a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	330a      	adds	r3, #10
 8002c02:	b2d8      	uxtb	r0, r3
 8002c04:	23cc      	movs	r3, #204	; 0xcc
 8002c06:	2200      	movs	r2, #0
 8002c08:	2166      	movs	r1, #102	; 0x66
 8002c0a:	f7fe f951 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	330b      	adds	r3, #11
 8002c14:	b2d8      	uxtb	r0, r3
 8002c16:	2300      	movs	r3, #0
 8002c18:	2200      	movs	r2, #0
 8002c1a:	21cc      	movs	r1, #204	; 0xcc
 8002c1c:	f7fe f948 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	330c      	adds	r3, #12
 8002c26:	b2d8      	uxtb	r0, r3
 8002c28:	2300      	movs	r3, #0
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	21cc      	movs	r1, #204	; 0xcc
 8002c2e:	f7fe f93f 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 8002c32:	230d      	movs	r3, #13
 8002c34:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002c38:	e010      	b.n	8002c5c <vumetro+0x1b50>
		Set_Pixel(j+numled,0,0,0);
 8002c3a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	4413      	add	r3, r2
 8002c46:	b2d8      	uxtb	r0, r3
 8002c48:	2300      	movs	r3, #0
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	f7fe f92f 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=13;j<=15;j++){
 8002c52:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002c56:	3301      	adds	r3, #1
 8002c58:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002c5c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002c60:	2b0f      	cmp	r3, #15
 8002c62:	d9ea      	bls.n	8002c3a <vumetro+0x1b2e>
	}
	break;
 8002c64:	e1ba      	b.n	8002fdc <vumetro+0x1ed0>
case 6:
	Set_Pixel(0+numled,0,76,153);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	b2d8      	uxtb	r0, r3
 8002c6a:	2399      	movs	r3, #153	; 0x99
 8002c6c:	224c      	movs	r2, #76	; 0x4c
 8002c6e:	2100      	movs	r1, #0
 8002c70:	f7fe f91e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	3301      	adds	r3, #1
 8002c7a:	b2d8      	uxtb	r0, r3
 8002c7c:	2399      	movs	r3, #153	; 0x99
 8002c7e:	2299      	movs	r2, #153	; 0x99
 8002c80:	2100      	movs	r1, #0
 8002c82:	f7fe f915 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	3302      	adds	r3, #2
 8002c8c:	b2d8      	uxtb	r0, r3
 8002c8e:	23cc      	movs	r3, #204	; 0xcc
 8002c90:	2200      	movs	r2, #0
 8002c92:	2166      	movs	r1, #102	; 0x66
 8002c94:	f7fe f90c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	3303      	adds	r3, #3
 8002c9e:	b2d8      	uxtb	r0, r3
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	21cc      	movs	r1, #204	; 0xcc
 8002ca6:	f7fe f903 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3304      	adds	r3, #4
 8002cb0:	b2d8      	uxtb	r0, r3
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	21cc      	movs	r1, #204	; 0xcc
 8002cb8:	f7fe f8fa 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	3305      	adds	r3, #5
 8002cc2:	b2d8      	uxtb	r0, r3
 8002cc4:	2333      	movs	r3, #51	; 0x33
 8002cc6:	22ff      	movs	r2, #255	; 0xff
 8002cc8:	21ff      	movs	r1, #255	; 0xff
 8002cca:	f7fe f8f1 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8002cce:	2306      	movs	r3, #6
 8002cd0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002cd4:	e010      	b.n	8002cf8 <vumetro+0x1bec>
		Set_Pixel(j+numled,0,0,0);
 8002cd6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	b2d8      	uxtb	r0, r3
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2100      	movs	r1, #0
 8002cea:	f7fe f8e1 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=7;j++){
 8002cee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002cf8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002cfc:	2b07      	cmp	r3, #7
 8002cfe:	d9ea      	bls.n	8002cd6 <vumetro+0x1bca>
	}
	Set_Pixel(8+numled,0,76,153);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	3308      	adds	r3, #8
 8002d06:	b2d8      	uxtb	r0, r3
 8002d08:	2399      	movs	r3, #153	; 0x99
 8002d0a:	224c      	movs	r2, #76	; 0x4c
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	f7fe f8cf 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	3309      	adds	r3, #9
 8002d18:	b2d8      	uxtb	r0, r3
 8002d1a:	2399      	movs	r3, #153	; 0x99
 8002d1c:	2299      	movs	r2, #153	; 0x99
 8002d1e:	2100      	movs	r1, #0
 8002d20:	f7fe f8c6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	330a      	adds	r3, #10
 8002d2a:	b2d8      	uxtb	r0, r3
 8002d2c:	23cc      	movs	r3, #204	; 0xcc
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2166      	movs	r1, #102	; 0x66
 8002d32:	f7fe f8bd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	330b      	adds	r3, #11
 8002d3c:	b2d8      	uxtb	r0, r3
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2200      	movs	r2, #0
 8002d42:	21cc      	movs	r1, #204	; 0xcc
 8002d44:	f7fe f8b4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	330c      	adds	r3, #12
 8002d4e:	b2d8      	uxtb	r0, r3
 8002d50:	2300      	movs	r3, #0
 8002d52:	2200      	movs	r2, #0
 8002d54:	21cc      	movs	r1, #204	; 0xcc
 8002d56:	f7fe f8ab 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	330d      	adds	r3, #13
 8002d60:	b2d8      	uxtb	r0, r3
 8002d62:	2333      	movs	r3, #51	; 0x33
 8002d64:	22ff      	movs	r2, #255	; 0xff
 8002d66:	21ff      	movs	r1, #255	; 0xff
 8002d68:	f7fe f8a2 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8002d6c:	230e      	movs	r3, #14
 8002d6e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8002d72:	e010      	b.n	8002d96 <vumetro+0x1c8a>
		Set_Pixel(j+numled,0,0,0);
 8002d74:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	4413      	add	r3, r2
 8002d80:	b2d8      	uxtb	r0, r3
 8002d82:	2300      	movs	r3, #0
 8002d84:	2200      	movs	r2, #0
 8002d86:	2100      	movs	r1, #0
 8002d88:	f7fe f892 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=14;j<=15;j++){
 8002d8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002d90:	3301      	adds	r3, #1
 8002d92:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8002d96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002d9a:	2b0f      	cmp	r3, #15
 8002d9c:	d9ea      	bls.n	8002d74 <vumetro+0x1c68>
	}
	break;
 8002d9e:	e11d      	b.n	8002fdc <vumetro+0x1ed0>
case 7:
	Set_Pixel(0+numled,0,76,153);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	b2d8      	uxtb	r0, r3
 8002da4:	2399      	movs	r3, #153	; 0x99
 8002da6:	224c      	movs	r2, #76	; 0x4c
 8002da8:	2100      	movs	r1, #0
 8002daa:	f7fe f881 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	3301      	adds	r3, #1
 8002db4:	b2d8      	uxtb	r0, r3
 8002db6:	2399      	movs	r3, #153	; 0x99
 8002db8:	2299      	movs	r2, #153	; 0x99
 8002dba:	2100      	movs	r1, #0
 8002dbc:	f7fe f878 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	b2d8      	uxtb	r0, r3
 8002dc8:	23cc      	movs	r3, #204	; 0xcc
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2166      	movs	r1, #102	; 0x66
 8002dce:	f7fe f86f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	3303      	adds	r3, #3
 8002dd8:	b2d8      	uxtb	r0, r3
 8002dda:	2300      	movs	r3, #0
 8002ddc:	2200      	movs	r2, #0
 8002dde:	21cc      	movs	r1, #204	; 0xcc
 8002de0:	f7fe f866 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	3304      	adds	r3, #4
 8002dea:	b2d8      	uxtb	r0, r3
 8002dec:	2300      	movs	r3, #0
 8002dee:	2200      	movs	r2, #0
 8002df0:	21cc      	movs	r1, #204	; 0xcc
 8002df2:	f7fe f85d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	3305      	adds	r3, #5
 8002dfc:	b2d8      	uxtb	r0, r3
 8002dfe:	2333      	movs	r3, #51	; 0x33
 8002e00:	22ff      	movs	r2, #255	; 0xff
 8002e02:	21ff      	movs	r1, #255	; 0xff
 8002e04:	f7fe f854 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	3306      	adds	r3, #6
 8002e0e:	b2d8      	uxtb	r0, r3
 8002e10:	2300      	movs	r3, #0
 8002e12:	22cc      	movs	r2, #204	; 0xcc
 8002e14:	2100      	movs	r1, #0
 8002e16:	f7fe f84b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	3307      	adds	r3, #7
 8002e20:	b2d8      	uxtb	r0, r3
 8002e22:	2300      	movs	r3, #0
 8002e24:	2200      	movs	r2, #0
 8002e26:	2100      	movs	r1, #0
 8002e28:	f7fe f842 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	3308      	adds	r3, #8
 8002e32:	b2d8      	uxtb	r0, r3
 8002e34:	2399      	movs	r3, #153	; 0x99
 8002e36:	224c      	movs	r2, #76	; 0x4c
 8002e38:	2100      	movs	r1, #0
 8002e3a:	f7fe f839 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	3309      	adds	r3, #9
 8002e44:	b2d8      	uxtb	r0, r3
 8002e46:	2399      	movs	r3, #153	; 0x99
 8002e48:	2299      	movs	r2, #153	; 0x99
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	f7fe f830 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	330a      	adds	r3, #10
 8002e56:	b2d8      	uxtb	r0, r3
 8002e58:	23cc      	movs	r3, #204	; 0xcc
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2166      	movs	r1, #102	; 0x66
 8002e5e:	f7fe f827 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	330b      	adds	r3, #11
 8002e68:	b2d8      	uxtb	r0, r3
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	21cc      	movs	r1, #204	; 0xcc
 8002e70:	f7fe f81e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	330c      	adds	r3, #12
 8002e7a:	b2d8      	uxtb	r0, r3
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	2200      	movs	r2, #0
 8002e80:	21cc      	movs	r1, #204	; 0xcc
 8002e82:	f7fe f815 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	330d      	adds	r3, #13
 8002e8c:	b2d8      	uxtb	r0, r3
 8002e8e:	2333      	movs	r3, #51	; 0x33
 8002e90:	22ff      	movs	r2, #255	; 0xff
 8002e92:	21ff      	movs	r1, #255	; 0xff
 8002e94:	f7fe f80c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	330e      	adds	r3, #14
 8002e9e:	b2d8      	uxtb	r0, r3
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	22cc      	movs	r2, #204	; 0xcc
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	f7fe f803 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,0,0);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	330f      	adds	r3, #15
 8002eb0:	b2d8      	uxtb	r0, r3
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	f7fd fffa 	bl	8000eb0 <Set_Pixel>
	break;
 8002ebc:	e08e      	b.n	8002fdc <vumetro+0x1ed0>
default:
	Set_Pixel(0+numled,0,76,153);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	b2d8      	uxtb	r0, r3
 8002ec2:	2399      	movs	r3, #153	; 0x99
 8002ec4:	224c      	movs	r2, #76	; 0x4c
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	f7fd fff2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	b2d8      	uxtb	r0, r3
 8002ed4:	2399      	movs	r3, #153	; 0x99
 8002ed6:	2299      	movs	r2, #153	; 0x99
 8002ed8:	2100      	movs	r1, #0
 8002eda:	f7fd ffe9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3302      	adds	r3, #2
 8002ee4:	b2d8      	uxtb	r0, r3
 8002ee6:	23cc      	movs	r3, #204	; 0xcc
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2166      	movs	r1, #102	; 0x66
 8002eec:	f7fd ffe0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	3303      	adds	r3, #3
 8002ef6:	b2d8      	uxtb	r0, r3
 8002ef8:	2300      	movs	r3, #0
 8002efa:	2200      	movs	r2, #0
 8002efc:	21cc      	movs	r1, #204	; 0xcc
 8002efe:	f7fd ffd7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	3304      	adds	r3, #4
 8002f08:	b2d8      	uxtb	r0, r3
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	21cc      	movs	r1, #204	; 0xcc
 8002f10:	f7fd ffce 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	3305      	adds	r3, #5
 8002f1a:	b2d8      	uxtb	r0, r3
 8002f1c:	2333      	movs	r3, #51	; 0x33
 8002f1e:	22ff      	movs	r2, #255	; 0xff
 8002f20:	21ff      	movs	r1, #255	; 0xff
 8002f22:	f7fd ffc5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	3306      	adds	r3, #6
 8002f2c:	b2d8      	uxtb	r0, r3
 8002f2e:	2300      	movs	r3, #0
 8002f30:	22cc      	movs	r2, #204	; 0xcc
 8002f32:	2100      	movs	r1, #0
 8002f34:	f7fd ffbc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	3307      	adds	r3, #7
 8002f3e:	b2d8      	uxtb	r0, r3
 8002f40:	2300      	movs	r3, #0
 8002f42:	22cc      	movs	r2, #204	; 0xcc
 8002f44:	2100      	movs	r1, #0
 8002f46:	f7fd ffb3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,76,153);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3308      	adds	r3, #8
 8002f50:	b2d8      	uxtb	r0, r3
 8002f52:	2399      	movs	r3, #153	; 0x99
 8002f54:	224c      	movs	r2, #76	; 0x4c
 8002f56:	2100      	movs	r1, #0
 8002f58:	f7fd ffaa 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,153,153);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	3309      	adds	r3, #9
 8002f62:	b2d8      	uxtb	r0, r3
 8002f64:	2399      	movs	r3, #153	; 0x99
 8002f66:	2299      	movs	r2, #153	; 0x99
 8002f68:	2100      	movs	r1, #0
 8002f6a:	f7fd ffa1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,102,0,204);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	330a      	adds	r3, #10
 8002f74:	b2d8      	uxtb	r0, r3
 8002f76:	23cc      	movs	r3, #204	; 0xcc
 8002f78:	2200      	movs	r2, #0
 8002f7a:	2166      	movs	r1, #102	; 0x66
 8002f7c:	f7fd ff98 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	330b      	adds	r3, #11
 8002f86:	b2d8      	uxtb	r0, r3
 8002f88:	2300      	movs	r3, #0
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	21cc      	movs	r1, #204	; 0xcc
 8002f8e:	f7fd ff8f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	330c      	adds	r3, #12
 8002f98:	b2d8      	uxtb	r0, r3
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	21cc      	movs	r1, #204	; 0xcc
 8002fa0:	f7fd ff86 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,255,255,51);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	330d      	adds	r3, #13
 8002faa:	b2d8      	uxtb	r0, r3
 8002fac:	2333      	movs	r3, #51	; 0x33
 8002fae:	22ff      	movs	r2, #255	; 0xff
 8002fb0:	21ff      	movs	r1, #255	; 0xff
 8002fb2:	f7fd ff7d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,204,0);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	330e      	adds	r3, #14
 8002fbc:	b2d8      	uxtb	r0, r3
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	22cc      	movs	r2, #204	; 0xcc
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	f7fd ff74 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,204,0);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	330f      	adds	r3, #15
 8002fce:	b2d8      	uxtb	r0, r3
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	22cc      	movs	r2, #204	; 0xcc
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	f7fd ff6b 	bl	8000eb0 <Set_Pixel>
	break;
 8002fda:	bf00      	nop
}



numled=64;
 8002fdc:	2340      	movs	r3, #64	; 0x40
 8002fde:	60fb      	str	r3, [r7, #12]
switch(banda5){
 8002fe0:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	2b07      	cmp	r3, #7
 8002fe8:	f200 831e 	bhi.w	8003628 <vumetro+0x251c>
 8002fec:	a201      	add	r2, pc, #4	; (adr r2, 8002ff4 <vumetro+0x1ee8>)
 8002fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff2:	bf00      	nop
 8002ff4:	08003015 	.word	0x08003015
 8002ff8:	0800305f 	.word	0x0800305f
 8002ffc:	080030cd 	.word	0x080030cd
 8003000:	0800315f 	.word	0x0800315f
 8003004:	08003215 	.word	0x08003215
 8003008:	080032ef 	.word	0x080032ef
 800300c:	080033ed 	.word	0x080033ed
 8003010:	0800350b 	.word	0x0800350b
case 1:
	Set_Pixel(0+numled,76,0,153);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	b2d8      	uxtb	r0, r3
 8003018:	2399      	movs	r3, #153	; 0x99
 800301a:	2200      	movs	r2, #0
 800301c:	214c      	movs	r1, #76	; 0x4c
 800301e:	f7fd ff47 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 8003022:	2301      	movs	r3, #1
 8003024:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8003026:	e00d      	b.n	8003044 <vumetro+0x1f38>
		Set_Pixel(j+numled,0,0,0);
 8003028:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800302a:	b2da      	uxtb	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	4413      	add	r3, r2
 8003032:	b2d8      	uxtb	r0, r3
 8003034:	2300      	movs	r3, #0
 8003036:	2200      	movs	r2, #0
 8003038:	2100      	movs	r1, #0
 800303a:	f7fd ff39 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 800303e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8003040:	3301      	adds	r3, #1
 8003042:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8003044:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8003046:	2b0e      	cmp	r3, #14
 8003048:	d9ee      	bls.n	8003028 <vumetro+0x1f1c>
	}
	Set_Pixel(15+numled,76,0,153);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	b2db      	uxtb	r3, r3
 800304e:	330f      	adds	r3, #15
 8003050:	b2d8      	uxtb	r0, r3
 8003052:	2399      	movs	r3, #153	; 0x99
 8003054:	2200      	movs	r2, #0
 8003056:	214c      	movs	r1, #76	; 0x4c
 8003058:	f7fd ff2a 	bl	8000eb0 <Set_Pixel>
	break;
 800305c:	e2e4      	b.n	8003628 <vumetro+0x251c>
case 2:
	Set_Pixel(0+numled,0,76,153);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	b2d8      	uxtb	r0, r3
 8003062:	2399      	movs	r3, #153	; 0x99
 8003064:	224c      	movs	r2, #76	; 0x4c
 8003066:	2100      	movs	r1, #0
 8003068:	f7fd ff22 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	b2db      	uxtb	r3, r3
 8003070:	3301      	adds	r3, #1
 8003072:	b2d8      	uxtb	r0, r3
 8003074:	2399      	movs	r3, #153	; 0x99
 8003076:	2299      	movs	r2, #153	; 0x99
 8003078:	2100      	movs	r1, #0
 800307a:	f7fd ff19 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 800307e:	2302      	movs	r3, #2
 8003080:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8003082:	e00d      	b.n	80030a0 <vumetro+0x1f94>
		Set_Pixel(j+numled,0,0,0);
 8003084:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003086:	b2da      	uxtb	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	4413      	add	r3, r2
 800308e:	b2d8      	uxtb	r0, r3
 8003090:	2300      	movs	r3, #0
 8003092:	2200      	movs	r2, #0
 8003094:	2100      	movs	r1, #0
 8003096:	f7fd ff0b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 800309a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800309c:	3301      	adds	r3, #1
 800309e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80030a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80030a2:	2b0d      	cmp	r3, #13
 80030a4:	d9ee      	bls.n	8003084 <vumetro+0x1f78>
	}
	Set_Pixel(15+numled,0,76,153);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	330f      	adds	r3, #15
 80030ac:	b2d8      	uxtb	r0, r3
 80030ae:	2399      	movs	r3, #153	; 0x99
 80030b0:	224c      	movs	r2, #76	; 0x4c
 80030b2:	2100      	movs	r1, #0
 80030b4:	f7fd fefc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	330e      	adds	r3, #14
 80030be:	b2d8      	uxtb	r0, r3
 80030c0:	2399      	movs	r3, #153	; 0x99
 80030c2:	2299      	movs	r2, #153	; 0x99
 80030c4:	2100      	movs	r1, #0
 80030c6:	f7fd fef3 	bl	8000eb0 <Set_Pixel>
	break;
 80030ca:	e2ad      	b.n	8003628 <vumetro+0x251c>

case 3:
	Set_Pixel(0+numled,0,76,153);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	b2d8      	uxtb	r0, r3
 80030d0:	2399      	movs	r3, #153	; 0x99
 80030d2:	224c      	movs	r2, #76	; 0x4c
 80030d4:	2100      	movs	r1, #0
 80030d6:	f7fd feeb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	3301      	adds	r3, #1
 80030e0:	b2d8      	uxtb	r0, r3
 80030e2:	2399      	movs	r3, #153	; 0x99
 80030e4:	2299      	movs	r2, #153	; 0x99
 80030e6:	2100      	movs	r1, #0
 80030e8:	f7fd fee2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	3302      	adds	r3, #2
 80030f2:	b2d8      	uxtb	r0, r3
 80030f4:	23cc      	movs	r3, #204	; 0xcc
 80030f6:	2200      	movs	r2, #0
 80030f8:	2166      	movs	r1, #102	; 0x66
 80030fa:	f7fd fed9 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 80030fe:	2303      	movs	r3, #3
 8003100:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003102:	e00d      	b.n	8003120 <vumetro+0x2014>
		Set_Pixel(j+numled,0,0,0);
 8003104:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003106:	b2da      	uxtb	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	4413      	add	r3, r2
 800310e:	b2d8      	uxtb	r0, r3
 8003110:	2300      	movs	r3, #0
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	f7fd fecb 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 800311a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800311c:	3301      	adds	r3, #1
 800311e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003120:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003122:	2b0c      	cmp	r3, #12
 8003124:	d9ee      	bls.n	8003104 <vumetro+0x1ff8>
	}
	Set_Pixel(15+numled,0,76,153);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	b2db      	uxtb	r3, r3
 800312a:	330f      	adds	r3, #15
 800312c:	b2d8      	uxtb	r0, r3
 800312e:	2399      	movs	r3, #153	; 0x99
 8003130:	224c      	movs	r2, #76	; 0x4c
 8003132:	2100      	movs	r1, #0
 8003134:	f7fd febc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	b2db      	uxtb	r3, r3
 800313c:	330e      	adds	r3, #14
 800313e:	b2d8      	uxtb	r0, r3
 8003140:	2399      	movs	r3, #153	; 0x99
 8003142:	2299      	movs	r2, #153	; 0x99
 8003144:	2100      	movs	r1, #0
 8003146:	f7fd feb3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	330d      	adds	r3, #13
 8003150:	b2d8      	uxtb	r0, r3
 8003152:	23cc      	movs	r3, #204	; 0xcc
 8003154:	2200      	movs	r2, #0
 8003156:	2166      	movs	r1, #102	; 0x66
 8003158:	f7fd feaa 	bl	8000eb0 <Set_Pixel>
	break;
 800315c:	e264      	b.n	8003628 <vumetro+0x251c>
case 4:
	Set_Pixel(0+numled,0,76,153);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	b2d8      	uxtb	r0, r3
 8003162:	2399      	movs	r3, #153	; 0x99
 8003164:	224c      	movs	r2, #76	; 0x4c
 8003166:	2100      	movs	r1, #0
 8003168:	f7fd fea2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	3301      	adds	r3, #1
 8003172:	b2d8      	uxtb	r0, r3
 8003174:	2399      	movs	r3, #153	; 0x99
 8003176:	2299      	movs	r2, #153	; 0x99
 8003178:	2100      	movs	r1, #0
 800317a:	f7fd fe99 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	b2db      	uxtb	r3, r3
 8003182:	3302      	adds	r3, #2
 8003184:	b2d8      	uxtb	r0, r3
 8003186:	23cc      	movs	r3, #204	; 0xcc
 8003188:	2200      	movs	r2, #0
 800318a:	2166      	movs	r1, #102	; 0x66
 800318c:	f7fd fe90 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	3303      	adds	r3, #3
 8003196:	b2d8      	uxtb	r0, r3
 8003198:	2300      	movs	r3, #0
 800319a:	2200      	movs	r2, #0
 800319c:	21cc      	movs	r1, #204	; 0xcc
 800319e:	f7fd fe87 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 80031a2:	2304      	movs	r3, #4
 80031a4:	873b      	strh	r3, [r7, #56]	; 0x38
 80031a6:	e00d      	b.n	80031c4 <vumetro+0x20b8>
		Set_Pixel(j+numled,0,0,0);
 80031a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	b2d8      	uxtb	r0, r3
 80031b4:	2300      	movs	r3, #0
 80031b6:	2200      	movs	r2, #0
 80031b8:	2100      	movs	r1, #0
 80031ba:	f7fd fe79 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 80031be:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031c0:	3301      	adds	r3, #1
 80031c2:	873b      	strh	r3, [r7, #56]	; 0x38
 80031c4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031c6:	2b0b      	cmp	r3, #11
 80031c8:	d9ee      	bls.n	80031a8 <vumetro+0x209c>
	}
	Set_Pixel(15+numled,0,76,153);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	330f      	adds	r3, #15
 80031d0:	b2d8      	uxtb	r0, r3
 80031d2:	2399      	movs	r3, #153	; 0x99
 80031d4:	224c      	movs	r2, #76	; 0x4c
 80031d6:	2100      	movs	r1, #0
 80031d8:	f7fd fe6a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	330e      	adds	r3, #14
 80031e2:	b2d8      	uxtb	r0, r3
 80031e4:	2399      	movs	r3, #153	; 0x99
 80031e6:	2299      	movs	r2, #153	; 0x99
 80031e8:	2100      	movs	r1, #0
 80031ea:	f7fd fe61 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	330d      	adds	r3, #13
 80031f4:	b2d8      	uxtb	r0, r3
 80031f6:	23cc      	movs	r3, #204	; 0xcc
 80031f8:	2200      	movs	r2, #0
 80031fa:	2166      	movs	r1, #102	; 0x66
 80031fc:	f7fd fe58 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	b2db      	uxtb	r3, r3
 8003204:	330c      	adds	r3, #12
 8003206:	b2d8      	uxtb	r0, r3
 8003208:	2300      	movs	r3, #0
 800320a:	2200      	movs	r2, #0
 800320c:	21cc      	movs	r1, #204	; 0xcc
 800320e:	f7fd fe4f 	bl	8000eb0 <Set_Pixel>
	break;
 8003212:	e209      	b.n	8003628 <vumetro+0x251c>
case 5:
	Set_Pixel(0+numled,0,76,153);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	b2d8      	uxtb	r0, r3
 8003218:	2399      	movs	r3, #153	; 0x99
 800321a:	224c      	movs	r2, #76	; 0x4c
 800321c:	2100      	movs	r1, #0
 800321e:	f7fd fe47 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	3301      	adds	r3, #1
 8003228:	b2d8      	uxtb	r0, r3
 800322a:	2399      	movs	r3, #153	; 0x99
 800322c:	2299      	movs	r2, #153	; 0x99
 800322e:	2100      	movs	r1, #0
 8003230:	f7fd fe3e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	3302      	adds	r3, #2
 800323a:	b2d8      	uxtb	r0, r3
 800323c:	23cc      	movs	r3, #204	; 0xcc
 800323e:	2200      	movs	r2, #0
 8003240:	2166      	movs	r1, #102	; 0x66
 8003242:	f7fd fe35 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	3303      	adds	r3, #3
 800324c:	b2d8      	uxtb	r0, r3
 800324e:	2300      	movs	r3, #0
 8003250:	2200      	movs	r2, #0
 8003252:	21cc      	movs	r1, #204	; 0xcc
 8003254:	f7fd fe2c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	3304      	adds	r3, #4
 800325e:	b2d8      	uxtb	r0, r3
 8003260:	2300      	movs	r3, #0
 8003262:	2200      	movs	r2, #0
 8003264:	21cc      	movs	r1, #204	; 0xcc
 8003266:	f7fd fe23 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 800326a:	2305      	movs	r3, #5
 800326c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800326e:	e00d      	b.n	800328c <vumetro+0x2180>
		Set_Pixel(j+numled,0,0,0);
 8003270:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003272:	b2da      	uxtb	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	4413      	add	r3, r2
 800327a:	b2d8      	uxtb	r0, r3
 800327c:	2300      	movs	r3, #0
 800327e:	2200      	movs	r2, #0
 8003280:	2100      	movs	r1, #0
 8003282:	f7fd fe15 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 8003286:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003288:	3301      	adds	r3, #1
 800328a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800328c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800328e:	2b0a      	cmp	r3, #10
 8003290:	d9ee      	bls.n	8003270 <vumetro+0x2164>
	}
	Set_Pixel(15+numled,0,76,153);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	330f      	adds	r3, #15
 8003298:	b2d8      	uxtb	r0, r3
 800329a:	2399      	movs	r3, #153	; 0x99
 800329c:	224c      	movs	r2, #76	; 0x4c
 800329e:	2100      	movs	r1, #0
 80032a0:	f7fd fe06 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	330e      	adds	r3, #14
 80032aa:	b2d8      	uxtb	r0, r3
 80032ac:	2399      	movs	r3, #153	; 0x99
 80032ae:	2299      	movs	r2, #153	; 0x99
 80032b0:	2100      	movs	r1, #0
 80032b2:	f7fd fdfd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	330d      	adds	r3, #13
 80032bc:	b2d8      	uxtb	r0, r3
 80032be:	23cc      	movs	r3, #204	; 0xcc
 80032c0:	2200      	movs	r2, #0
 80032c2:	2166      	movs	r1, #102	; 0x66
 80032c4:	f7fd fdf4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	330c      	adds	r3, #12
 80032ce:	b2d8      	uxtb	r0, r3
 80032d0:	2300      	movs	r3, #0
 80032d2:	2200      	movs	r2, #0
 80032d4:	21cc      	movs	r1, #204	; 0xcc
 80032d6:	f7fd fdeb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	330b      	adds	r3, #11
 80032e0:	b2d8      	uxtb	r0, r3
 80032e2:	2300      	movs	r3, #0
 80032e4:	2200      	movs	r2, #0
 80032e6:	21cc      	movs	r1, #204	; 0xcc
 80032e8:	f7fd fde2 	bl	8000eb0 <Set_Pixel>
	break;
 80032ec:	e19c      	b.n	8003628 <vumetro+0x251c>
case 6:
	Set_Pixel(0+numled,0,76,153);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	b2d8      	uxtb	r0, r3
 80032f2:	2399      	movs	r3, #153	; 0x99
 80032f4:	224c      	movs	r2, #76	; 0x4c
 80032f6:	2100      	movs	r1, #0
 80032f8:	f7fd fdda 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	3301      	adds	r3, #1
 8003302:	b2d8      	uxtb	r0, r3
 8003304:	2399      	movs	r3, #153	; 0x99
 8003306:	2299      	movs	r2, #153	; 0x99
 8003308:	2100      	movs	r1, #0
 800330a:	f7fd fdd1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	b2db      	uxtb	r3, r3
 8003312:	3302      	adds	r3, #2
 8003314:	b2d8      	uxtb	r0, r3
 8003316:	23cc      	movs	r3, #204	; 0xcc
 8003318:	2200      	movs	r2, #0
 800331a:	2166      	movs	r1, #102	; 0x66
 800331c:	f7fd fdc8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	b2db      	uxtb	r3, r3
 8003324:	3303      	adds	r3, #3
 8003326:	b2d8      	uxtb	r0, r3
 8003328:	2300      	movs	r3, #0
 800332a:	2200      	movs	r2, #0
 800332c:	21cc      	movs	r1, #204	; 0xcc
 800332e:	f7fd fdbf 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	3304      	adds	r3, #4
 8003338:	b2d8      	uxtb	r0, r3
 800333a:	2300      	movs	r3, #0
 800333c:	2200      	movs	r2, #0
 800333e:	21cc      	movs	r1, #204	; 0xcc
 8003340:	f7fd fdb6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	b2db      	uxtb	r3, r3
 8003348:	3305      	adds	r3, #5
 800334a:	b2d8      	uxtb	r0, r3
 800334c:	2333      	movs	r3, #51	; 0x33
 800334e:	22ff      	movs	r2, #255	; 0xff
 8003350:	21ff      	movs	r1, #255	; 0xff
 8003352:	f7fd fdad 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 8003356:	2306      	movs	r3, #6
 8003358:	86bb      	strh	r3, [r7, #52]	; 0x34
 800335a:	e00d      	b.n	8003378 <vumetro+0x226c>
		Set_Pixel(j+numled,0,0,0);
 800335c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800335e:	b2da      	uxtb	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	4413      	add	r3, r2
 8003366:	b2d8      	uxtb	r0, r3
 8003368:	2300      	movs	r3, #0
 800336a:	2200      	movs	r2, #0
 800336c:	2100      	movs	r1, #0
 800336e:	f7fd fd9f 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 8003372:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003374:	3301      	adds	r3, #1
 8003376:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003378:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800337a:	2b09      	cmp	r3, #9
 800337c:	d9ee      	bls.n	800335c <vumetro+0x2250>
	}
	Set_Pixel(15+numled,0,76,153);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	330f      	adds	r3, #15
 8003384:	b2d8      	uxtb	r0, r3
 8003386:	2399      	movs	r3, #153	; 0x99
 8003388:	224c      	movs	r2, #76	; 0x4c
 800338a:	2100      	movs	r1, #0
 800338c:	f7fd fd90 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	b2db      	uxtb	r3, r3
 8003394:	330e      	adds	r3, #14
 8003396:	b2d8      	uxtb	r0, r3
 8003398:	2399      	movs	r3, #153	; 0x99
 800339a:	2299      	movs	r2, #153	; 0x99
 800339c:	2100      	movs	r1, #0
 800339e:	f7fd fd87 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	330d      	adds	r3, #13
 80033a8:	b2d8      	uxtb	r0, r3
 80033aa:	23cc      	movs	r3, #204	; 0xcc
 80033ac:	2200      	movs	r2, #0
 80033ae:	2166      	movs	r1, #102	; 0x66
 80033b0:	f7fd fd7e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	330c      	adds	r3, #12
 80033ba:	b2d8      	uxtb	r0, r3
 80033bc:	2300      	movs	r3, #0
 80033be:	2200      	movs	r2, #0
 80033c0:	21cc      	movs	r1, #204	; 0xcc
 80033c2:	f7fd fd75 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	330b      	adds	r3, #11
 80033cc:	b2d8      	uxtb	r0, r3
 80033ce:	2300      	movs	r3, #0
 80033d0:	2200      	movs	r2, #0
 80033d2:	21cc      	movs	r1, #204	; 0xcc
 80033d4:	f7fd fd6c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	330a      	adds	r3, #10
 80033de:	b2d8      	uxtb	r0, r3
 80033e0:	2333      	movs	r3, #51	; 0x33
 80033e2:	22ff      	movs	r2, #255	; 0xff
 80033e4:	21ff      	movs	r1, #255	; 0xff
 80033e6:	f7fd fd63 	bl	8000eb0 <Set_Pixel>
	break;
 80033ea:	e11d      	b.n	8003628 <vumetro+0x251c>
case 7:
	Set_Pixel(0+numled,0,76,153);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	b2d8      	uxtb	r0, r3
 80033f0:	2399      	movs	r3, #153	; 0x99
 80033f2:	224c      	movs	r2, #76	; 0x4c
 80033f4:	2100      	movs	r1, #0
 80033f6:	f7fd fd5b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	3301      	adds	r3, #1
 8003400:	b2d8      	uxtb	r0, r3
 8003402:	2399      	movs	r3, #153	; 0x99
 8003404:	2299      	movs	r2, #153	; 0x99
 8003406:	2100      	movs	r1, #0
 8003408:	f7fd fd52 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	3302      	adds	r3, #2
 8003412:	b2d8      	uxtb	r0, r3
 8003414:	23cc      	movs	r3, #204	; 0xcc
 8003416:	2200      	movs	r2, #0
 8003418:	2166      	movs	r1, #102	; 0x66
 800341a:	f7fd fd49 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	3303      	adds	r3, #3
 8003424:	b2d8      	uxtb	r0, r3
 8003426:	2300      	movs	r3, #0
 8003428:	2200      	movs	r2, #0
 800342a:	21cc      	movs	r1, #204	; 0xcc
 800342c:	f7fd fd40 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	b2db      	uxtb	r3, r3
 8003434:	3304      	adds	r3, #4
 8003436:	b2d8      	uxtb	r0, r3
 8003438:	2300      	movs	r3, #0
 800343a:	2200      	movs	r2, #0
 800343c:	21cc      	movs	r1, #204	; 0xcc
 800343e:	f7fd fd37 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	3305      	adds	r3, #5
 8003448:	b2d8      	uxtb	r0, r3
 800344a:	2333      	movs	r3, #51	; 0x33
 800344c:	22ff      	movs	r2, #255	; 0xff
 800344e:	21ff      	movs	r1, #255	; 0xff
 8003450:	f7fd fd2e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	b2db      	uxtb	r3, r3
 8003458:	3306      	adds	r3, #6
 800345a:	b2d8      	uxtb	r0, r3
 800345c:	2300      	movs	r3, #0
 800345e:	22cc      	movs	r2, #204	; 0xcc
 8003460:	2100      	movs	r1, #0
 8003462:	f7fd fd25 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	3307      	adds	r3, #7
 800346c:	b2d8      	uxtb	r0, r3
 800346e:	2300      	movs	r3, #0
 8003470:	2200      	movs	r2, #0
 8003472:	2100      	movs	r1, #0
 8003474:	f7fd fd1c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	330f      	adds	r3, #15
 800347e:	b2d8      	uxtb	r0, r3
 8003480:	2399      	movs	r3, #153	; 0x99
 8003482:	224c      	movs	r2, #76	; 0x4c
 8003484:	2100      	movs	r1, #0
 8003486:	f7fd fd13 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	330e      	adds	r3, #14
 8003490:	b2d8      	uxtb	r0, r3
 8003492:	2399      	movs	r3, #153	; 0x99
 8003494:	2299      	movs	r2, #153	; 0x99
 8003496:	2100      	movs	r1, #0
 8003498:	f7fd fd0a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	330d      	adds	r3, #13
 80034a2:	b2d8      	uxtb	r0, r3
 80034a4:	23cc      	movs	r3, #204	; 0xcc
 80034a6:	2200      	movs	r2, #0
 80034a8:	2166      	movs	r1, #102	; 0x66
 80034aa:	f7fd fd01 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	330c      	adds	r3, #12
 80034b4:	b2d8      	uxtb	r0, r3
 80034b6:	2300      	movs	r3, #0
 80034b8:	2200      	movs	r2, #0
 80034ba:	21cc      	movs	r1, #204	; 0xcc
 80034bc:	f7fd fcf8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	330b      	adds	r3, #11
 80034c6:	b2d8      	uxtb	r0, r3
 80034c8:	2300      	movs	r3, #0
 80034ca:	2200      	movs	r2, #0
 80034cc:	21cc      	movs	r1, #204	; 0xcc
 80034ce:	f7fd fcef 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	330a      	adds	r3, #10
 80034d8:	b2d8      	uxtb	r0, r3
 80034da:	2333      	movs	r3, #51	; 0x33
 80034dc:	22ff      	movs	r2, #255	; 0xff
 80034de:	21ff      	movs	r1, #255	; 0xff
 80034e0:	f7fd fce6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	3309      	adds	r3, #9
 80034ea:	b2d8      	uxtb	r0, r3
 80034ec:	2300      	movs	r3, #0
 80034ee:	22cc      	movs	r2, #204	; 0xcc
 80034f0:	2100      	movs	r1, #0
 80034f2:	f7fd fcdd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,0,0);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	3308      	adds	r3, #8
 80034fc:	b2d8      	uxtb	r0, r3
 80034fe:	2300      	movs	r3, #0
 8003500:	2200      	movs	r2, #0
 8003502:	2100      	movs	r1, #0
 8003504:	f7fd fcd4 	bl	8000eb0 <Set_Pixel>
	break;
 8003508:	e08e      	b.n	8003628 <vumetro+0x251c>
case 8:
	Set_Pixel(0+numled,0,76,153);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	b2d8      	uxtb	r0, r3
 800350e:	2399      	movs	r3, #153	; 0x99
 8003510:	224c      	movs	r2, #76	; 0x4c
 8003512:	2100      	movs	r1, #0
 8003514:	f7fd fccc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	3301      	adds	r3, #1
 800351e:	b2d8      	uxtb	r0, r3
 8003520:	2399      	movs	r3, #153	; 0x99
 8003522:	2299      	movs	r2, #153	; 0x99
 8003524:	2100      	movs	r1, #0
 8003526:	f7fd fcc3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	3302      	adds	r3, #2
 8003530:	b2d8      	uxtb	r0, r3
 8003532:	23cc      	movs	r3, #204	; 0xcc
 8003534:	2200      	movs	r2, #0
 8003536:	2166      	movs	r1, #102	; 0x66
 8003538:	f7fd fcba 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	3303      	adds	r3, #3
 8003542:	b2d8      	uxtb	r0, r3
 8003544:	2300      	movs	r3, #0
 8003546:	2200      	movs	r2, #0
 8003548:	21cc      	movs	r1, #204	; 0xcc
 800354a:	f7fd fcb1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	3304      	adds	r3, #4
 8003554:	b2d8      	uxtb	r0, r3
 8003556:	2300      	movs	r3, #0
 8003558:	2200      	movs	r2, #0
 800355a:	21cc      	movs	r1, #204	; 0xcc
 800355c:	f7fd fca8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3305      	adds	r3, #5
 8003566:	b2d8      	uxtb	r0, r3
 8003568:	2333      	movs	r3, #51	; 0x33
 800356a:	22ff      	movs	r2, #255	; 0xff
 800356c:	21ff      	movs	r1, #255	; 0xff
 800356e:	f7fd fc9f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	3306      	adds	r3, #6
 8003578:	b2d8      	uxtb	r0, r3
 800357a:	2300      	movs	r3, #0
 800357c:	22cc      	movs	r2, #204	; 0xcc
 800357e:	2100      	movs	r1, #0
 8003580:	f7fd fc96 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	3307      	adds	r3, #7
 800358a:	b2d8      	uxtb	r0, r3
 800358c:	2300      	movs	r3, #0
 800358e:	22cc      	movs	r2, #204	; 0xcc
 8003590:	2100      	movs	r1, #0
 8003592:	f7fd fc8d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	330f      	adds	r3, #15
 800359c:	b2d8      	uxtb	r0, r3
 800359e:	2399      	movs	r3, #153	; 0x99
 80035a0:	224c      	movs	r2, #76	; 0x4c
 80035a2:	2100      	movs	r1, #0
 80035a4:	f7fd fc84 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	330e      	adds	r3, #14
 80035ae:	b2d8      	uxtb	r0, r3
 80035b0:	2399      	movs	r3, #153	; 0x99
 80035b2:	2299      	movs	r2, #153	; 0x99
 80035b4:	2100      	movs	r1, #0
 80035b6:	f7fd fc7b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	330d      	adds	r3, #13
 80035c0:	b2d8      	uxtb	r0, r3
 80035c2:	23cc      	movs	r3, #204	; 0xcc
 80035c4:	2200      	movs	r2, #0
 80035c6:	2166      	movs	r1, #102	; 0x66
 80035c8:	f7fd fc72 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	330c      	adds	r3, #12
 80035d2:	b2d8      	uxtb	r0, r3
 80035d4:	2300      	movs	r3, #0
 80035d6:	2200      	movs	r2, #0
 80035d8:	21cc      	movs	r1, #204	; 0xcc
 80035da:	f7fd fc69 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	330b      	adds	r3, #11
 80035e4:	b2d8      	uxtb	r0, r3
 80035e6:	2300      	movs	r3, #0
 80035e8:	2200      	movs	r2, #0
 80035ea:	21cc      	movs	r1, #204	; 0xcc
 80035ec:	f7fd fc60 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	330a      	adds	r3, #10
 80035f6:	b2d8      	uxtb	r0, r3
 80035f8:	2333      	movs	r3, #51	; 0x33
 80035fa:	22ff      	movs	r2, #255	; 0xff
 80035fc:	21ff      	movs	r1, #255	; 0xff
 80035fe:	f7fd fc57 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	3309      	adds	r3, #9
 8003608:	b2d8      	uxtb	r0, r3
 800360a:	2300      	movs	r3, #0
 800360c:	22cc      	movs	r2, #204	; 0xcc
 800360e:	2100      	movs	r1, #0
 8003610:	f7fd fc4e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,204,0);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	3308      	adds	r3, #8
 800361a:	b2d8      	uxtb	r0, r3
 800361c:	2300      	movs	r3, #0
 800361e:	22cc      	movs	r2, #204	; 0xcc
 8003620:	2100      	movs	r1, #0
 8003622:	f7fd fc45 	bl	8000eb0 <Set_Pixel>
	break;
 8003626:	bf00      	nop
}

numled=80;
 8003628:	2350      	movs	r3, #80	; 0x50
 800362a:	60fb      	str	r3, [r7, #12]
switch(banda6){
 800362c:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8003630:	3b01      	subs	r3, #1
 8003632:	2b07      	cmp	r3, #7
 8003634:	f200 831e 	bhi.w	8003c74 <vumetro+0x2b68>
 8003638:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <vumetro+0x2534>)
 800363a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363e:	bf00      	nop
 8003640:	08003661 	.word	0x08003661
 8003644:	080036ab 	.word	0x080036ab
 8003648:	08003719 	.word	0x08003719
 800364c:	080037ab 	.word	0x080037ab
 8003650:	08003861 	.word	0x08003861
 8003654:	0800393b 	.word	0x0800393b
 8003658:	08003a39 	.word	0x08003a39
 800365c:	08003b57 	.word	0x08003b57
case 1:
	Set_Pixel(0+numled,76,0,153);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	b2d8      	uxtb	r0, r3
 8003664:	2399      	movs	r3, #153	; 0x99
 8003666:	2200      	movs	r2, #0
 8003668:	214c      	movs	r1, #76	; 0x4c
 800366a:	f7fd fc21 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 800366e:	2301      	movs	r3, #1
 8003670:	867b      	strh	r3, [r7, #50]	; 0x32
 8003672:	e00d      	b.n	8003690 <vumetro+0x2584>
		Set_Pixel(j+numled,0,0,0);
 8003674:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003676:	b2da      	uxtb	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	4413      	add	r3, r2
 800367e:	b2d8      	uxtb	r0, r3
 8003680:	2300      	movs	r3, #0
 8003682:	2200      	movs	r2, #0
 8003684:	2100      	movs	r1, #0
 8003686:	f7fd fc13 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 800368a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800368c:	3301      	adds	r3, #1
 800368e:	867b      	strh	r3, [r7, #50]	; 0x32
 8003690:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003692:	2b0e      	cmp	r3, #14
 8003694:	d9ee      	bls.n	8003674 <vumetro+0x2568>
	}
	Set_Pixel(15+numled,76,0,153);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	b2db      	uxtb	r3, r3
 800369a:	330f      	adds	r3, #15
 800369c:	b2d8      	uxtb	r0, r3
 800369e:	2399      	movs	r3, #153	; 0x99
 80036a0:	2200      	movs	r2, #0
 80036a2:	214c      	movs	r1, #76	; 0x4c
 80036a4:	f7fd fc04 	bl	8000eb0 <Set_Pixel>
	break;
 80036a8:	e2e4      	b.n	8003c74 <vumetro+0x2b68>
case 2:
	Set_Pixel(0+numled,0,76,153);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	b2d8      	uxtb	r0, r3
 80036ae:	2399      	movs	r3, #153	; 0x99
 80036b0:	224c      	movs	r2, #76	; 0x4c
 80036b2:	2100      	movs	r1, #0
 80036b4:	f7fd fbfc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	3301      	adds	r3, #1
 80036be:	b2d8      	uxtb	r0, r3
 80036c0:	2399      	movs	r3, #153	; 0x99
 80036c2:	2299      	movs	r2, #153	; 0x99
 80036c4:	2100      	movs	r1, #0
 80036c6:	f7fd fbf3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 80036ca:	2302      	movs	r3, #2
 80036cc:	863b      	strh	r3, [r7, #48]	; 0x30
 80036ce:	e00d      	b.n	80036ec <vumetro+0x25e0>
		Set_Pixel(j+numled,0,0,0);
 80036d0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	4413      	add	r3, r2
 80036da:	b2d8      	uxtb	r0, r3
 80036dc:	2300      	movs	r3, #0
 80036de:	2200      	movs	r2, #0
 80036e0:	2100      	movs	r1, #0
 80036e2:	f7fd fbe5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 80036e6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036e8:	3301      	adds	r3, #1
 80036ea:	863b      	strh	r3, [r7, #48]	; 0x30
 80036ec:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036ee:	2b0d      	cmp	r3, #13
 80036f0:	d9ee      	bls.n	80036d0 <vumetro+0x25c4>
	}
	Set_Pixel(15+numled,0,76,153);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	330f      	adds	r3, #15
 80036f8:	b2d8      	uxtb	r0, r3
 80036fa:	2399      	movs	r3, #153	; 0x99
 80036fc:	224c      	movs	r2, #76	; 0x4c
 80036fe:	2100      	movs	r1, #0
 8003700:	f7fd fbd6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	b2db      	uxtb	r3, r3
 8003708:	330e      	adds	r3, #14
 800370a:	b2d8      	uxtb	r0, r3
 800370c:	2399      	movs	r3, #153	; 0x99
 800370e:	2299      	movs	r2, #153	; 0x99
 8003710:	2100      	movs	r1, #0
 8003712:	f7fd fbcd 	bl	8000eb0 <Set_Pixel>
	break;
 8003716:	e2ad      	b.n	8003c74 <vumetro+0x2b68>

case 3:
	Set_Pixel(0+numled,0,76,153);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	b2d8      	uxtb	r0, r3
 800371c:	2399      	movs	r3, #153	; 0x99
 800371e:	224c      	movs	r2, #76	; 0x4c
 8003720:	2100      	movs	r1, #0
 8003722:	f7fd fbc5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	b2db      	uxtb	r3, r3
 800372a:	3301      	adds	r3, #1
 800372c:	b2d8      	uxtb	r0, r3
 800372e:	2399      	movs	r3, #153	; 0x99
 8003730:	2299      	movs	r2, #153	; 0x99
 8003732:	2100      	movs	r1, #0
 8003734:	f7fd fbbc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	3302      	adds	r3, #2
 800373e:	b2d8      	uxtb	r0, r3
 8003740:	23cc      	movs	r3, #204	; 0xcc
 8003742:	2200      	movs	r2, #0
 8003744:	2166      	movs	r1, #102	; 0x66
 8003746:	f7fd fbb3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 800374a:	2303      	movs	r3, #3
 800374c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800374e:	e00d      	b.n	800376c <vumetro+0x2660>
		Set_Pixel(j+numled,0,0,0);
 8003750:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	4413      	add	r3, r2
 800375a:	b2d8      	uxtb	r0, r3
 800375c:	2300      	movs	r3, #0
 800375e:	2200      	movs	r2, #0
 8003760:	2100      	movs	r1, #0
 8003762:	f7fd fba5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 8003766:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003768:	3301      	adds	r3, #1
 800376a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800376c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800376e:	2b0c      	cmp	r3, #12
 8003770:	d9ee      	bls.n	8003750 <vumetro+0x2644>
	}
	Set_Pixel(15+numled,0,76,153);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	330f      	adds	r3, #15
 8003778:	b2d8      	uxtb	r0, r3
 800377a:	2399      	movs	r3, #153	; 0x99
 800377c:	224c      	movs	r2, #76	; 0x4c
 800377e:	2100      	movs	r1, #0
 8003780:	f7fd fb96 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	330e      	adds	r3, #14
 800378a:	b2d8      	uxtb	r0, r3
 800378c:	2399      	movs	r3, #153	; 0x99
 800378e:	2299      	movs	r2, #153	; 0x99
 8003790:	2100      	movs	r1, #0
 8003792:	f7fd fb8d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	330d      	adds	r3, #13
 800379c:	b2d8      	uxtb	r0, r3
 800379e:	23cc      	movs	r3, #204	; 0xcc
 80037a0:	2200      	movs	r2, #0
 80037a2:	2166      	movs	r1, #102	; 0x66
 80037a4:	f7fd fb84 	bl	8000eb0 <Set_Pixel>
	break;
 80037a8:	e264      	b.n	8003c74 <vumetro+0x2b68>
case 4:
	Set_Pixel(0+numled,0,76,153);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	b2d8      	uxtb	r0, r3
 80037ae:	2399      	movs	r3, #153	; 0x99
 80037b0:	224c      	movs	r2, #76	; 0x4c
 80037b2:	2100      	movs	r1, #0
 80037b4:	f7fd fb7c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	b2d8      	uxtb	r0, r3
 80037c0:	2399      	movs	r3, #153	; 0x99
 80037c2:	2299      	movs	r2, #153	; 0x99
 80037c4:	2100      	movs	r1, #0
 80037c6:	f7fd fb73 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	3302      	adds	r3, #2
 80037d0:	b2d8      	uxtb	r0, r3
 80037d2:	23cc      	movs	r3, #204	; 0xcc
 80037d4:	2200      	movs	r2, #0
 80037d6:	2166      	movs	r1, #102	; 0x66
 80037d8:	f7fd fb6a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	3303      	adds	r3, #3
 80037e2:	b2d8      	uxtb	r0, r3
 80037e4:	2300      	movs	r3, #0
 80037e6:	2200      	movs	r2, #0
 80037e8:	21cc      	movs	r1, #204	; 0xcc
 80037ea:	f7fd fb61 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 80037ee:	2304      	movs	r3, #4
 80037f0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80037f2:	e00d      	b.n	8003810 <vumetro+0x2704>
		Set_Pixel(j+numled,0,0,0);
 80037f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	4413      	add	r3, r2
 80037fe:	b2d8      	uxtb	r0, r3
 8003800:	2300      	movs	r3, #0
 8003802:	2200      	movs	r2, #0
 8003804:	2100      	movs	r1, #0
 8003806:	f7fd fb53 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 800380a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800380c:	3301      	adds	r3, #1
 800380e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003810:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003812:	2b0b      	cmp	r3, #11
 8003814:	d9ee      	bls.n	80037f4 <vumetro+0x26e8>
	}
	Set_Pixel(15+numled,0,76,153);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	330f      	adds	r3, #15
 800381c:	b2d8      	uxtb	r0, r3
 800381e:	2399      	movs	r3, #153	; 0x99
 8003820:	224c      	movs	r2, #76	; 0x4c
 8003822:	2100      	movs	r1, #0
 8003824:	f7fd fb44 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	330e      	adds	r3, #14
 800382e:	b2d8      	uxtb	r0, r3
 8003830:	2399      	movs	r3, #153	; 0x99
 8003832:	2299      	movs	r2, #153	; 0x99
 8003834:	2100      	movs	r1, #0
 8003836:	f7fd fb3b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	330d      	adds	r3, #13
 8003840:	b2d8      	uxtb	r0, r3
 8003842:	23cc      	movs	r3, #204	; 0xcc
 8003844:	2200      	movs	r2, #0
 8003846:	2166      	movs	r1, #102	; 0x66
 8003848:	f7fd fb32 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	b2db      	uxtb	r3, r3
 8003850:	330c      	adds	r3, #12
 8003852:	b2d8      	uxtb	r0, r3
 8003854:	2300      	movs	r3, #0
 8003856:	2200      	movs	r2, #0
 8003858:	21cc      	movs	r1, #204	; 0xcc
 800385a:	f7fd fb29 	bl	8000eb0 <Set_Pixel>
	break;
 800385e:	e209      	b.n	8003c74 <vumetro+0x2b68>
case 5:
	Set_Pixel(0+numled,0,76,153);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	b2d8      	uxtb	r0, r3
 8003864:	2399      	movs	r3, #153	; 0x99
 8003866:	224c      	movs	r2, #76	; 0x4c
 8003868:	2100      	movs	r1, #0
 800386a:	f7fd fb21 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	3301      	adds	r3, #1
 8003874:	b2d8      	uxtb	r0, r3
 8003876:	2399      	movs	r3, #153	; 0x99
 8003878:	2299      	movs	r2, #153	; 0x99
 800387a:	2100      	movs	r1, #0
 800387c:	f7fd fb18 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	3302      	adds	r3, #2
 8003886:	b2d8      	uxtb	r0, r3
 8003888:	23cc      	movs	r3, #204	; 0xcc
 800388a:	2200      	movs	r2, #0
 800388c:	2166      	movs	r1, #102	; 0x66
 800388e:	f7fd fb0f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	3303      	adds	r3, #3
 8003898:	b2d8      	uxtb	r0, r3
 800389a:	2300      	movs	r3, #0
 800389c:	2200      	movs	r2, #0
 800389e:	21cc      	movs	r1, #204	; 0xcc
 80038a0:	f7fd fb06 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	3304      	adds	r3, #4
 80038aa:	b2d8      	uxtb	r0, r3
 80038ac:	2300      	movs	r3, #0
 80038ae:	2200      	movs	r2, #0
 80038b0:	21cc      	movs	r1, #204	; 0xcc
 80038b2:	f7fd fafd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 80038b6:	2305      	movs	r3, #5
 80038b8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80038ba:	e00d      	b.n	80038d8 <vumetro+0x27cc>
		Set_Pixel(j+numled,0,0,0);
 80038bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	4413      	add	r3, r2
 80038c6:	b2d8      	uxtb	r0, r3
 80038c8:	2300      	movs	r3, #0
 80038ca:	2200      	movs	r2, #0
 80038cc:	2100      	movs	r1, #0
 80038ce:	f7fd faef 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 80038d2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038d4:	3301      	adds	r3, #1
 80038d6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80038d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038da:	2b0a      	cmp	r3, #10
 80038dc:	d9ee      	bls.n	80038bc <vumetro+0x27b0>
	}
	Set_Pixel(15+numled,0,76,153);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	330f      	adds	r3, #15
 80038e4:	b2d8      	uxtb	r0, r3
 80038e6:	2399      	movs	r3, #153	; 0x99
 80038e8:	224c      	movs	r2, #76	; 0x4c
 80038ea:	2100      	movs	r1, #0
 80038ec:	f7fd fae0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	330e      	adds	r3, #14
 80038f6:	b2d8      	uxtb	r0, r3
 80038f8:	2399      	movs	r3, #153	; 0x99
 80038fa:	2299      	movs	r2, #153	; 0x99
 80038fc:	2100      	movs	r1, #0
 80038fe:	f7fd fad7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	b2db      	uxtb	r3, r3
 8003906:	330d      	adds	r3, #13
 8003908:	b2d8      	uxtb	r0, r3
 800390a:	23cc      	movs	r3, #204	; 0xcc
 800390c:	2200      	movs	r2, #0
 800390e:	2166      	movs	r1, #102	; 0x66
 8003910:	f7fd face 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	b2db      	uxtb	r3, r3
 8003918:	330c      	adds	r3, #12
 800391a:	b2d8      	uxtb	r0, r3
 800391c:	2300      	movs	r3, #0
 800391e:	2200      	movs	r2, #0
 8003920:	21cc      	movs	r1, #204	; 0xcc
 8003922:	f7fd fac5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	330b      	adds	r3, #11
 800392c:	b2d8      	uxtb	r0, r3
 800392e:	2300      	movs	r3, #0
 8003930:	2200      	movs	r2, #0
 8003932:	21cc      	movs	r1, #204	; 0xcc
 8003934:	f7fd fabc 	bl	8000eb0 <Set_Pixel>
	break;
 8003938:	e19c      	b.n	8003c74 <vumetro+0x2b68>
case 6:
	Set_Pixel(0+numled,0,76,153);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	b2d8      	uxtb	r0, r3
 800393e:	2399      	movs	r3, #153	; 0x99
 8003940:	224c      	movs	r2, #76	; 0x4c
 8003942:	2100      	movs	r1, #0
 8003944:	f7fd fab4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	b2db      	uxtb	r3, r3
 800394c:	3301      	adds	r3, #1
 800394e:	b2d8      	uxtb	r0, r3
 8003950:	2399      	movs	r3, #153	; 0x99
 8003952:	2299      	movs	r2, #153	; 0x99
 8003954:	2100      	movs	r1, #0
 8003956:	f7fd faab 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	3302      	adds	r3, #2
 8003960:	b2d8      	uxtb	r0, r3
 8003962:	23cc      	movs	r3, #204	; 0xcc
 8003964:	2200      	movs	r2, #0
 8003966:	2166      	movs	r1, #102	; 0x66
 8003968:	f7fd faa2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	3303      	adds	r3, #3
 8003972:	b2d8      	uxtb	r0, r3
 8003974:	2300      	movs	r3, #0
 8003976:	2200      	movs	r2, #0
 8003978:	21cc      	movs	r1, #204	; 0xcc
 800397a:	f7fd fa99 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	3304      	adds	r3, #4
 8003984:	b2d8      	uxtb	r0, r3
 8003986:	2300      	movs	r3, #0
 8003988:	2200      	movs	r2, #0
 800398a:	21cc      	movs	r1, #204	; 0xcc
 800398c:	f7fd fa90 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	b2db      	uxtb	r3, r3
 8003994:	3305      	adds	r3, #5
 8003996:	b2d8      	uxtb	r0, r3
 8003998:	2333      	movs	r3, #51	; 0x33
 800399a:	22ff      	movs	r2, #255	; 0xff
 800399c:	21ff      	movs	r1, #255	; 0xff
 800399e:	f7fd fa87 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 80039a2:	2306      	movs	r3, #6
 80039a4:	853b      	strh	r3, [r7, #40]	; 0x28
 80039a6:	e00d      	b.n	80039c4 <vumetro+0x28b8>
		Set_Pixel(j+numled,0,0,0);
 80039a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	4413      	add	r3, r2
 80039b2:	b2d8      	uxtb	r0, r3
 80039b4:	2300      	movs	r3, #0
 80039b6:	2200      	movs	r2, #0
 80039b8:	2100      	movs	r1, #0
 80039ba:	f7fd fa79 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 80039be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80039c0:	3301      	adds	r3, #1
 80039c2:	853b      	strh	r3, [r7, #40]	; 0x28
 80039c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80039c6:	2b09      	cmp	r3, #9
 80039c8:	d9ee      	bls.n	80039a8 <vumetro+0x289c>
	}
	Set_Pixel(15+numled,0,76,153);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	330f      	adds	r3, #15
 80039d0:	b2d8      	uxtb	r0, r3
 80039d2:	2399      	movs	r3, #153	; 0x99
 80039d4:	224c      	movs	r2, #76	; 0x4c
 80039d6:	2100      	movs	r1, #0
 80039d8:	f7fd fa6a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	330e      	adds	r3, #14
 80039e2:	b2d8      	uxtb	r0, r3
 80039e4:	2399      	movs	r3, #153	; 0x99
 80039e6:	2299      	movs	r2, #153	; 0x99
 80039e8:	2100      	movs	r1, #0
 80039ea:	f7fd fa61 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	330d      	adds	r3, #13
 80039f4:	b2d8      	uxtb	r0, r3
 80039f6:	23cc      	movs	r3, #204	; 0xcc
 80039f8:	2200      	movs	r2, #0
 80039fa:	2166      	movs	r1, #102	; 0x66
 80039fc:	f7fd fa58 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	330c      	adds	r3, #12
 8003a06:	b2d8      	uxtb	r0, r3
 8003a08:	2300      	movs	r3, #0
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	21cc      	movs	r1, #204	; 0xcc
 8003a0e:	f7fd fa4f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	330b      	adds	r3, #11
 8003a18:	b2d8      	uxtb	r0, r3
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	21cc      	movs	r1, #204	; 0xcc
 8003a20:	f7fd fa46 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	330a      	adds	r3, #10
 8003a2a:	b2d8      	uxtb	r0, r3
 8003a2c:	2333      	movs	r3, #51	; 0x33
 8003a2e:	22ff      	movs	r2, #255	; 0xff
 8003a30:	21ff      	movs	r1, #255	; 0xff
 8003a32:	f7fd fa3d 	bl	8000eb0 <Set_Pixel>
	break;
 8003a36:	e11d      	b.n	8003c74 <vumetro+0x2b68>
case 7:
	Set_Pixel(0+numled,0,76,153);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	b2d8      	uxtb	r0, r3
 8003a3c:	2399      	movs	r3, #153	; 0x99
 8003a3e:	224c      	movs	r2, #76	; 0x4c
 8003a40:	2100      	movs	r1, #0
 8003a42:	f7fd fa35 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	b2d8      	uxtb	r0, r3
 8003a4e:	2399      	movs	r3, #153	; 0x99
 8003a50:	2299      	movs	r2, #153	; 0x99
 8003a52:	2100      	movs	r1, #0
 8003a54:	f7fd fa2c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	3302      	adds	r3, #2
 8003a5e:	b2d8      	uxtb	r0, r3
 8003a60:	23cc      	movs	r3, #204	; 0xcc
 8003a62:	2200      	movs	r2, #0
 8003a64:	2166      	movs	r1, #102	; 0x66
 8003a66:	f7fd fa23 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	3303      	adds	r3, #3
 8003a70:	b2d8      	uxtb	r0, r3
 8003a72:	2300      	movs	r3, #0
 8003a74:	2200      	movs	r2, #0
 8003a76:	21cc      	movs	r1, #204	; 0xcc
 8003a78:	f7fd fa1a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	3304      	adds	r3, #4
 8003a82:	b2d8      	uxtb	r0, r3
 8003a84:	2300      	movs	r3, #0
 8003a86:	2200      	movs	r2, #0
 8003a88:	21cc      	movs	r1, #204	; 0xcc
 8003a8a:	f7fd fa11 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	3305      	adds	r3, #5
 8003a94:	b2d8      	uxtb	r0, r3
 8003a96:	2333      	movs	r3, #51	; 0x33
 8003a98:	22ff      	movs	r2, #255	; 0xff
 8003a9a:	21ff      	movs	r1, #255	; 0xff
 8003a9c:	f7fd fa08 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	3306      	adds	r3, #6
 8003aa6:	b2d8      	uxtb	r0, r3
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	22cc      	movs	r2, #204	; 0xcc
 8003aac:	2100      	movs	r1, #0
 8003aae:	f7fd f9ff 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	3307      	adds	r3, #7
 8003ab8:	b2d8      	uxtb	r0, r3
 8003aba:	2300      	movs	r3, #0
 8003abc:	2200      	movs	r2, #0
 8003abe:	2100      	movs	r1, #0
 8003ac0:	f7fd f9f6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	330f      	adds	r3, #15
 8003aca:	b2d8      	uxtb	r0, r3
 8003acc:	2399      	movs	r3, #153	; 0x99
 8003ace:	224c      	movs	r2, #76	; 0x4c
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	f7fd f9ed 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	330e      	adds	r3, #14
 8003adc:	b2d8      	uxtb	r0, r3
 8003ade:	2399      	movs	r3, #153	; 0x99
 8003ae0:	2299      	movs	r2, #153	; 0x99
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	f7fd f9e4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	330d      	adds	r3, #13
 8003aee:	b2d8      	uxtb	r0, r3
 8003af0:	23cc      	movs	r3, #204	; 0xcc
 8003af2:	2200      	movs	r2, #0
 8003af4:	2166      	movs	r1, #102	; 0x66
 8003af6:	f7fd f9db 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	330c      	adds	r3, #12
 8003b00:	b2d8      	uxtb	r0, r3
 8003b02:	2300      	movs	r3, #0
 8003b04:	2200      	movs	r2, #0
 8003b06:	21cc      	movs	r1, #204	; 0xcc
 8003b08:	f7fd f9d2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	330b      	adds	r3, #11
 8003b12:	b2d8      	uxtb	r0, r3
 8003b14:	2300      	movs	r3, #0
 8003b16:	2200      	movs	r2, #0
 8003b18:	21cc      	movs	r1, #204	; 0xcc
 8003b1a:	f7fd f9c9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	330a      	adds	r3, #10
 8003b24:	b2d8      	uxtb	r0, r3
 8003b26:	2333      	movs	r3, #51	; 0x33
 8003b28:	22ff      	movs	r2, #255	; 0xff
 8003b2a:	21ff      	movs	r1, #255	; 0xff
 8003b2c:	f7fd f9c0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	3309      	adds	r3, #9
 8003b36:	b2d8      	uxtb	r0, r3
 8003b38:	2300      	movs	r3, #0
 8003b3a:	22cc      	movs	r2, #204	; 0xcc
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	f7fd f9b7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,0,0);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	3308      	adds	r3, #8
 8003b48:	b2d8      	uxtb	r0, r3
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2100      	movs	r1, #0
 8003b50:	f7fd f9ae 	bl	8000eb0 <Set_Pixel>
	break;
 8003b54:	e08e      	b.n	8003c74 <vumetro+0x2b68>
case 8:
	Set_Pixel(0+numled,0,76,153);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	b2d8      	uxtb	r0, r3
 8003b5a:	2399      	movs	r3, #153	; 0x99
 8003b5c:	224c      	movs	r2, #76	; 0x4c
 8003b5e:	2100      	movs	r1, #0
 8003b60:	f7fd f9a6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	b2d8      	uxtb	r0, r3
 8003b6c:	2399      	movs	r3, #153	; 0x99
 8003b6e:	2299      	movs	r2, #153	; 0x99
 8003b70:	2100      	movs	r1, #0
 8003b72:	f7fd f99d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	b2d8      	uxtb	r0, r3
 8003b7e:	23cc      	movs	r3, #204	; 0xcc
 8003b80:	2200      	movs	r2, #0
 8003b82:	2166      	movs	r1, #102	; 0x66
 8003b84:	f7fd f994 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	3303      	adds	r3, #3
 8003b8e:	b2d8      	uxtb	r0, r3
 8003b90:	2300      	movs	r3, #0
 8003b92:	2200      	movs	r2, #0
 8003b94:	21cc      	movs	r1, #204	; 0xcc
 8003b96:	f7fd f98b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	b2d8      	uxtb	r0, r3
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	21cc      	movs	r1, #204	; 0xcc
 8003ba8:	f7fd f982 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	3305      	adds	r3, #5
 8003bb2:	b2d8      	uxtb	r0, r3
 8003bb4:	2333      	movs	r3, #51	; 0x33
 8003bb6:	22ff      	movs	r2, #255	; 0xff
 8003bb8:	21ff      	movs	r1, #255	; 0xff
 8003bba:	f7fd f979 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	3306      	adds	r3, #6
 8003bc4:	b2d8      	uxtb	r0, r3
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	22cc      	movs	r2, #204	; 0xcc
 8003bca:	2100      	movs	r1, #0
 8003bcc:	f7fd f970 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	3307      	adds	r3, #7
 8003bd6:	b2d8      	uxtb	r0, r3
 8003bd8:	2300      	movs	r3, #0
 8003bda:	22cc      	movs	r2, #204	; 0xcc
 8003bdc:	2100      	movs	r1, #0
 8003bde:	f7fd f967 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	330f      	adds	r3, #15
 8003be8:	b2d8      	uxtb	r0, r3
 8003bea:	2399      	movs	r3, #153	; 0x99
 8003bec:	224c      	movs	r2, #76	; 0x4c
 8003bee:	2100      	movs	r1, #0
 8003bf0:	f7fd f95e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	330e      	adds	r3, #14
 8003bfa:	b2d8      	uxtb	r0, r3
 8003bfc:	2399      	movs	r3, #153	; 0x99
 8003bfe:	2299      	movs	r2, #153	; 0x99
 8003c00:	2100      	movs	r1, #0
 8003c02:	f7fd f955 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	330d      	adds	r3, #13
 8003c0c:	b2d8      	uxtb	r0, r3
 8003c0e:	23cc      	movs	r3, #204	; 0xcc
 8003c10:	2200      	movs	r2, #0
 8003c12:	2166      	movs	r1, #102	; 0x66
 8003c14:	f7fd f94c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	330c      	adds	r3, #12
 8003c1e:	b2d8      	uxtb	r0, r3
 8003c20:	2300      	movs	r3, #0
 8003c22:	2200      	movs	r2, #0
 8003c24:	21cc      	movs	r1, #204	; 0xcc
 8003c26:	f7fd f943 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	330b      	adds	r3, #11
 8003c30:	b2d8      	uxtb	r0, r3
 8003c32:	2300      	movs	r3, #0
 8003c34:	2200      	movs	r2, #0
 8003c36:	21cc      	movs	r1, #204	; 0xcc
 8003c38:	f7fd f93a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	330a      	adds	r3, #10
 8003c42:	b2d8      	uxtb	r0, r3
 8003c44:	2333      	movs	r3, #51	; 0x33
 8003c46:	22ff      	movs	r2, #255	; 0xff
 8003c48:	21ff      	movs	r1, #255	; 0xff
 8003c4a:	f7fd f931 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	3309      	adds	r3, #9
 8003c54:	b2d8      	uxtb	r0, r3
 8003c56:	2300      	movs	r3, #0
 8003c58:	22cc      	movs	r2, #204	; 0xcc
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	f7fd f928 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,204,0);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	3308      	adds	r3, #8
 8003c66:	b2d8      	uxtb	r0, r3
 8003c68:	2300      	movs	r3, #0
 8003c6a:	22cc      	movs	r2, #204	; 0xcc
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	f7fd f91f 	bl	8000eb0 <Set_Pixel>
	break;
 8003c72:	bf00      	nop
}

numled=96;
 8003c74:	2360      	movs	r3, #96	; 0x60
 8003c76:	60fb      	str	r3, [r7, #12]
switch(banda7){
 8003c78:	f897 30b8 	ldrb.w	r3, [r7, #184]	; 0xb8
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	2b07      	cmp	r3, #7
 8003c80:	f200 831e 	bhi.w	80042c0 <vumetro+0x31b4>
 8003c84:	a201      	add	r2, pc, #4	; (adr r2, 8003c8c <vumetro+0x2b80>)
 8003c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8a:	bf00      	nop
 8003c8c:	08003cad 	.word	0x08003cad
 8003c90:	08003cf7 	.word	0x08003cf7
 8003c94:	08003d65 	.word	0x08003d65
 8003c98:	08003df7 	.word	0x08003df7
 8003c9c:	08003ead 	.word	0x08003ead
 8003ca0:	08003f87 	.word	0x08003f87
 8003ca4:	08004085 	.word	0x08004085
 8003ca8:	080041a3 	.word	0x080041a3
case 1:
	Set_Pixel(0+numled,76,0,153);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	b2d8      	uxtb	r0, r3
 8003cb0:	2399      	movs	r3, #153	; 0x99
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	214c      	movs	r1, #76	; 0x4c
 8003cb6:	f7fd f8fb 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 8003cba:	2301      	movs	r3, #1
 8003cbc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003cbe:	e00d      	b.n	8003cdc <vumetro+0x2bd0>
		Set_Pixel(j+numled,0,0,0);
 8003cc0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	4413      	add	r3, r2
 8003cca:	b2d8      	uxtb	r0, r3
 8003ccc:	2300      	movs	r3, #0
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	f7fd f8ed 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 8003cd6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cd8:	3301      	adds	r3, #1
 8003cda:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003cdc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cde:	2b0e      	cmp	r3, #14
 8003ce0:	d9ee      	bls.n	8003cc0 <vumetro+0x2bb4>
	}
	Set_Pixel(15+numled,76,0,153);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	330f      	adds	r3, #15
 8003ce8:	b2d8      	uxtb	r0, r3
 8003cea:	2399      	movs	r3, #153	; 0x99
 8003cec:	2200      	movs	r2, #0
 8003cee:	214c      	movs	r1, #76	; 0x4c
 8003cf0:	f7fd f8de 	bl	8000eb0 <Set_Pixel>
	break;
 8003cf4:	e2e4      	b.n	80042c0 <vumetro+0x31b4>
case 2:
	Set_Pixel(0+numled,0,76,153);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	b2d8      	uxtb	r0, r3
 8003cfa:	2399      	movs	r3, #153	; 0x99
 8003cfc:	224c      	movs	r2, #76	; 0x4c
 8003cfe:	2100      	movs	r1, #0
 8003d00:	f7fd f8d6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	3301      	adds	r3, #1
 8003d0a:	b2d8      	uxtb	r0, r3
 8003d0c:	2399      	movs	r3, #153	; 0x99
 8003d0e:	2299      	movs	r2, #153	; 0x99
 8003d10:	2100      	movs	r1, #0
 8003d12:	f7fd f8cd 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 8003d16:	2302      	movs	r3, #2
 8003d18:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003d1a:	e00d      	b.n	8003d38 <vumetro+0x2c2c>
		Set_Pixel(j+numled,0,0,0);
 8003d1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	4413      	add	r3, r2
 8003d26:	b2d8      	uxtb	r0, r3
 8003d28:	2300      	movs	r3, #0
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	f7fd f8bf 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 8003d32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d34:	3301      	adds	r3, #1
 8003d36:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003d38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d3a:	2b0d      	cmp	r3, #13
 8003d3c:	d9ee      	bls.n	8003d1c <vumetro+0x2c10>
	}
	Set_Pixel(15+numled,0,76,153);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	330f      	adds	r3, #15
 8003d44:	b2d8      	uxtb	r0, r3
 8003d46:	2399      	movs	r3, #153	; 0x99
 8003d48:	224c      	movs	r2, #76	; 0x4c
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	f7fd f8b0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	330e      	adds	r3, #14
 8003d56:	b2d8      	uxtb	r0, r3
 8003d58:	2399      	movs	r3, #153	; 0x99
 8003d5a:	2299      	movs	r2, #153	; 0x99
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	f7fd f8a7 	bl	8000eb0 <Set_Pixel>
	break;
 8003d62:	e2ad      	b.n	80042c0 <vumetro+0x31b4>

case 3:
	Set_Pixel(0+numled,0,76,153);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	b2d8      	uxtb	r0, r3
 8003d68:	2399      	movs	r3, #153	; 0x99
 8003d6a:	224c      	movs	r2, #76	; 0x4c
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	f7fd f89f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	3301      	adds	r3, #1
 8003d78:	b2d8      	uxtb	r0, r3
 8003d7a:	2399      	movs	r3, #153	; 0x99
 8003d7c:	2299      	movs	r2, #153	; 0x99
 8003d7e:	2100      	movs	r1, #0
 8003d80:	f7fd f896 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	3302      	adds	r3, #2
 8003d8a:	b2d8      	uxtb	r0, r3
 8003d8c:	23cc      	movs	r3, #204	; 0xcc
 8003d8e:	2200      	movs	r2, #0
 8003d90:	2166      	movs	r1, #102	; 0x66
 8003d92:	f7fd f88d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 8003d96:	2303      	movs	r3, #3
 8003d98:	847b      	strh	r3, [r7, #34]	; 0x22
 8003d9a:	e00d      	b.n	8003db8 <vumetro+0x2cac>
		Set_Pixel(j+numled,0,0,0);
 8003d9c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	4413      	add	r3, r2
 8003da6:	b2d8      	uxtb	r0, r3
 8003da8:	2300      	movs	r3, #0
 8003daa:	2200      	movs	r2, #0
 8003dac:	2100      	movs	r1, #0
 8003dae:	f7fd f87f 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 8003db2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003db4:	3301      	adds	r3, #1
 8003db6:	847b      	strh	r3, [r7, #34]	; 0x22
 8003db8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d9ee      	bls.n	8003d9c <vumetro+0x2c90>
	}
	Set_Pixel(15+numled,0,76,153);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	330f      	adds	r3, #15
 8003dc4:	b2d8      	uxtb	r0, r3
 8003dc6:	2399      	movs	r3, #153	; 0x99
 8003dc8:	224c      	movs	r2, #76	; 0x4c
 8003dca:	2100      	movs	r1, #0
 8003dcc:	f7fd f870 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	330e      	adds	r3, #14
 8003dd6:	b2d8      	uxtb	r0, r3
 8003dd8:	2399      	movs	r3, #153	; 0x99
 8003dda:	2299      	movs	r2, #153	; 0x99
 8003ddc:	2100      	movs	r1, #0
 8003dde:	f7fd f867 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	330d      	adds	r3, #13
 8003de8:	b2d8      	uxtb	r0, r3
 8003dea:	23cc      	movs	r3, #204	; 0xcc
 8003dec:	2200      	movs	r2, #0
 8003dee:	2166      	movs	r1, #102	; 0x66
 8003df0:	f7fd f85e 	bl	8000eb0 <Set_Pixel>
	break;
 8003df4:	e264      	b.n	80042c0 <vumetro+0x31b4>
case 4:
	Set_Pixel(0+numled,0,76,153);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	b2d8      	uxtb	r0, r3
 8003dfa:	2399      	movs	r3, #153	; 0x99
 8003dfc:	224c      	movs	r2, #76	; 0x4c
 8003dfe:	2100      	movs	r1, #0
 8003e00:	f7fd f856 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	3301      	adds	r3, #1
 8003e0a:	b2d8      	uxtb	r0, r3
 8003e0c:	2399      	movs	r3, #153	; 0x99
 8003e0e:	2299      	movs	r2, #153	; 0x99
 8003e10:	2100      	movs	r1, #0
 8003e12:	f7fd f84d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	3302      	adds	r3, #2
 8003e1c:	b2d8      	uxtb	r0, r3
 8003e1e:	23cc      	movs	r3, #204	; 0xcc
 8003e20:	2200      	movs	r2, #0
 8003e22:	2166      	movs	r1, #102	; 0x66
 8003e24:	f7fd f844 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	3303      	adds	r3, #3
 8003e2e:	b2d8      	uxtb	r0, r3
 8003e30:	2300      	movs	r3, #0
 8003e32:	2200      	movs	r2, #0
 8003e34:	21cc      	movs	r1, #204	; 0xcc
 8003e36:	f7fd f83b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 8003e3a:	2304      	movs	r3, #4
 8003e3c:	843b      	strh	r3, [r7, #32]
 8003e3e:	e00d      	b.n	8003e5c <vumetro+0x2d50>
		Set_Pixel(j+numled,0,0,0);
 8003e40:	8c3b      	ldrh	r3, [r7, #32]
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	4413      	add	r3, r2
 8003e4a:	b2d8      	uxtb	r0, r3
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2200      	movs	r2, #0
 8003e50:	2100      	movs	r1, #0
 8003e52:	f7fd f82d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 8003e56:	8c3b      	ldrh	r3, [r7, #32]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	843b      	strh	r3, [r7, #32]
 8003e5c:	8c3b      	ldrh	r3, [r7, #32]
 8003e5e:	2b0b      	cmp	r3, #11
 8003e60:	d9ee      	bls.n	8003e40 <vumetro+0x2d34>
	}
	Set_Pixel(15+numled,0,76,153);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	330f      	adds	r3, #15
 8003e68:	b2d8      	uxtb	r0, r3
 8003e6a:	2399      	movs	r3, #153	; 0x99
 8003e6c:	224c      	movs	r2, #76	; 0x4c
 8003e6e:	2100      	movs	r1, #0
 8003e70:	f7fd f81e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	330e      	adds	r3, #14
 8003e7a:	b2d8      	uxtb	r0, r3
 8003e7c:	2399      	movs	r3, #153	; 0x99
 8003e7e:	2299      	movs	r2, #153	; 0x99
 8003e80:	2100      	movs	r1, #0
 8003e82:	f7fd f815 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	330d      	adds	r3, #13
 8003e8c:	b2d8      	uxtb	r0, r3
 8003e8e:	23cc      	movs	r3, #204	; 0xcc
 8003e90:	2200      	movs	r2, #0
 8003e92:	2166      	movs	r1, #102	; 0x66
 8003e94:	f7fd f80c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	330c      	adds	r3, #12
 8003e9e:	b2d8      	uxtb	r0, r3
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	21cc      	movs	r1, #204	; 0xcc
 8003ea6:	f7fd f803 	bl	8000eb0 <Set_Pixel>
	break;
 8003eaa:	e209      	b.n	80042c0 <vumetro+0x31b4>
case 5:
	Set_Pixel(0+numled,0,76,153);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	b2d8      	uxtb	r0, r3
 8003eb0:	2399      	movs	r3, #153	; 0x99
 8003eb2:	224c      	movs	r2, #76	; 0x4c
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	f7fc fffb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	b2d8      	uxtb	r0, r3
 8003ec2:	2399      	movs	r3, #153	; 0x99
 8003ec4:	2299      	movs	r2, #153	; 0x99
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	f7fc fff2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	b2d8      	uxtb	r0, r3
 8003ed4:	23cc      	movs	r3, #204	; 0xcc
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2166      	movs	r1, #102	; 0x66
 8003eda:	f7fc ffe9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	3303      	adds	r3, #3
 8003ee4:	b2d8      	uxtb	r0, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	2200      	movs	r2, #0
 8003eea:	21cc      	movs	r1, #204	; 0xcc
 8003eec:	f7fc ffe0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	b2d8      	uxtb	r0, r3
 8003ef8:	2300      	movs	r3, #0
 8003efa:	2200      	movs	r2, #0
 8003efc:	21cc      	movs	r1, #204	; 0xcc
 8003efe:	f7fc ffd7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 8003f02:	2305      	movs	r3, #5
 8003f04:	83fb      	strh	r3, [r7, #30]
 8003f06:	e00d      	b.n	8003f24 <vumetro+0x2e18>
		Set_Pixel(j+numled,0,0,0);
 8003f08:	8bfb      	ldrh	r3, [r7, #30]
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	4413      	add	r3, r2
 8003f12:	b2d8      	uxtb	r0, r3
 8003f14:	2300      	movs	r3, #0
 8003f16:	2200      	movs	r2, #0
 8003f18:	2100      	movs	r1, #0
 8003f1a:	f7fc ffc9 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 8003f1e:	8bfb      	ldrh	r3, [r7, #30]
 8003f20:	3301      	adds	r3, #1
 8003f22:	83fb      	strh	r3, [r7, #30]
 8003f24:	8bfb      	ldrh	r3, [r7, #30]
 8003f26:	2b0a      	cmp	r3, #10
 8003f28:	d9ee      	bls.n	8003f08 <vumetro+0x2dfc>
	}
	Set_Pixel(15+numled,0,76,153);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	330f      	adds	r3, #15
 8003f30:	b2d8      	uxtb	r0, r3
 8003f32:	2399      	movs	r3, #153	; 0x99
 8003f34:	224c      	movs	r2, #76	; 0x4c
 8003f36:	2100      	movs	r1, #0
 8003f38:	f7fc ffba 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	330e      	adds	r3, #14
 8003f42:	b2d8      	uxtb	r0, r3
 8003f44:	2399      	movs	r3, #153	; 0x99
 8003f46:	2299      	movs	r2, #153	; 0x99
 8003f48:	2100      	movs	r1, #0
 8003f4a:	f7fc ffb1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	330d      	adds	r3, #13
 8003f54:	b2d8      	uxtb	r0, r3
 8003f56:	23cc      	movs	r3, #204	; 0xcc
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2166      	movs	r1, #102	; 0x66
 8003f5c:	f7fc ffa8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	330c      	adds	r3, #12
 8003f66:	b2d8      	uxtb	r0, r3
 8003f68:	2300      	movs	r3, #0
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	21cc      	movs	r1, #204	; 0xcc
 8003f6e:	f7fc ff9f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	330b      	adds	r3, #11
 8003f78:	b2d8      	uxtb	r0, r3
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	21cc      	movs	r1, #204	; 0xcc
 8003f80:	f7fc ff96 	bl	8000eb0 <Set_Pixel>
	break;
 8003f84:	e19c      	b.n	80042c0 <vumetro+0x31b4>
case 6:
	Set_Pixel(0+numled,0,76,153);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	b2d8      	uxtb	r0, r3
 8003f8a:	2399      	movs	r3, #153	; 0x99
 8003f8c:	224c      	movs	r2, #76	; 0x4c
 8003f8e:	2100      	movs	r1, #0
 8003f90:	f7fc ff8e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	3301      	adds	r3, #1
 8003f9a:	b2d8      	uxtb	r0, r3
 8003f9c:	2399      	movs	r3, #153	; 0x99
 8003f9e:	2299      	movs	r2, #153	; 0x99
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	f7fc ff85 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	3302      	adds	r3, #2
 8003fac:	b2d8      	uxtb	r0, r3
 8003fae:	23cc      	movs	r3, #204	; 0xcc
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	2166      	movs	r1, #102	; 0x66
 8003fb4:	f7fc ff7c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	3303      	adds	r3, #3
 8003fbe:	b2d8      	uxtb	r0, r3
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	21cc      	movs	r1, #204	; 0xcc
 8003fc6:	f7fc ff73 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	3304      	adds	r3, #4
 8003fd0:	b2d8      	uxtb	r0, r3
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	21cc      	movs	r1, #204	; 0xcc
 8003fd8:	f7fc ff6a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	3305      	adds	r3, #5
 8003fe2:	b2d8      	uxtb	r0, r3
 8003fe4:	2333      	movs	r3, #51	; 0x33
 8003fe6:	22ff      	movs	r2, #255	; 0xff
 8003fe8:	21ff      	movs	r1, #255	; 0xff
 8003fea:	f7fc ff61 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 8003fee:	2306      	movs	r3, #6
 8003ff0:	83bb      	strh	r3, [r7, #28]
 8003ff2:	e00d      	b.n	8004010 <vumetro+0x2f04>
		Set_Pixel(j+numled,0,0,0);
 8003ff4:	8bbb      	ldrh	r3, [r7, #28]
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	b2d8      	uxtb	r0, r3
 8004000:	2300      	movs	r3, #0
 8004002:	2200      	movs	r2, #0
 8004004:	2100      	movs	r1, #0
 8004006:	f7fc ff53 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 800400a:	8bbb      	ldrh	r3, [r7, #28]
 800400c:	3301      	adds	r3, #1
 800400e:	83bb      	strh	r3, [r7, #28]
 8004010:	8bbb      	ldrh	r3, [r7, #28]
 8004012:	2b09      	cmp	r3, #9
 8004014:	d9ee      	bls.n	8003ff4 <vumetro+0x2ee8>
	}
	Set_Pixel(15+numled,0,76,153);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	b2db      	uxtb	r3, r3
 800401a:	330f      	adds	r3, #15
 800401c:	b2d8      	uxtb	r0, r3
 800401e:	2399      	movs	r3, #153	; 0x99
 8004020:	224c      	movs	r2, #76	; 0x4c
 8004022:	2100      	movs	r1, #0
 8004024:	f7fc ff44 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	b2db      	uxtb	r3, r3
 800402c:	330e      	adds	r3, #14
 800402e:	b2d8      	uxtb	r0, r3
 8004030:	2399      	movs	r3, #153	; 0x99
 8004032:	2299      	movs	r2, #153	; 0x99
 8004034:	2100      	movs	r1, #0
 8004036:	f7fc ff3b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	330d      	adds	r3, #13
 8004040:	b2d8      	uxtb	r0, r3
 8004042:	23cc      	movs	r3, #204	; 0xcc
 8004044:	2200      	movs	r2, #0
 8004046:	2166      	movs	r1, #102	; 0x66
 8004048:	f7fc ff32 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	330c      	adds	r3, #12
 8004052:	b2d8      	uxtb	r0, r3
 8004054:	2300      	movs	r3, #0
 8004056:	2200      	movs	r2, #0
 8004058:	21cc      	movs	r1, #204	; 0xcc
 800405a:	f7fc ff29 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	330b      	adds	r3, #11
 8004064:	b2d8      	uxtb	r0, r3
 8004066:	2300      	movs	r3, #0
 8004068:	2200      	movs	r2, #0
 800406a:	21cc      	movs	r1, #204	; 0xcc
 800406c:	f7fc ff20 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	b2db      	uxtb	r3, r3
 8004074:	330a      	adds	r3, #10
 8004076:	b2d8      	uxtb	r0, r3
 8004078:	2333      	movs	r3, #51	; 0x33
 800407a:	22ff      	movs	r2, #255	; 0xff
 800407c:	21ff      	movs	r1, #255	; 0xff
 800407e:	f7fc ff17 	bl	8000eb0 <Set_Pixel>
	break;
 8004082:	e11d      	b.n	80042c0 <vumetro+0x31b4>
case 7:
	Set_Pixel(0+numled,0,76,153);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	b2d8      	uxtb	r0, r3
 8004088:	2399      	movs	r3, #153	; 0x99
 800408a:	224c      	movs	r2, #76	; 0x4c
 800408c:	2100      	movs	r1, #0
 800408e:	f7fc ff0f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	3301      	adds	r3, #1
 8004098:	b2d8      	uxtb	r0, r3
 800409a:	2399      	movs	r3, #153	; 0x99
 800409c:	2299      	movs	r2, #153	; 0x99
 800409e:	2100      	movs	r1, #0
 80040a0:	f7fc ff06 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	3302      	adds	r3, #2
 80040aa:	b2d8      	uxtb	r0, r3
 80040ac:	23cc      	movs	r3, #204	; 0xcc
 80040ae:	2200      	movs	r2, #0
 80040b0:	2166      	movs	r1, #102	; 0x66
 80040b2:	f7fc fefd 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	3303      	adds	r3, #3
 80040bc:	b2d8      	uxtb	r0, r3
 80040be:	2300      	movs	r3, #0
 80040c0:	2200      	movs	r2, #0
 80040c2:	21cc      	movs	r1, #204	; 0xcc
 80040c4:	f7fc fef4 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	3304      	adds	r3, #4
 80040ce:	b2d8      	uxtb	r0, r3
 80040d0:	2300      	movs	r3, #0
 80040d2:	2200      	movs	r2, #0
 80040d4:	21cc      	movs	r1, #204	; 0xcc
 80040d6:	f7fc feeb 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	3305      	adds	r3, #5
 80040e0:	b2d8      	uxtb	r0, r3
 80040e2:	2333      	movs	r3, #51	; 0x33
 80040e4:	22ff      	movs	r2, #255	; 0xff
 80040e6:	21ff      	movs	r1, #255	; 0xff
 80040e8:	f7fc fee2 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	3306      	adds	r3, #6
 80040f2:	b2d8      	uxtb	r0, r3
 80040f4:	2300      	movs	r3, #0
 80040f6:	22cc      	movs	r2, #204	; 0xcc
 80040f8:	2100      	movs	r1, #0
 80040fa:	f7fc fed9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	b2db      	uxtb	r3, r3
 8004102:	3307      	adds	r3, #7
 8004104:	b2d8      	uxtb	r0, r3
 8004106:	2300      	movs	r3, #0
 8004108:	2200      	movs	r2, #0
 800410a:	2100      	movs	r1, #0
 800410c:	f7fc fed0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	b2db      	uxtb	r3, r3
 8004114:	330f      	adds	r3, #15
 8004116:	b2d8      	uxtb	r0, r3
 8004118:	2399      	movs	r3, #153	; 0x99
 800411a:	224c      	movs	r2, #76	; 0x4c
 800411c:	2100      	movs	r1, #0
 800411e:	f7fc fec7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	b2db      	uxtb	r3, r3
 8004126:	330e      	adds	r3, #14
 8004128:	b2d8      	uxtb	r0, r3
 800412a:	2399      	movs	r3, #153	; 0x99
 800412c:	2299      	movs	r2, #153	; 0x99
 800412e:	2100      	movs	r1, #0
 8004130:	f7fc febe 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	b2db      	uxtb	r3, r3
 8004138:	330d      	adds	r3, #13
 800413a:	b2d8      	uxtb	r0, r3
 800413c:	23cc      	movs	r3, #204	; 0xcc
 800413e:	2200      	movs	r2, #0
 8004140:	2166      	movs	r1, #102	; 0x66
 8004142:	f7fc feb5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	330c      	adds	r3, #12
 800414c:	b2d8      	uxtb	r0, r3
 800414e:	2300      	movs	r3, #0
 8004150:	2200      	movs	r2, #0
 8004152:	21cc      	movs	r1, #204	; 0xcc
 8004154:	f7fc feac 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	b2db      	uxtb	r3, r3
 800415c:	330b      	adds	r3, #11
 800415e:	b2d8      	uxtb	r0, r3
 8004160:	2300      	movs	r3, #0
 8004162:	2200      	movs	r2, #0
 8004164:	21cc      	movs	r1, #204	; 0xcc
 8004166:	f7fc fea3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	330a      	adds	r3, #10
 8004170:	b2d8      	uxtb	r0, r3
 8004172:	2333      	movs	r3, #51	; 0x33
 8004174:	22ff      	movs	r2, #255	; 0xff
 8004176:	21ff      	movs	r1, #255	; 0xff
 8004178:	f7fc fe9a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	3309      	adds	r3, #9
 8004182:	b2d8      	uxtb	r0, r3
 8004184:	2300      	movs	r3, #0
 8004186:	22cc      	movs	r2, #204	; 0xcc
 8004188:	2100      	movs	r1, #0
 800418a:	f7fc fe91 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,0,0);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	3308      	adds	r3, #8
 8004194:	b2d8      	uxtb	r0, r3
 8004196:	2300      	movs	r3, #0
 8004198:	2200      	movs	r2, #0
 800419a:	2100      	movs	r1, #0
 800419c:	f7fc fe88 	bl	8000eb0 <Set_Pixel>
	break;
 80041a0:	e08e      	b.n	80042c0 <vumetro+0x31b4>
case 8:
	Set_Pixel(0+numled,0,76,153);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	b2d8      	uxtb	r0, r3
 80041a6:	2399      	movs	r3, #153	; 0x99
 80041a8:	224c      	movs	r2, #76	; 0x4c
 80041aa:	2100      	movs	r1, #0
 80041ac:	f7fc fe80 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	3301      	adds	r3, #1
 80041b6:	b2d8      	uxtb	r0, r3
 80041b8:	2399      	movs	r3, #153	; 0x99
 80041ba:	2299      	movs	r2, #153	; 0x99
 80041bc:	2100      	movs	r1, #0
 80041be:	f7fc fe77 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	3302      	adds	r3, #2
 80041c8:	b2d8      	uxtb	r0, r3
 80041ca:	23cc      	movs	r3, #204	; 0xcc
 80041cc:	2200      	movs	r2, #0
 80041ce:	2166      	movs	r1, #102	; 0x66
 80041d0:	f7fc fe6e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	3303      	adds	r3, #3
 80041da:	b2d8      	uxtb	r0, r3
 80041dc:	2300      	movs	r3, #0
 80041de:	2200      	movs	r2, #0
 80041e0:	21cc      	movs	r1, #204	; 0xcc
 80041e2:	f7fc fe65 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	3304      	adds	r3, #4
 80041ec:	b2d8      	uxtb	r0, r3
 80041ee:	2300      	movs	r3, #0
 80041f0:	2200      	movs	r2, #0
 80041f2:	21cc      	movs	r1, #204	; 0xcc
 80041f4:	f7fc fe5c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	3305      	adds	r3, #5
 80041fe:	b2d8      	uxtb	r0, r3
 8004200:	2333      	movs	r3, #51	; 0x33
 8004202:	22ff      	movs	r2, #255	; 0xff
 8004204:	21ff      	movs	r1, #255	; 0xff
 8004206:	f7fc fe53 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	b2db      	uxtb	r3, r3
 800420e:	3306      	adds	r3, #6
 8004210:	b2d8      	uxtb	r0, r3
 8004212:	2300      	movs	r3, #0
 8004214:	22cc      	movs	r2, #204	; 0xcc
 8004216:	2100      	movs	r1, #0
 8004218:	f7fc fe4a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	b2db      	uxtb	r3, r3
 8004220:	3307      	adds	r3, #7
 8004222:	b2d8      	uxtb	r0, r3
 8004224:	2300      	movs	r3, #0
 8004226:	22cc      	movs	r2, #204	; 0xcc
 8004228:	2100      	movs	r1, #0
 800422a:	f7fc fe41 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	330f      	adds	r3, #15
 8004234:	b2d8      	uxtb	r0, r3
 8004236:	2399      	movs	r3, #153	; 0x99
 8004238:	224c      	movs	r2, #76	; 0x4c
 800423a:	2100      	movs	r1, #0
 800423c:	f7fc fe38 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	b2db      	uxtb	r3, r3
 8004244:	330e      	adds	r3, #14
 8004246:	b2d8      	uxtb	r0, r3
 8004248:	2399      	movs	r3, #153	; 0x99
 800424a:	2299      	movs	r2, #153	; 0x99
 800424c:	2100      	movs	r1, #0
 800424e:	f7fc fe2f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	b2db      	uxtb	r3, r3
 8004256:	330d      	adds	r3, #13
 8004258:	b2d8      	uxtb	r0, r3
 800425a:	23cc      	movs	r3, #204	; 0xcc
 800425c:	2200      	movs	r2, #0
 800425e:	2166      	movs	r1, #102	; 0x66
 8004260:	f7fc fe26 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	330c      	adds	r3, #12
 800426a:	b2d8      	uxtb	r0, r3
 800426c:	2300      	movs	r3, #0
 800426e:	2200      	movs	r2, #0
 8004270:	21cc      	movs	r1, #204	; 0xcc
 8004272:	f7fc fe1d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	330b      	adds	r3, #11
 800427c:	b2d8      	uxtb	r0, r3
 800427e:	2300      	movs	r3, #0
 8004280:	2200      	movs	r2, #0
 8004282:	21cc      	movs	r1, #204	; 0xcc
 8004284:	f7fc fe14 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	b2db      	uxtb	r3, r3
 800428c:	330a      	adds	r3, #10
 800428e:	b2d8      	uxtb	r0, r3
 8004290:	2333      	movs	r3, #51	; 0x33
 8004292:	22ff      	movs	r2, #255	; 0xff
 8004294:	21ff      	movs	r1, #255	; 0xff
 8004296:	f7fc fe0b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	3309      	adds	r3, #9
 80042a0:	b2d8      	uxtb	r0, r3
 80042a2:	2300      	movs	r3, #0
 80042a4:	22cc      	movs	r2, #204	; 0xcc
 80042a6:	2100      	movs	r1, #0
 80042a8:	f7fc fe02 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,204,0);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	3308      	adds	r3, #8
 80042b2:	b2d8      	uxtb	r0, r3
 80042b4:	2300      	movs	r3, #0
 80042b6:	22cc      	movs	r2, #204	; 0xcc
 80042b8:	2100      	movs	r1, #0
 80042ba:	f7fc fdf9 	bl	8000eb0 <Set_Pixel>
	break;
 80042be:	bf00      	nop
}

numled=112;
 80042c0:	2370      	movs	r3, #112	; 0x70
 80042c2:	60fb      	str	r3, [r7, #12]
switch(banda8){
 80042c4:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 80042c8:	3b01      	subs	r3, #1
 80042ca:	2b07      	cmp	r3, #7
 80042cc:	f200 831e 	bhi.w	800490c <vumetro+0x3800>
 80042d0:	a201      	add	r2, pc, #4	; (adr r2, 80042d8 <vumetro+0x31cc>)
 80042d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d6:	bf00      	nop
 80042d8:	080042f9 	.word	0x080042f9
 80042dc:	08004343 	.word	0x08004343
 80042e0:	080043b1 	.word	0x080043b1
 80042e4:	08004443 	.word	0x08004443
 80042e8:	080044f9 	.word	0x080044f9
 80042ec:	080045d3 	.word	0x080045d3
 80042f0:	080046d1 	.word	0x080046d1
 80042f4:	080047ef 	.word	0x080047ef
case 1:
	Set_Pixel(0+numled,76,0,153);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	b2d8      	uxtb	r0, r3
 80042fc:	2399      	movs	r3, #153	; 0x99
 80042fe:	2200      	movs	r2, #0
 8004300:	214c      	movs	r1, #76	; 0x4c
 8004302:	f7fc fdd5 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 8004306:	2301      	movs	r3, #1
 8004308:	837b      	strh	r3, [r7, #26]
 800430a:	e00d      	b.n	8004328 <vumetro+0x321c>
		Set_Pixel(j+numled,0,0,0);
 800430c:	8b7b      	ldrh	r3, [r7, #26]
 800430e:	b2da      	uxtb	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	b2db      	uxtb	r3, r3
 8004314:	4413      	add	r3, r2
 8004316:	b2d8      	uxtb	r0, r3
 8004318:	2300      	movs	r3, #0
 800431a:	2200      	movs	r2, #0
 800431c:	2100      	movs	r1, #0
 800431e:	f7fc fdc7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=1;j<=14;j++){
 8004322:	8b7b      	ldrh	r3, [r7, #26]
 8004324:	3301      	adds	r3, #1
 8004326:	837b      	strh	r3, [r7, #26]
 8004328:	8b7b      	ldrh	r3, [r7, #26]
 800432a:	2b0e      	cmp	r3, #14
 800432c:	d9ee      	bls.n	800430c <vumetro+0x3200>
	}
	Set_Pixel(15+numled,76,0,153);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	330f      	adds	r3, #15
 8004334:	b2d8      	uxtb	r0, r3
 8004336:	2399      	movs	r3, #153	; 0x99
 8004338:	2200      	movs	r2, #0
 800433a:	214c      	movs	r1, #76	; 0x4c
 800433c:	f7fc fdb8 	bl	8000eb0 <Set_Pixel>
	break;
 8004340:	e2e4      	b.n	800490c <vumetro+0x3800>
case 2:
	Set_Pixel(0+numled,0,76,153);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	b2d8      	uxtb	r0, r3
 8004346:	2399      	movs	r3, #153	; 0x99
 8004348:	224c      	movs	r2, #76	; 0x4c
 800434a:	2100      	movs	r1, #0
 800434c:	f7fc fdb0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	3301      	adds	r3, #1
 8004356:	b2d8      	uxtb	r0, r3
 8004358:	2399      	movs	r3, #153	; 0x99
 800435a:	2299      	movs	r2, #153	; 0x99
 800435c:	2100      	movs	r1, #0
 800435e:	f7fc fda7 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 8004362:	2302      	movs	r3, #2
 8004364:	833b      	strh	r3, [r7, #24]
 8004366:	e00d      	b.n	8004384 <vumetro+0x3278>
		Set_Pixel(j+numled,0,0,0);
 8004368:	8b3b      	ldrh	r3, [r7, #24]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	4413      	add	r3, r2
 8004372:	b2d8      	uxtb	r0, r3
 8004374:	2300      	movs	r3, #0
 8004376:	2200      	movs	r2, #0
 8004378:	2100      	movs	r1, #0
 800437a:	f7fc fd99 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=2;j<=13;j++){
 800437e:	8b3b      	ldrh	r3, [r7, #24]
 8004380:	3301      	adds	r3, #1
 8004382:	833b      	strh	r3, [r7, #24]
 8004384:	8b3b      	ldrh	r3, [r7, #24]
 8004386:	2b0d      	cmp	r3, #13
 8004388:	d9ee      	bls.n	8004368 <vumetro+0x325c>
	}
	Set_Pixel(15+numled,0,76,153);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	b2db      	uxtb	r3, r3
 800438e:	330f      	adds	r3, #15
 8004390:	b2d8      	uxtb	r0, r3
 8004392:	2399      	movs	r3, #153	; 0x99
 8004394:	224c      	movs	r2, #76	; 0x4c
 8004396:	2100      	movs	r1, #0
 8004398:	f7fc fd8a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	330e      	adds	r3, #14
 80043a2:	b2d8      	uxtb	r0, r3
 80043a4:	2399      	movs	r3, #153	; 0x99
 80043a6:	2299      	movs	r2, #153	; 0x99
 80043a8:	2100      	movs	r1, #0
 80043aa:	f7fc fd81 	bl	8000eb0 <Set_Pixel>
	break;
 80043ae:	e2ad      	b.n	800490c <vumetro+0x3800>

case 3:
	Set_Pixel(0+numled,0,76,153);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	b2d8      	uxtb	r0, r3
 80043b4:	2399      	movs	r3, #153	; 0x99
 80043b6:	224c      	movs	r2, #76	; 0x4c
 80043b8:	2100      	movs	r1, #0
 80043ba:	f7fc fd79 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	3301      	adds	r3, #1
 80043c4:	b2d8      	uxtb	r0, r3
 80043c6:	2399      	movs	r3, #153	; 0x99
 80043c8:	2299      	movs	r2, #153	; 0x99
 80043ca:	2100      	movs	r1, #0
 80043cc:	f7fc fd70 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	3302      	adds	r3, #2
 80043d6:	b2d8      	uxtb	r0, r3
 80043d8:	23cc      	movs	r3, #204	; 0xcc
 80043da:	2200      	movs	r2, #0
 80043dc:	2166      	movs	r1, #102	; 0x66
 80043de:	f7fc fd67 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 80043e2:	2303      	movs	r3, #3
 80043e4:	82fb      	strh	r3, [r7, #22]
 80043e6:	e00d      	b.n	8004404 <vumetro+0x32f8>
		Set_Pixel(j+numled,0,0,0);
 80043e8:	8afb      	ldrh	r3, [r7, #22]
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	4413      	add	r3, r2
 80043f2:	b2d8      	uxtb	r0, r3
 80043f4:	2300      	movs	r3, #0
 80043f6:	2200      	movs	r2, #0
 80043f8:	2100      	movs	r1, #0
 80043fa:	f7fc fd59 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=3;j<=12;j++){
 80043fe:	8afb      	ldrh	r3, [r7, #22]
 8004400:	3301      	adds	r3, #1
 8004402:	82fb      	strh	r3, [r7, #22]
 8004404:	8afb      	ldrh	r3, [r7, #22]
 8004406:	2b0c      	cmp	r3, #12
 8004408:	d9ee      	bls.n	80043e8 <vumetro+0x32dc>
	}
	Set_Pixel(15+numled,0,76,153);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	330f      	adds	r3, #15
 8004410:	b2d8      	uxtb	r0, r3
 8004412:	2399      	movs	r3, #153	; 0x99
 8004414:	224c      	movs	r2, #76	; 0x4c
 8004416:	2100      	movs	r1, #0
 8004418:	f7fc fd4a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	330e      	adds	r3, #14
 8004422:	b2d8      	uxtb	r0, r3
 8004424:	2399      	movs	r3, #153	; 0x99
 8004426:	2299      	movs	r2, #153	; 0x99
 8004428:	2100      	movs	r1, #0
 800442a:	f7fc fd41 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	b2db      	uxtb	r3, r3
 8004432:	330d      	adds	r3, #13
 8004434:	b2d8      	uxtb	r0, r3
 8004436:	23cc      	movs	r3, #204	; 0xcc
 8004438:	2200      	movs	r2, #0
 800443a:	2166      	movs	r1, #102	; 0x66
 800443c:	f7fc fd38 	bl	8000eb0 <Set_Pixel>
	break;
 8004440:	e264      	b.n	800490c <vumetro+0x3800>
case 4:
	Set_Pixel(0+numled,0,76,153);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	b2d8      	uxtb	r0, r3
 8004446:	2399      	movs	r3, #153	; 0x99
 8004448:	224c      	movs	r2, #76	; 0x4c
 800444a:	2100      	movs	r1, #0
 800444c:	f7fc fd30 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	b2db      	uxtb	r3, r3
 8004454:	3301      	adds	r3, #1
 8004456:	b2d8      	uxtb	r0, r3
 8004458:	2399      	movs	r3, #153	; 0x99
 800445a:	2299      	movs	r2, #153	; 0x99
 800445c:	2100      	movs	r1, #0
 800445e:	f7fc fd27 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	3302      	adds	r3, #2
 8004468:	b2d8      	uxtb	r0, r3
 800446a:	23cc      	movs	r3, #204	; 0xcc
 800446c:	2200      	movs	r2, #0
 800446e:	2166      	movs	r1, #102	; 0x66
 8004470:	f7fc fd1e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	3303      	adds	r3, #3
 800447a:	b2d8      	uxtb	r0, r3
 800447c:	2300      	movs	r3, #0
 800447e:	2200      	movs	r2, #0
 8004480:	21cc      	movs	r1, #204	; 0xcc
 8004482:	f7fc fd15 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 8004486:	2304      	movs	r3, #4
 8004488:	82bb      	strh	r3, [r7, #20]
 800448a:	e00d      	b.n	80044a8 <vumetro+0x339c>
		Set_Pixel(j+numled,0,0,0);
 800448c:	8abb      	ldrh	r3, [r7, #20]
 800448e:	b2da      	uxtb	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	b2db      	uxtb	r3, r3
 8004494:	4413      	add	r3, r2
 8004496:	b2d8      	uxtb	r0, r3
 8004498:	2300      	movs	r3, #0
 800449a:	2200      	movs	r2, #0
 800449c:	2100      	movs	r1, #0
 800449e:	f7fc fd07 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=4;j<=11;j++){
 80044a2:	8abb      	ldrh	r3, [r7, #20]
 80044a4:	3301      	adds	r3, #1
 80044a6:	82bb      	strh	r3, [r7, #20]
 80044a8:	8abb      	ldrh	r3, [r7, #20]
 80044aa:	2b0b      	cmp	r3, #11
 80044ac:	d9ee      	bls.n	800448c <vumetro+0x3380>
	}
	Set_Pixel(15+numled,0,76,153);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	330f      	adds	r3, #15
 80044b4:	b2d8      	uxtb	r0, r3
 80044b6:	2399      	movs	r3, #153	; 0x99
 80044b8:	224c      	movs	r2, #76	; 0x4c
 80044ba:	2100      	movs	r1, #0
 80044bc:	f7fc fcf8 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	330e      	adds	r3, #14
 80044c6:	b2d8      	uxtb	r0, r3
 80044c8:	2399      	movs	r3, #153	; 0x99
 80044ca:	2299      	movs	r2, #153	; 0x99
 80044cc:	2100      	movs	r1, #0
 80044ce:	f7fc fcef 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	330d      	adds	r3, #13
 80044d8:	b2d8      	uxtb	r0, r3
 80044da:	23cc      	movs	r3, #204	; 0xcc
 80044dc:	2200      	movs	r2, #0
 80044de:	2166      	movs	r1, #102	; 0x66
 80044e0:	f7fc fce6 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	330c      	adds	r3, #12
 80044ea:	b2d8      	uxtb	r0, r3
 80044ec:	2300      	movs	r3, #0
 80044ee:	2200      	movs	r2, #0
 80044f0:	21cc      	movs	r1, #204	; 0xcc
 80044f2:	f7fc fcdd 	bl	8000eb0 <Set_Pixel>
	break;
 80044f6:	e209      	b.n	800490c <vumetro+0x3800>
case 5:
	Set_Pixel(0+numled,0,76,153);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	b2d8      	uxtb	r0, r3
 80044fc:	2399      	movs	r3, #153	; 0x99
 80044fe:	224c      	movs	r2, #76	; 0x4c
 8004500:	2100      	movs	r1, #0
 8004502:	f7fc fcd5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	b2db      	uxtb	r3, r3
 800450a:	3301      	adds	r3, #1
 800450c:	b2d8      	uxtb	r0, r3
 800450e:	2399      	movs	r3, #153	; 0x99
 8004510:	2299      	movs	r2, #153	; 0x99
 8004512:	2100      	movs	r1, #0
 8004514:	f7fc fccc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	3302      	adds	r3, #2
 800451e:	b2d8      	uxtb	r0, r3
 8004520:	23cc      	movs	r3, #204	; 0xcc
 8004522:	2200      	movs	r2, #0
 8004524:	2166      	movs	r1, #102	; 0x66
 8004526:	f7fc fcc3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	3303      	adds	r3, #3
 8004530:	b2d8      	uxtb	r0, r3
 8004532:	2300      	movs	r3, #0
 8004534:	2200      	movs	r2, #0
 8004536:	21cc      	movs	r1, #204	; 0xcc
 8004538:	f7fc fcba 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	b2db      	uxtb	r3, r3
 8004540:	3304      	adds	r3, #4
 8004542:	b2d8      	uxtb	r0, r3
 8004544:	2300      	movs	r3, #0
 8004546:	2200      	movs	r2, #0
 8004548:	21cc      	movs	r1, #204	; 0xcc
 800454a:	f7fc fcb1 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 800454e:	2305      	movs	r3, #5
 8004550:	827b      	strh	r3, [r7, #18]
 8004552:	e00d      	b.n	8004570 <vumetro+0x3464>
		Set_Pixel(j+numled,0,0,0);
 8004554:	8a7b      	ldrh	r3, [r7, #18]
 8004556:	b2da      	uxtb	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	4413      	add	r3, r2
 800455e:	b2d8      	uxtb	r0, r3
 8004560:	2300      	movs	r3, #0
 8004562:	2200      	movs	r2, #0
 8004564:	2100      	movs	r1, #0
 8004566:	f7fc fca3 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=5;j<=10;j++){
 800456a:	8a7b      	ldrh	r3, [r7, #18]
 800456c:	3301      	adds	r3, #1
 800456e:	827b      	strh	r3, [r7, #18]
 8004570:	8a7b      	ldrh	r3, [r7, #18]
 8004572:	2b0a      	cmp	r3, #10
 8004574:	d9ee      	bls.n	8004554 <vumetro+0x3448>
	}
	Set_Pixel(15+numled,0,76,153);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	b2db      	uxtb	r3, r3
 800457a:	330f      	adds	r3, #15
 800457c:	b2d8      	uxtb	r0, r3
 800457e:	2399      	movs	r3, #153	; 0x99
 8004580:	224c      	movs	r2, #76	; 0x4c
 8004582:	2100      	movs	r1, #0
 8004584:	f7fc fc94 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	b2db      	uxtb	r3, r3
 800458c:	330e      	adds	r3, #14
 800458e:	b2d8      	uxtb	r0, r3
 8004590:	2399      	movs	r3, #153	; 0x99
 8004592:	2299      	movs	r2, #153	; 0x99
 8004594:	2100      	movs	r1, #0
 8004596:	f7fc fc8b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	330d      	adds	r3, #13
 80045a0:	b2d8      	uxtb	r0, r3
 80045a2:	23cc      	movs	r3, #204	; 0xcc
 80045a4:	2200      	movs	r2, #0
 80045a6:	2166      	movs	r1, #102	; 0x66
 80045a8:	f7fc fc82 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	330c      	adds	r3, #12
 80045b2:	b2d8      	uxtb	r0, r3
 80045b4:	2300      	movs	r3, #0
 80045b6:	2200      	movs	r2, #0
 80045b8:	21cc      	movs	r1, #204	; 0xcc
 80045ba:	f7fc fc79 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	330b      	adds	r3, #11
 80045c4:	b2d8      	uxtb	r0, r3
 80045c6:	2300      	movs	r3, #0
 80045c8:	2200      	movs	r2, #0
 80045ca:	21cc      	movs	r1, #204	; 0xcc
 80045cc:	f7fc fc70 	bl	8000eb0 <Set_Pixel>
	break;
 80045d0:	e19c      	b.n	800490c <vumetro+0x3800>
case 6:
	Set_Pixel(0+numled,0,76,153);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	b2d8      	uxtb	r0, r3
 80045d6:	2399      	movs	r3, #153	; 0x99
 80045d8:	224c      	movs	r2, #76	; 0x4c
 80045da:	2100      	movs	r1, #0
 80045dc:	f7fc fc68 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	3301      	adds	r3, #1
 80045e6:	b2d8      	uxtb	r0, r3
 80045e8:	2399      	movs	r3, #153	; 0x99
 80045ea:	2299      	movs	r2, #153	; 0x99
 80045ec:	2100      	movs	r1, #0
 80045ee:	f7fc fc5f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	3302      	adds	r3, #2
 80045f8:	b2d8      	uxtb	r0, r3
 80045fa:	23cc      	movs	r3, #204	; 0xcc
 80045fc:	2200      	movs	r2, #0
 80045fe:	2166      	movs	r1, #102	; 0x66
 8004600:	f7fc fc56 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	b2db      	uxtb	r3, r3
 8004608:	3303      	adds	r3, #3
 800460a:	b2d8      	uxtb	r0, r3
 800460c:	2300      	movs	r3, #0
 800460e:	2200      	movs	r2, #0
 8004610:	21cc      	movs	r1, #204	; 0xcc
 8004612:	f7fc fc4d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	3304      	adds	r3, #4
 800461c:	b2d8      	uxtb	r0, r3
 800461e:	2300      	movs	r3, #0
 8004620:	2200      	movs	r2, #0
 8004622:	21cc      	movs	r1, #204	; 0xcc
 8004624:	f7fc fc44 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	3305      	adds	r3, #5
 800462e:	b2d8      	uxtb	r0, r3
 8004630:	2333      	movs	r3, #51	; 0x33
 8004632:	22ff      	movs	r2, #255	; 0xff
 8004634:	21ff      	movs	r1, #255	; 0xff
 8004636:	f7fc fc3b 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 800463a:	2306      	movs	r3, #6
 800463c:	823b      	strh	r3, [r7, #16]
 800463e:	e00d      	b.n	800465c <vumetro+0x3550>
		Set_Pixel(j+numled,0,0,0);
 8004640:	8a3b      	ldrh	r3, [r7, #16]
 8004642:	b2da      	uxtb	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	b2db      	uxtb	r3, r3
 8004648:	4413      	add	r3, r2
 800464a:	b2d8      	uxtb	r0, r3
 800464c:	2300      	movs	r3, #0
 800464e:	2200      	movs	r2, #0
 8004650:	2100      	movs	r1, #0
 8004652:	f7fc fc2d 	bl	8000eb0 <Set_Pixel>
	for(uint16_t j=6;j<=9;j++){
 8004656:	8a3b      	ldrh	r3, [r7, #16]
 8004658:	3301      	adds	r3, #1
 800465a:	823b      	strh	r3, [r7, #16]
 800465c:	8a3b      	ldrh	r3, [r7, #16]
 800465e:	2b09      	cmp	r3, #9
 8004660:	d9ee      	bls.n	8004640 <vumetro+0x3534>
	}
	Set_Pixel(15+numled,0,76,153);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	330f      	adds	r3, #15
 8004668:	b2d8      	uxtb	r0, r3
 800466a:	2399      	movs	r3, #153	; 0x99
 800466c:	224c      	movs	r2, #76	; 0x4c
 800466e:	2100      	movs	r1, #0
 8004670:	f7fc fc1e 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	330e      	adds	r3, #14
 800467a:	b2d8      	uxtb	r0, r3
 800467c:	2399      	movs	r3, #153	; 0x99
 800467e:	2299      	movs	r2, #153	; 0x99
 8004680:	2100      	movs	r1, #0
 8004682:	f7fc fc15 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	330d      	adds	r3, #13
 800468c:	b2d8      	uxtb	r0, r3
 800468e:	23cc      	movs	r3, #204	; 0xcc
 8004690:	2200      	movs	r2, #0
 8004692:	2166      	movs	r1, #102	; 0x66
 8004694:	f7fc fc0c 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	b2db      	uxtb	r3, r3
 800469c:	330c      	adds	r3, #12
 800469e:	b2d8      	uxtb	r0, r3
 80046a0:	2300      	movs	r3, #0
 80046a2:	2200      	movs	r2, #0
 80046a4:	21cc      	movs	r1, #204	; 0xcc
 80046a6:	f7fc fc03 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	330b      	adds	r3, #11
 80046b0:	b2d8      	uxtb	r0, r3
 80046b2:	2300      	movs	r3, #0
 80046b4:	2200      	movs	r2, #0
 80046b6:	21cc      	movs	r1, #204	; 0xcc
 80046b8:	f7fc fbfa 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	330a      	adds	r3, #10
 80046c2:	b2d8      	uxtb	r0, r3
 80046c4:	2333      	movs	r3, #51	; 0x33
 80046c6:	22ff      	movs	r2, #255	; 0xff
 80046c8:	21ff      	movs	r1, #255	; 0xff
 80046ca:	f7fc fbf1 	bl	8000eb0 <Set_Pixel>
	break;
 80046ce:	e11d      	b.n	800490c <vumetro+0x3800>
case 7:
	Set_Pixel(0+numled,0,76,153);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	b2d8      	uxtb	r0, r3
 80046d4:	2399      	movs	r3, #153	; 0x99
 80046d6:	224c      	movs	r2, #76	; 0x4c
 80046d8:	2100      	movs	r1, #0
 80046da:	f7fc fbe9 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	3301      	adds	r3, #1
 80046e4:	b2d8      	uxtb	r0, r3
 80046e6:	2399      	movs	r3, #153	; 0x99
 80046e8:	2299      	movs	r2, #153	; 0x99
 80046ea:	2100      	movs	r1, #0
 80046ec:	f7fc fbe0 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	3302      	adds	r3, #2
 80046f6:	b2d8      	uxtb	r0, r3
 80046f8:	23cc      	movs	r3, #204	; 0xcc
 80046fa:	2200      	movs	r2, #0
 80046fc:	2166      	movs	r1, #102	; 0x66
 80046fe:	f7fc fbd7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	b2db      	uxtb	r3, r3
 8004706:	3303      	adds	r3, #3
 8004708:	b2d8      	uxtb	r0, r3
 800470a:	2300      	movs	r3, #0
 800470c:	2200      	movs	r2, #0
 800470e:	21cc      	movs	r1, #204	; 0xcc
 8004710:	f7fc fbce 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	b2db      	uxtb	r3, r3
 8004718:	3304      	adds	r3, #4
 800471a:	b2d8      	uxtb	r0, r3
 800471c:	2300      	movs	r3, #0
 800471e:	2200      	movs	r2, #0
 8004720:	21cc      	movs	r1, #204	; 0xcc
 8004722:	f7fc fbc5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	b2db      	uxtb	r3, r3
 800472a:	3305      	adds	r3, #5
 800472c:	b2d8      	uxtb	r0, r3
 800472e:	2333      	movs	r3, #51	; 0x33
 8004730:	22ff      	movs	r2, #255	; 0xff
 8004732:	21ff      	movs	r1, #255	; 0xff
 8004734:	f7fc fbbc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	3306      	adds	r3, #6
 800473e:	b2d8      	uxtb	r0, r3
 8004740:	2300      	movs	r3, #0
 8004742:	22cc      	movs	r2, #204	; 0xcc
 8004744:	2100      	movs	r1, #0
 8004746:	f7fc fbb3 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,0,0);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	3307      	adds	r3, #7
 8004750:	b2d8      	uxtb	r0, r3
 8004752:	2300      	movs	r3, #0
 8004754:	2200      	movs	r2, #0
 8004756:	2100      	movs	r1, #0
 8004758:	f7fc fbaa 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	b2db      	uxtb	r3, r3
 8004760:	330f      	adds	r3, #15
 8004762:	b2d8      	uxtb	r0, r3
 8004764:	2399      	movs	r3, #153	; 0x99
 8004766:	224c      	movs	r2, #76	; 0x4c
 8004768:	2100      	movs	r1, #0
 800476a:	f7fc fba1 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	b2db      	uxtb	r3, r3
 8004772:	330e      	adds	r3, #14
 8004774:	b2d8      	uxtb	r0, r3
 8004776:	2399      	movs	r3, #153	; 0x99
 8004778:	2299      	movs	r2, #153	; 0x99
 800477a:	2100      	movs	r1, #0
 800477c:	f7fc fb98 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	330d      	adds	r3, #13
 8004786:	b2d8      	uxtb	r0, r3
 8004788:	23cc      	movs	r3, #204	; 0xcc
 800478a:	2200      	movs	r2, #0
 800478c:	2166      	movs	r1, #102	; 0x66
 800478e:	f7fc fb8f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	b2db      	uxtb	r3, r3
 8004796:	330c      	adds	r3, #12
 8004798:	b2d8      	uxtb	r0, r3
 800479a:	2300      	movs	r3, #0
 800479c:	2200      	movs	r2, #0
 800479e:	21cc      	movs	r1, #204	; 0xcc
 80047a0:	f7fc fb86 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	330b      	adds	r3, #11
 80047aa:	b2d8      	uxtb	r0, r3
 80047ac:	2300      	movs	r3, #0
 80047ae:	2200      	movs	r2, #0
 80047b0:	21cc      	movs	r1, #204	; 0xcc
 80047b2:	f7fc fb7d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	330a      	adds	r3, #10
 80047bc:	b2d8      	uxtb	r0, r3
 80047be:	2333      	movs	r3, #51	; 0x33
 80047c0:	22ff      	movs	r2, #255	; 0xff
 80047c2:	21ff      	movs	r1, #255	; 0xff
 80047c4:	f7fc fb74 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	3309      	adds	r3, #9
 80047ce:	b2d8      	uxtb	r0, r3
 80047d0:	2300      	movs	r3, #0
 80047d2:	22cc      	movs	r2, #204	; 0xcc
 80047d4:	2100      	movs	r1, #0
 80047d6:	f7fc fb6b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,0,0);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	3308      	adds	r3, #8
 80047e0:	b2d8      	uxtb	r0, r3
 80047e2:	2300      	movs	r3, #0
 80047e4:	2200      	movs	r2, #0
 80047e6:	2100      	movs	r1, #0
 80047e8:	f7fc fb62 	bl	8000eb0 <Set_Pixel>
	break;
 80047ec:	e08e      	b.n	800490c <vumetro+0x3800>
case 8:
	Set_Pixel(0+numled,0,76,153);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	b2d8      	uxtb	r0, r3
 80047f2:	2399      	movs	r3, #153	; 0x99
 80047f4:	224c      	movs	r2, #76	; 0x4c
 80047f6:	2100      	movs	r1, #0
 80047f8:	f7fc fb5a 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(1+numled,0,153,153);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	3301      	adds	r3, #1
 8004802:	b2d8      	uxtb	r0, r3
 8004804:	2399      	movs	r3, #153	; 0x99
 8004806:	2299      	movs	r2, #153	; 0x99
 8004808:	2100      	movs	r1, #0
 800480a:	f7fc fb51 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(2+numled,102,0,204);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	b2db      	uxtb	r3, r3
 8004812:	3302      	adds	r3, #2
 8004814:	b2d8      	uxtb	r0, r3
 8004816:	23cc      	movs	r3, #204	; 0xcc
 8004818:	2200      	movs	r2, #0
 800481a:	2166      	movs	r1, #102	; 0x66
 800481c:	f7fc fb48 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(3+numled,204,0,0);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	3303      	adds	r3, #3
 8004826:	b2d8      	uxtb	r0, r3
 8004828:	2300      	movs	r3, #0
 800482a:	2200      	movs	r2, #0
 800482c:	21cc      	movs	r1, #204	; 0xcc
 800482e:	f7fc fb3f 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(4+numled,204,0,0);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	b2db      	uxtb	r3, r3
 8004836:	3304      	adds	r3, #4
 8004838:	b2d8      	uxtb	r0, r3
 800483a:	2300      	movs	r3, #0
 800483c:	2200      	movs	r2, #0
 800483e:	21cc      	movs	r1, #204	; 0xcc
 8004840:	f7fc fb36 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(5+numled,255,255,51);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	b2db      	uxtb	r3, r3
 8004848:	3305      	adds	r3, #5
 800484a:	b2d8      	uxtb	r0, r3
 800484c:	2333      	movs	r3, #51	; 0x33
 800484e:	22ff      	movs	r2, #255	; 0xff
 8004850:	21ff      	movs	r1, #255	; 0xff
 8004852:	f7fc fb2d 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(6+numled,0,204,0);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	3306      	adds	r3, #6
 800485c:	b2d8      	uxtb	r0, r3
 800485e:	2300      	movs	r3, #0
 8004860:	22cc      	movs	r2, #204	; 0xcc
 8004862:	2100      	movs	r1, #0
 8004864:	f7fc fb24 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(7+numled,0,204,0);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	3307      	adds	r3, #7
 800486e:	b2d8      	uxtb	r0, r3
 8004870:	2300      	movs	r3, #0
 8004872:	22cc      	movs	r2, #204	; 0xcc
 8004874:	2100      	movs	r1, #0
 8004876:	f7fc fb1b 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(15+numled,0,76,153);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	b2db      	uxtb	r3, r3
 800487e:	330f      	adds	r3, #15
 8004880:	b2d8      	uxtb	r0, r3
 8004882:	2399      	movs	r3, #153	; 0x99
 8004884:	224c      	movs	r2, #76	; 0x4c
 8004886:	2100      	movs	r1, #0
 8004888:	f7fc fb12 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(14+numled,0,153,153);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	b2db      	uxtb	r3, r3
 8004890:	330e      	adds	r3, #14
 8004892:	b2d8      	uxtb	r0, r3
 8004894:	2399      	movs	r3, #153	; 0x99
 8004896:	2299      	movs	r2, #153	; 0x99
 8004898:	2100      	movs	r1, #0
 800489a:	f7fc fb09 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(13+numled,102,0,204);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	330d      	adds	r3, #13
 80048a4:	b2d8      	uxtb	r0, r3
 80048a6:	23cc      	movs	r3, #204	; 0xcc
 80048a8:	2200      	movs	r2, #0
 80048aa:	2166      	movs	r1, #102	; 0x66
 80048ac:	f7fc fb00 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(12+numled,204,0,0);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	330c      	adds	r3, #12
 80048b6:	b2d8      	uxtb	r0, r3
 80048b8:	2300      	movs	r3, #0
 80048ba:	2200      	movs	r2, #0
 80048bc:	21cc      	movs	r1, #204	; 0xcc
 80048be:	f7fc faf7 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(11+numled,204,0,0);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	330b      	adds	r3, #11
 80048c8:	b2d8      	uxtb	r0, r3
 80048ca:	2300      	movs	r3, #0
 80048cc:	2200      	movs	r2, #0
 80048ce:	21cc      	movs	r1, #204	; 0xcc
 80048d0:	f7fc faee 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(10+numled,255,255,51);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	330a      	adds	r3, #10
 80048da:	b2d8      	uxtb	r0, r3
 80048dc:	2333      	movs	r3, #51	; 0x33
 80048de:	22ff      	movs	r2, #255	; 0xff
 80048e0:	21ff      	movs	r1, #255	; 0xff
 80048e2:	f7fc fae5 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(9+numled,0,204,0);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	3309      	adds	r3, #9
 80048ec:	b2d8      	uxtb	r0, r3
 80048ee:	2300      	movs	r3, #0
 80048f0:	22cc      	movs	r2, #204	; 0xcc
 80048f2:	2100      	movs	r1, #0
 80048f4:	f7fc fadc 	bl	8000eb0 <Set_Pixel>
	Set_Pixel(8+numled,0,204,0);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	3308      	adds	r3, #8
 80048fe:	b2d8      	uxtb	r0, r3
 8004900:	2300      	movs	r3, #0
 8004902:	22cc      	movs	r2, #204	; 0xcc
 8004904:	2100      	movs	r1, #0
 8004906:	f7fc fad3 	bl	8000eb0 <Set_Pixel>
	break;
 800490a:	bf00      	nop

}
}
 800490c:	bf00      	nop
 800490e:	37a4      	adds	r7, #164	; 0xa4
 8004910:	46bd      	mov	sp, r7
 8004912:	bd90      	pop	{r4, r7, pc}

08004914 <HAL_TIM_PeriodElapsedCallback>:
	  if(Step >= 300) {Step=0;; return 0x03; }
	  else Step++;
	  return 0x01;
	}
	uint8_t caso=0;
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af04      	add	r7, sp, #16
 800491a:	6078      	str	r0, [r7, #4]
		switch(caso)
 800491c:	4b68      	ldr	r3, [pc, #416]	; (8004ac0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	2b06      	cmp	r3, #6
 8004922:	f200 80b9 	bhi.w	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
 8004926:	a201      	add	r2, pc, #4	; (adr r2, 800492c <HAL_TIM_PeriodElapsedCallback+0x18>)
 8004928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492c:	08004949 	.word	0x08004949
 8004930:	08004979 	.word	0x08004979
 8004934:	080049a9 	.word	0x080049a9
 8004938:	080049d9 	.word	0x080049d9
 800493c:	08004a09 	.word	0x08004a09
 8004940:	08004a39 	.word	0x08004a39
 8004944:	08004a69 	.word	0x08004a69
		{
		case 0:	vumetro(2,4,6,7,2,4,6,7);
 8004948:	2307      	movs	r3, #7
 800494a:	9303      	str	r3, [sp, #12]
 800494c:	2306      	movs	r3, #6
 800494e:	9302      	str	r3, [sp, #8]
 8004950:	2304      	movs	r3, #4
 8004952:	9301      	str	r3, [sp, #4]
 8004954:	2302      	movs	r3, #2
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	2307      	movs	r3, #7
 800495a:	2206      	movs	r2, #6
 800495c:	2104      	movs	r1, #4
 800495e:	2002      	movs	r0, #2
 8004960:	f7fc fbd4 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 8004964:	4b57      	ldr	r3, [pc, #348]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8004966:	edd3 7a00 	vldr	s15, [r3]
 800496a:	eeb0 0a67 	vmov.f32	s0, s15
 800496e:	f7fc facf 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 8004972:	f7fc fb59 	bl	8001028 <Enviar_datos>
		break;
 8004976:	e08f      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 1: vumetro(1,3,5,8,1,3,5,8);
 8004978:	2308      	movs	r3, #8
 800497a:	9303      	str	r3, [sp, #12]
 800497c:	2305      	movs	r3, #5
 800497e:	9302      	str	r3, [sp, #8]
 8004980:	2303      	movs	r3, #3
 8004982:	9301      	str	r3, [sp, #4]
 8004984:	2301      	movs	r3, #1
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	2308      	movs	r3, #8
 800498a:	2205      	movs	r2, #5
 800498c:	2103      	movs	r1, #3
 800498e:	2001      	movs	r0, #1
 8004990:	f7fc fbbc 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 8004994:	4b4b      	ldr	r3, [pc, #300]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8004996:	edd3 7a00 	vldr	s15, [r3]
 800499a:	eeb0 0a67 	vmov.f32	s0, s15
 800499e:	f7fc fab7 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 80049a2:	f7fc fb41 	bl	8001028 <Enviar_datos>
		break;
 80049a6:	e077      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 2:
		vumetro(1,5,1,5,1,5,1,5);
 80049a8:	2305      	movs	r3, #5
 80049aa:	9303      	str	r3, [sp, #12]
 80049ac:	2301      	movs	r3, #1
 80049ae:	9302      	str	r3, [sp, #8]
 80049b0:	2305      	movs	r3, #5
 80049b2:	9301      	str	r3, [sp, #4]
 80049b4:	2301      	movs	r3, #1
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	2305      	movs	r3, #5
 80049ba:	2201      	movs	r2, #1
 80049bc:	2105      	movs	r1, #5
 80049be:	2001      	movs	r0, #1
 80049c0:	f7fc fba4 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 80049c4:	4b3f      	ldr	r3, [pc, #252]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80049c6:	edd3 7a00 	vldr	s15, [r3]
 80049ca:	eeb0 0a67 	vmov.f32	s0, s15
 80049ce:	f7fc fa9f 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 80049d2:	f7fc fb29 	bl	8001028 <Enviar_datos>
		break;
 80049d6:	e05f      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 3:	vumetro(2,1,3,4,2,1,3,4);
 80049d8:	2304      	movs	r3, #4
 80049da:	9303      	str	r3, [sp, #12]
 80049dc:	2303      	movs	r3, #3
 80049de:	9302      	str	r3, [sp, #8]
 80049e0:	2301      	movs	r3, #1
 80049e2:	9301      	str	r3, [sp, #4]
 80049e4:	2302      	movs	r3, #2
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	2304      	movs	r3, #4
 80049ea:	2203      	movs	r2, #3
 80049ec:	2101      	movs	r1, #1
 80049ee:	2002      	movs	r0, #2
 80049f0:	f7fc fb8c 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 80049f4:	4b33      	ldr	r3, [pc, #204]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80049f6:	edd3 7a00 	vldr	s15, [r3]
 80049fa:	eeb0 0a67 	vmov.f32	s0, s15
 80049fe:	f7fc fa87 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 8004a02:	f7fc fb11 	bl	8001028 <Enviar_datos>
		break;
 8004a06:	e047      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 4:	vumetro(8,7,6,2,8,7,6,2);
 8004a08:	2302      	movs	r3, #2
 8004a0a:	9303      	str	r3, [sp, #12]
 8004a0c:	2306      	movs	r3, #6
 8004a0e:	9302      	str	r3, [sp, #8]
 8004a10:	2307      	movs	r3, #7
 8004a12:	9301      	str	r3, [sp, #4]
 8004a14:	2308      	movs	r3, #8
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	2302      	movs	r3, #2
 8004a1a:	2206      	movs	r2, #6
 8004a1c:	2107      	movs	r1, #7
 8004a1e:	2008      	movs	r0, #8
 8004a20:	f7fc fb74 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 8004a24:	4b27      	ldr	r3, [pc, #156]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8004a26:	edd3 7a00 	vldr	s15, [r3]
 8004a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a2e:	f7fc fa6f 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 8004a32:	f7fc faf9 	bl	8001028 <Enviar_datos>
		break;
 8004a36:	e02f      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 5:	vumetro(1,2,3,4,1,2,3,4);
 8004a38:	2304      	movs	r3, #4
 8004a3a:	9303      	str	r3, [sp, #12]
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	9302      	str	r3, [sp, #8]
 8004a40:	2302      	movs	r3, #2
 8004a42:	9301      	str	r3, [sp, #4]
 8004a44:	2301      	movs	r3, #1
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	2304      	movs	r3, #4
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	2102      	movs	r1, #2
 8004a4e:	2001      	movs	r0, #1
 8004a50:	f7fc fb5c 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 8004a54:	4b1b      	ldr	r3, [pc, #108]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8004a56:	edd3 7a00 	vldr	s15, [r3]
 8004a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a5e:	f7fc fa57 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 8004a62:	f7fc fae1 	bl	8001028 <Enviar_datos>
		break;
 8004a66:	e017      	b.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x184>
		case 6: vumetro(1,3,6,2,1,3,6,2);
 8004a68:	2302      	movs	r3, #2
 8004a6a:	9303      	str	r3, [sp, #12]
 8004a6c:	2306      	movs	r3, #6
 8004a6e:	9302      	str	r3, [sp, #8]
 8004a70:	2303      	movs	r3, #3
 8004a72:	9301      	str	r3, [sp, #4]
 8004a74:	2301      	movs	r3, #1
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	2302      	movs	r3, #2
 8004a7a:	2206      	movs	r2, #6
 8004a7c:	2103      	movs	r1, #3
 8004a7e:	2001      	movs	r0, #1
 8004a80:	f7fc fb44 	bl	800110c <vumetro>
		Set_Brillo(brillo);
 8004a84:	4b0f      	ldr	r3, [pc, #60]	; (8004ac4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8004a86:	edd3 7a00 	vldr	s15, [r3]
 8004a8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a8e:	f7fc fa3f 	bl	8000f10 <Set_Brillo>
		Enviar_datos();
 8004a92:	f7fc fac9 	bl	8001028 <Enviar_datos>
		break;
 8004a96:	bf00      	nop

		}
		caso = (caso+1)%6;
 8004a98:	4b09      	ldr	r3, [pc, #36]	; (8004ac0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8004aa0:	fb83 3102 	smull	r3, r1, r3, r2
 8004aa4:	17d3      	asrs	r3, r2, #31
 8004aa6:	1ac9      	subs	r1, r1, r3
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	440b      	add	r3, r1
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	1ad1      	subs	r1, r2, r3
 8004ab2:	b2ca      	uxtb	r2, r1
 8004ab4:	4b02      	ldr	r3, [pc, #8]	; (8004ac0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8004ab6:	701a      	strb	r2, [r3, #0]
	}
 8004ab8:	bf00      	nop
 8004aba:	3708      	adds	r7, #8
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20001d80 	.word	0x20001d80
 8004ac4:	20000000 	.word	0x20000000
 8004ac8:	2aaaaaab 	.word	0x2aaaaaab

08004acc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004ad0:	f000 fb54 	bl	800517c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004ad4:	f000 f80e 	bl	8004af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ad8:	f000 f958 	bl	8004d8c <MX_GPIO_Init>
  MX_DMA_Init();
 8004adc:	f000 f936 	bl	8004d4c <MX_DMA_Init>
  MX_TIM3_Init();
 8004ae0:	f000 f870 	bl	8004bc4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8004ae4:	f000 f8bc 	bl	8004c60 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8004ae8:	4801      	ldr	r0, [pc, #4]	; (8004af0 <main+0x24>)
 8004aea:	f001 fe8d 	bl	8006808 <HAL_TIM_Base_Start_IT>
	 }
	 HAL_Delay(20);
	 }
*/

while(1)
 8004aee:	e7fe      	b.n	8004aee <main+0x22>
 8004af0:	2000002c 	.word	0x2000002c

08004af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b094      	sub	sp, #80	; 0x50
 8004af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004afa:	f107 0320 	add.w	r3, r7, #32
 8004afe:	2230      	movs	r2, #48	; 0x30
 8004b00:	2100      	movs	r1, #0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f002 ffd8 	bl	8007ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b08:	f107 030c 	add.w	r3, r7, #12
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	605a      	str	r2, [r3, #4]
 8004b12:	609a      	str	r2, [r3, #8]
 8004b14:	60da      	str	r2, [r3, #12]
 8004b16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60bb      	str	r3, [r7, #8]
 8004b1c:	4b27      	ldr	r3, [pc, #156]	; (8004bbc <SystemClock_Config+0xc8>)
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	4a26      	ldr	r2, [pc, #152]	; (8004bbc <SystemClock_Config+0xc8>)
 8004b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b26:	6413      	str	r3, [r2, #64]	; 0x40
 8004b28:	4b24      	ldr	r3, [pc, #144]	; (8004bbc <SystemClock_Config+0xc8>)
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b34:	2300      	movs	r3, #0
 8004b36:	607b      	str	r3, [r7, #4]
 8004b38:	4b21      	ldr	r3, [pc, #132]	; (8004bc0 <SystemClock_Config+0xcc>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a20      	ldr	r2, [pc, #128]	; (8004bc0 <SystemClock_Config+0xcc>)
 8004b3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b42:	6013      	str	r3, [r2, #0]
 8004b44:	4b1e      	ldr	r3, [pc, #120]	; (8004bc0 <SystemClock_Config+0xcc>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004b50:	2301      	movs	r3, #1
 8004b52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004b54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b58:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004b5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004b62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004b64:	2304      	movs	r3, #4
 8004b66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8004b68:	23c0      	movs	r3, #192	; 0xc0
 8004b6a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004b6c:	2304      	movs	r3, #4
 8004b6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004b70:	2308      	movs	r3, #8
 8004b72:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004b74:	f107 0320 	add.w	r3, r7, #32
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f001 f991 	bl	8005ea0 <HAL_RCC_OscConfig>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d001      	beq.n	8004b88 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004b84:	f000 f994 	bl	8004eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b88:	230f      	movs	r3, #15
 8004b8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004b94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004b9e:	f107 030c 	add.w	r3, r7, #12
 8004ba2:	2103      	movs	r1, #3
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f001 fbf3 	bl	8006390 <HAL_RCC_ClockConfig>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004bb0:	f000 f97e 	bl	8004eb0 <Error_Handler>
  }
}
 8004bb4:	bf00      	nop
 8004bb6:	3750      	adds	r7, #80	; 0x50
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	40007000 	.word	0x40007000

08004bc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bca:	f107 0308 	add.w	r3, r7, #8
 8004bce:	2200      	movs	r2, #0
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	605a      	str	r2, [r3, #4]
 8004bd4:	609a      	str	r2, [r3, #8]
 8004bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bd8:	463b      	mov	r3, r7
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004be0:	4b1d      	ldr	r3, [pc, #116]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004be2:	4a1e      	ldr	r2, [pc, #120]	; (8004c5c <MX_TIM3_Init+0x98>)
 8004be4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48000;
 8004be6:	4b1c      	ldr	r3, [pc, #112]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004be8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8004bec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bee:	4b1a      	ldr	r3, [pc, #104]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 332-1;
 8004bf4:	4b18      	ldr	r3, [pc, #96]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bf6:	f240 124b 	movw	r2, #331	; 0x14b
 8004bfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bfc:	4b16      	ldr	r3, [pc, #88]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004c08:	4813      	ldr	r0, [pc, #76]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c0a:	f001 fdad 	bl	8006768 <HAL_TIM_Base_Init>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004c14:	f000 f94c 	bl	8004eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004c1e:	f107 0308 	add.w	r3, r7, #8
 8004c22:	4619      	mov	r1, r3
 8004c24:	480c      	ldr	r0, [pc, #48]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c26:	f002 fa25 	bl	8007074 <HAL_TIM_ConfigClockSource>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004c30:	f000 f93e 	bl	8004eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c34:	2300      	movs	r3, #0
 8004c36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004c3c:	463b      	mov	r3, r7
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4805      	ldr	r0, [pc, #20]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c42:	f002 feb7 	bl	80079b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004c4c:	f000 f930 	bl	8004eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004c50:	bf00      	nop
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	2000002c 	.word	0x2000002c
 8004c5c:	40000400 	.word	0x40000400

08004c60 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08e      	sub	sp, #56	; 0x38
 8004c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	605a      	str	r2, [r3, #4]
 8004c70:	609a      	str	r2, [r3, #8]
 8004c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c74:	f107 0320 	add.w	r3, r7, #32
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c7e:	1d3b      	adds	r3, r7, #4
 8004c80:	2200      	movs	r2, #0
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	605a      	str	r2, [r3, #4]
 8004c86:	609a      	str	r2, [r3, #8]
 8004c88:	60da      	str	r2, [r3, #12]
 8004c8a:	611a      	str	r2, [r3, #16]
 8004c8c:	615a      	str	r2, [r3, #20]
 8004c8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004c90:	4b2c      	ldr	r3, [pc, #176]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004c92:	4a2d      	ldr	r2, [pc, #180]	; (8004d48 <MX_TIM4_Init+0xe8>)
 8004c94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004c96:	4b2b      	ldr	r3, [pc, #172]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c9c:	4b29      	ldr	r3, [pc, #164]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 120-1;
 8004ca2:	4b28      	ldr	r3, [pc, #160]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004ca4:	2277      	movs	r2, #119	; 0x77
 8004ca6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ca8:	4b26      	ldr	r3, [pc, #152]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cae:	4b25      	ldr	r3, [pc, #148]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004cb4:	4823      	ldr	r0, [pc, #140]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004cb6:	f001 fd57 	bl	8006768 <HAL_TIM_Base_Init>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d001      	beq.n	8004cc4 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8004cc0:	f000 f8f6 	bl	8004eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004cca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004cce:	4619      	mov	r1, r3
 8004cd0:	481c      	ldr	r0, [pc, #112]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004cd2:	f002 f9cf 	bl	8007074 <HAL_TIM_ConfigClockSource>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8004cdc:	f000 f8e8 	bl	8004eb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004ce0:	4818      	ldr	r0, [pc, #96]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004ce2:	f001 fdf3 	bl	80068cc <HAL_TIM_PWM_Init>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8004cec:	f000 f8e0 	bl	8004eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004cf8:	f107 0320 	add.w	r3, r7, #32
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4811      	ldr	r0, [pc, #68]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004d00:	f002 fe58 	bl	80079b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8004d0a:	f000 f8d1 	bl	8004eb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d0e:	2360      	movs	r3, #96	; 0x60
 8004d10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d1e:	1d3b      	adds	r3, r7, #4
 8004d20:	2204      	movs	r2, #4
 8004d22:	4619      	mov	r1, r3
 8004d24:	4807      	ldr	r0, [pc, #28]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004d26:	f002 f8e3 	bl	8006ef0 <HAL_TIM_PWM_ConfigChannel>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8004d30:	f000 f8be 	bl	8004eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004d34:	4803      	ldr	r0, [pc, #12]	; (8004d44 <MX_TIM4_Init+0xe4>)
 8004d36:	f000 f963 	bl	8005000 <HAL_TIM_MspPostInit>

}
 8004d3a:	bf00      	nop
 8004d3c:	3738      	adds	r7, #56	; 0x38
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20000074 	.word	0x20000074
 8004d48:	40000800 	.word	0x40000800

08004d4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	607b      	str	r3, [r7, #4]
 8004d56:	4b0c      	ldr	r3, [pc, #48]	; (8004d88 <MX_DMA_Init+0x3c>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	4a0b      	ldr	r2, [pc, #44]	; (8004d88 <MX_DMA_Init+0x3c>)
 8004d5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d60:	6313      	str	r3, [r2, #48]	; 0x30
 8004d62:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <MX_DMA_Init+0x3c>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004d6e:	2200      	movs	r2, #0
 8004d70:	2100      	movs	r1, #0
 8004d72:	200e      	movs	r0, #14
 8004d74:	f000 fb4f 	bl	8005416 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004d78:	200e      	movs	r0, #14
 8004d7a:	f000 fb68 	bl	800544e <HAL_NVIC_EnableIRQ>

}
 8004d7e:	bf00      	nop
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	40023800 	.word	0x40023800

08004d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b08a      	sub	sp, #40	; 0x28
 8004d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d92:	f107 0314 	add.w	r3, r7, #20
 8004d96:	2200      	movs	r2, #0
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	605a      	str	r2, [r3, #4]
 8004d9c:	609a      	str	r2, [r3, #8]
 8004d9e:	60da      	str	r2, [r3, #12]
 8004da0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	4b3e      	ldr	r3, [pc, #248]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	4a3d      	ldr	r2, [pc, #244]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dac:	f043 0304 	orr.w	r3, r3, #4
 8004db0:	6313      	str	r3, [r2, #48]	; 0x30
 8004db2:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	f003 0304 	and.w	r3, r3, #4
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	4b37      	ldr	r3, [pc, #220]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc6:	4a36      	ldr	r2, [pc, #216]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004dce:	4b34      	ldr	r3, [pc, #208]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	4b30      	ldr	r3, [pc, #192]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	4a2f      	ldr	r2, [pc, #188]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dea:	4b2d      	ldr	r3, [pc, #180]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004df6:	2300      	movs	r3, #0
 8004df8:	607b      	str	r3, [r7, #4]
 8004dfa:	4b29      	ldr	r3, [pc, #164]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfe:	4a28      	ldr	r2, [pc, #160]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004e00:	f043 0308 	orr.w	r3, r3, #8
 8004e04:	6313      	str	r3, [r2, #48]	; 0x30
 8004e06:	4b26      	ldr	r3, [pc, #152]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0a:	f003 0308 	and.w	r3, r3, #8
 8004e0e:	607b      	str	r3, [r7, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e12:	2300      	movs	r3, #0
 8004e14:	603b      	str	r3, [r7, #0]
 8004e16:	4b22      	ldr	r3, [pc, #136]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	4a21      	ldr	r2, [pc, #132]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004e1c:	f043 0302 	orr.w	r3, r3, #2
 8004e20:	6313      	str	r3, [r2, #48]	; 0x30
 8004e22:	4b1f      	ldr	r3, [pc, #124]	; (8004ea0 <MX_GPIO_Init+0x114>)
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8004e2e:	2201      	movs	r2, #1
 8004e30:	2101      	movs	r1, #1
 8004e32:	481c      	ldr	r0, [pc, #112]	; (8004ea4 <MX_GPIO_Init+0x118>)
 8004e34:	f001 f81a 	bl	8005e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8004e3e:	481a      	ldr	r0, [pc, #104]	; (8004ea8 <MX_GPIO_Init+0x11c>)
 8004e40:	f001 f814 	bl	8005e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8004e44:	2301      	movs	r3, #1
 8004e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e50:	2300      	movs	r3, #0
 8004e52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8004e54:	f107 0314 	add.w	r3, r7, #20
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4812      	ldr	r0, [pc, #72]	; (8004ea4 <MX_GPIO_Init+0x118>)
 8004e5c:	f000 fe82 	bl	8005b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004e60:	2301      	movs	r3, #1
 8004e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004e64:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8004e68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e6e:	f107 0314 	add.w	r3, r7, #20
 8004e72:	4619      	mov	r1, r3
 8004e74:	480d      	ldr	r0, [pc, #52]	; (8004eac <MX_GPIO_Init+0x120>)
 8004e76:	f000 fe75 	bl	8005b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8004e7a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8004e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e80:	2301      	movs	r3, #1
 8004e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e8c:	f107 0314 	add.w	r3, r7, #20
 8004e90:	4619      	mov	r1, r3
 8004e92:	4805      	ldr	r0, [pc, #20]	; (8004ea8 <MX_GPIO_Init+0x11c>)
 8004e94:	f000 fe66 	bl	8005b64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004e98:	bf00      	nop
 8004e9a:	3728      	adds	r7, #40	; 0x28
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	40020800 	.word	0x40020800
 8004ea8:	40020c00 	.word	0x40020c00
 8004eac:	40020000 	.word	0x40020000

08004eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004eb4:	b672      	cpsid	i
}
 8004eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004eb8:	e7fe      	b.n	8004eb8 <Error_Handler+0x8>
	...

08004ebc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	4b10      	ldr	r3, [pc, #64]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eca:	4a0f      	ldr	r2, [pc, #60]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ecc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eda:	607b      	str	r3, [r7, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ede:	2300      	movs	r3, #0
 8004ee0:	603b      	str	r3, [r7, #0]
 8004ee2:	4b09      	ldr	r3, [pc, #36]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee6:	4a08      	ldr	r2, [pc, #32]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eec:	6413      	str	r3, [r2, #64]	; 0x40
 8004eee:	4b06      	ldr	r3, [pc, #24]	; (8004f08 <HAL_MspInit+0x4c>)
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004efa:	2007      	movs	r0, #7
 8004efc:	f000 fa80 	bl	8005400 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f00:	bf00      	nop
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40023800 	.word	0x40023800

08004f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a34      	ldr	r2, [pc, #208]	; (8004fec <HAL_TIM_Base_MspInit+0xe0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d116      	bne.n	8004f4c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	4b33      	ldr	r3, [pc, #204]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	4a32      	ldr	r2, [pc, #200]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f28:	f043 0302 	orr.w	r3, r3, #2
 8004f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f2e:	4b30      	ldr	r3, [pc, #192]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	201d      	movs	r0, #29
 8004f40:	f000 fa69 	bl	8005416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004f44:	201d      	movs	r0, #29
 8004f46:	f000 fa82 	bl	800544e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004f4a:	e04b      	b.n	8004fe4 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM4)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a28      	ldr	r2, [pc, #160]	; (8004ff4 <HAL_TIM_Base_MspInit+0xe8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d146      	bne.n	8004fe4 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004f56:	2300      	movs	r3, #0
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	4b25      	ldr	r3, [pc, #148]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	4a24      	ldr	r2, [pc, #144]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f60:	f043 0304 	orr.w	r3, r3, #4
 8004f64:	6413      	str	r3, [r2, #64]	; 0x40
 8004f66:	4b22      	ldr	r3, [pc, #136]	; (8004ff0 <HAL_TIM_Base_MspInit+0xe4>)
 8004f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6a:	f003 0304 	and.w	r3, r3, #4
 8004f6e:	60bb      	str	r3, [r7, #8]
 8004f70:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 8004f72:	4b21      	ldr	r3, [pc, #132]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f74:	4a21      	ldr	r2, [pc, #132]	; (8004ffc <HAL_TIM_Base_MspInit+0xf0>)
 8004f76:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 8004f78:	4b1f      	ldr	r3, [pc, #124]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004f7e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f80:	4b1d      	ldr	r3, [pc, #116]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f82:	2240      	movs	r2, #64	; 0x40
 8004f84:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f86:	4b1c      	ldr	r3, [pc, #112]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8004f8c:	4b1a      	ldr	r3, [pc, #104]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f92:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f94:	4b18      	ldr	r3, [pc, #96]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f9a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004f9c:	4b16      	ldr	r3, [pc, #88]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004f9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004fa2:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_NORMAL;
 8004fa4:	4b14      	ldr	r3, [pc, #80]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8004faa:	4b13      	ldr	r3, [pc, #76]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004fb0:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004fb2:	4b11      	ldr	r3, [pc, #68]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8004fb8:	480f      	ldr	r0, [pc, #60]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fba:	f000 fa63 	bl	8005484 <HAL_DMA_Init>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <HAL_TIM_Base_MspInit+0xbc>
      Error_Handler();
 8004fc4:	f7ff ff74 	bl	8004eb0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a0b      	ldr	r2, [pc, #44]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fcc:	629a      	str	r2, [r3, #40]	; 0x28
 8004fce:	4a0a      	ldr	r2, [pc, #40]	; (8004ff8 <HAL_TIM_Base_MspInit+0xec>)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	201e      	movs	r0, #30
 8004fda:	f000 fa1c 	bl	8005416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004fde:	201e      	movs	r0, #30
 8004fe0:	f000 fa35 	bl	800544e <HAL_NVIC_EnableIRQ>
}
 8004fe4:	bf00      	nop
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	40000800 	.word	0x40000800
 8004ff8:	200000bc 	.word	0x200000bc
 8004ffc:	40026058 	.word	0x40026058

08005000 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005008:	f107 030c 	add.w	r3, r7, #12
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	60da      	str	r2, [r3, #12]
 8005016:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a12      	ldr	r2, [pc, #72]	; (8005068 <HAL_TIM_MspPostInit+0x68>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d11d      	bne.n	800505e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005022:	2300      	movs	r3, #0
 8005024:	60bb      	str	r3, [r7, #8]
 8005026:	4b11      	ldr	r3, [pc, #68]	; (800506c <HAL_TIM_MspPostInit+0x6c>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	4a10      	ldr	r2, [pc, #64]	; (800506c <HAL_TIM_MspPostInit+0x6c>)
 800502c:	f043 0302 	orr.w	r3, r3, #2
 8005030:	6313      	str	r3, [r2, #48]	; 0x30
 8005032:	4b0e      	ldr	r3, [pc, #56]	; (800506c <HAL_TIM_MspPostInit+0x6c>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	60bb      	str	r3, [r7, #8]
 800503c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800503e:	2380      	movs	r3, #128	; 0x80
 8005040:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005042:	2302      	movs	r3, #2
 8005044:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800504a:	2300      	movs	r3, #0
 800504c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800504e:	2302      	movs	r3, #2
 8005050:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005052:	f107 030c 	add.w	r3, r7, #12
 8005056:	4619      	mov	r1, r3
 8005058:	4805      	ldr	r0, [pc, #20]	; (8005070 <HAL_TIM_MspPostInit+0x70>)
 800505a:	f000 fd83 	bl	8005b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800505e:	bf00      	nop
 8005060:	3720      	adds	r7, #32
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40000800 	.word	0x40000800
 800506c:	40023800 	.word	0x40023800
 8005070:	40020400 	.word	0x40020400

08005074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005078:	e7fe      	b.n	8005078 <NMI_Handler+0x4>

0800507a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800507a:	b480      	push	{r7}
 800507c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800507e:	e7fe      	b.n	800507e <HardFault_Handler+0x4>

08005080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005084:	e7fe      	b.n	8005084 <MemManage_Handler+0x4>

08005086 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005086:	b480      	push	{r7}
 8005088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800508a:	e7fe      	b.n	800508a <BusFault_Handler+0x4>

0800508c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005090:	e7fe      	b.n	8005090 <UsageFault_Handler+0x4>

08005092 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005092:	b480      	push	{r7}
 8005094:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005096:	bf00      	nop
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr

080050ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050ae:	b480      	push	{r7}
 80050b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050b2:	bf00      	nop
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050c0:	f000 f8ae 	bl	8005220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050c4:	bf00      	nop
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 80050cc:	4802      	ldr	r0, [pc, #8]	; (80050d8 <DMA1_Stream3_IRQHandler+0x10>)
 80050ce:	f000 fadf 	bl	8005690 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80050d2:	bf00      	nop
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	200000bc 	.word	0x200000bc

080050dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80050e0:	4802      	ldr	r0, [pc, #8]	; (80050ec <TIM3_IRQHandler+0x10>)
 80050e2:	f001 fdfd 	bl	8006ce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80050e6:	bf00      	nop
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	2000002c 	.word	0x2000002c

080050f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80050f4:	4802      	ldr	r0, [pc, #8]	; (8005100 <TIM4_IRQHandler+0x10>)
 80050f6:	f001 fdf3 	bl	8006ce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80050fa:	bf00      	nop
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000074 	.word	0x20000074

08005104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005108:	4b06      	ldr	r3, [pc, #24]	; (8005124 <SystemInit+0x20>)
 800510a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800510e:	4a05      	ldr	r2, [pc, #20]	; (8005124 <SystemInit+0x20>)
 8005110:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005118:	bf00      	nop
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	e000ed00 	.word	0xe000ed00

08005128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005128:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005160 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800512c:	480d      	ldr	r0, [pc, #52]	; (8005164 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800512e:	490e      	ldr	r1, [pc, #56]	; (8005168 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005130:	4a0e      	ldr	r2, [pc, #56]	; (800516c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005134:	e002      	b.n	800513c <LoopCopyDataInit>

08005136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800513a:	3304      	adds	r3, #4

0800513c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800513c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800513e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005140:	d3f9      	bcc.n	8005136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005142:	4a0b      	ldr	r2, [pc, #44]	; (8005170 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005144:	4c0b      	ldr	r4, [pc, #44]	; (8005174 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005148:	e001      	b.n	800514e <LoopFillZerobss>

0800514a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800514a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800514c:	3204      	adds	r2, #4

0800514e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800514e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005150:	d3fb      	bcc.n	800514a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005152:	f7ff ffd7 	bl	8005104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005156:	f002 fcb7 	bl	8007ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800515a:	f7ff fcb7 	bl	8004acc <main>
  bx  lr    
 800515e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005160:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005168:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800516c:	08008e68 	.word	0x08008e68
  ldr r2, =_sbss
 8005170:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8005174:	20001d88 	.word	0x20001d88

08005178 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005178:	e7fe      	b.n	8005178 <ADC_IRQHandler>
	...

0800517c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005180:	4b0e      	ldr	r3, [pc, #56]	; (80051bc <HAL_Init+0x40>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a0d      	ldr	r2, [pc, #52]	; (80051bc <HAL_Init+0x40>)
 8005186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800518a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800518c:	4b0b      	ldr	r3, [pc, #44]	; (80051bc <HAL_Init+0x40>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a0a      	ldr	r2, [pc, #40]	; (80051bc <HAL_Init+0x40>)
 8005192:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005198:	4b08      	ldr	r3, [pc, #32]	; (80051bc <HAL_Init+0x40>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a07      	ldr	r2, [pc, #28]	; (80051bc <HAL_Init+0x40>)
 800519e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051a4:	2003      	movs	r0, #3
 80051a6:	f000 f92b 	bl	8005400 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051aa:	2000      	movs	r0, #0
 80051ac:	f000 f808 	bl	80051c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051b0:	f7ff fe84 	bl	8004ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40023c00 	.word	0x40023c00

080051c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80051c8:	4b12      	ldr	r3, [pc, #72]	; (8005214 <HAL_InitTick+0x54>)
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	4b12      	ldr	r3, [pc, #72]	; (8005218 <HAL_InitTick+0x58>)
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	4619      	mov	r1, r3
 80051d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 f943 	bl	800546a <HAL_SYSTICK_Config>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e00e      	b.n	800520c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b0f      	cmp	r3, #15
 80051f2:	d80a      	bhi.n	800520a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80051f4:	2200      	movs	r2, #0
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	f04f 30ff 	mov.w	r0, #4294967295
 80051fc:	f000 f90b 	bl	8005416 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005200:	4a06      	ldr	r2, [pc, #24]	; (800521c <HAL_InitTick+0x5c>)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
}
 800520c:	4618      	mov	r0, r3
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	20000004 	.word	0x20000004
 8005218:	2000000c 	.word	0x2000000c
 800521c:	20000008 	.word	0x20000008

08005220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005220:	b480      	push	{r7}
 8005222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005224:	4b06      	ldr	r3, [pc, #24]	; (8005240 <HAL_IncTick+0x20>)
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	461a      	mov	r2, r3
 800522a:	4b06      	ldr	r3, [pc, #24]	; (8005244 <HAL_IncTick+0x24>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4413      	add	r3, r2
 8005230:	4a04      	ldr	r2, [pc, #16]	; (8005244 <HAL_IncTick+0x24>)
 8005232:	6013      	str	r3, [r2, #0]
}
 8005234:	bf00      	nop
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	2000000c 	.word	0x2000000c
 8005244:	20001d84 	.word	0x20001d84

08005248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  return uwTick;
 800524c:	4b03      	ldr	r3, [pc, #12]	; (800525c <HAL_GetTick+0x14>)
 800524e:	681b      	ldr	r3, [r3, #0]
}
 8005250:	4618      	mov	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	20001d84 	.word	0x20001d84

08005260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f003 0307 	and.w	r3, r3, #7
 800526e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005270:	4b0c      	ldr	r3, [pc, #48]	; (80052a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800527c:	4013      	ands	r3, r2
 800527e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800528c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005292:	4a04      	ldr	r2, [pc, #16]	; (80052a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	60d3      	str	r3, [r2, #12]
}
 8005298:	bf00      	nop
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	e000ed00 	.word	0xe000ed00

080052a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052a8:	b480      	push	{r7}
 80052aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052ac:	4b04      	ldr	r3, [pc, #16]	; (80052c0 <__NVIC_GetPriorityGrouping+0x18>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	f003 0307 	and.w	r3, r3, #7
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	e000ed00 	.word	0xe000ed00

080052c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	db0b      	blt.n	80052ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052d6:	79fb      	ldrb	r3, [r7, #7]
 80052d8:	f003 021f 	and.w	r2, r3, #31
 80052dc:	4907      	ldr	r1, [pc, #28]	; (80052fc <__NVIC_EnableIRQ+0x38>)
 80052de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	2001      	movs	r0, #1
 80052e6:	fa00 f202 	lsl.w	r2, r0, r2
 80052ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052ee:	bf00      	nop
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	e000e100 	.word	0xe000e100

08005300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	4603      	mov	r3, r0
 8005308:	6039      	str	r1, [r7, #0]
 800530a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800530c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005310:	2b00      	cmp	r3, #0
 8005312:	db0a      	blt.n	800532a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	b2da      	uxtb	r2, r3
 8005318:	490c      	ldr	r1, [pc, #48]	; (800534c <__NVIC_SetPriority+0x4c>)
 800531a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800531e:	0112      	lsls	r2, r2, #4
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	440b      	add	r3, r1
 8005324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005328:	e00a      	b.n	8005340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	b2da      	uxtb	r2, r3
 800532e:	4908      	ldr	r1, [pc, #32]	; (8005350 <__NVIC_SetPriority+0x50>)
 8005330:	79fb      	ldrb	r3, [r7, #7]
 8005332:	f003 030f 	and.w	r3, r3, #15
 8005336:	3b04      	subs	r3, #4
 8005338:	0112      	lsls	r2, r2, #4
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	440b      	add	r3, r1
 800533e:	761a      	strb	r2, [r3, #24]
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	e000e100 	.word	0xe000e100
 8005350:	e000ed00 	.word	0xe000ed00

08005354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005354:	b480      	push	{r7}
 8005356:	b089      	sub	sp, #36	; 0x24
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f003 0307 	and.w	r3, r3, #7
 8005366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	f1c3 0307 	rsb	r3, r3, #7
 800536e:	2b04      	cmp	r3, #4
 8005370:	bf28      	it	cs
 8005372:	2304      	movcs	r3, #4
 8005374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	3304      	adds	r3, #4
 800537a:	2b06      	cmp	r3, #6
 800537c:	d902      	bls.n	8005384 <NVIC_EncodePriority+0x30>
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	3b03      	subs	r3, #3
 8005382:	e000      	b.n	8005386 <NVIC_EncodePriority+0x32>
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005388:	f04f 32ff 	mov.w	r2, #4294967295
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	fa02 f303 	lsl.w	r3, r2, r3
 8005392:	43da      	mvns	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	401a      	ands	r2, r3
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800539c:	f04f 31ff 	mov.w	r1, #4294967295
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	fa01 f303 	lsl.w	r3, r1, r3
 80053a6:	43d9      	mvns	r1, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053ac:	4313      	orrs	r3, r2
         );
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3724      	adds	r7, #36	; 0x24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
	...

080053bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053cc:	d301      	bcc.n	80053d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ce:	2301      	movs	r3, #1
 80053d0:	e00f      	b.n	80053f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053d2:	4a0a      	ldr	r2, [pc, #40]	; (80053fc <SysTick_Config+0x40>)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053da:	210f      	movs	r1, #15
 80053dc:	f04f 30ff 	mov.w	r0, #4294967295
 80053e0:	f7ff ff8e 	bl	8005300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053e4:	4b05      	ldr	r3, [pc, #20]	; (80053fc <SysTick_Config+0x40>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053ea:	4b04      	ldr	r3, [pc, #16]	; (80053fc <SysTick_Config+0x40>)
 80053ec:	2207      	movs	r2, #7
 80053ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	e000e010 	.word	0xe000e010

08005400 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff ff29 	bl	8005260 <__NVIC_SetPriorityGrouping>
}
 800540e:	bf00      	nop
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005416:	b580      	push	{r7, lr}
 8005418:	b086      	sub	sp, #24
 800541a:	af00      	add	r7, sp, #0
 800541c:	4603      	mov	r3, r0
 800541e:	60b9      	str	r1, [r7, #8]
 8005420:	607a      	str	r2, [r7, #4]
 8005422:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005428:	f7ff ff3e 	bl	80052a8 <__NVIC_GetPriorityGrouping>
 800542c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	68b9      	ldr	r1, [r7, #8]
 8005432:	6978      	ldr	r0, [r7, #20]
 8005434:	f7ff ff8e 	bl	8005354 <NVIC_EncodePriority>
 8005438:	4602      	mov	r2, r0
 800543a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800543e:	4611      	mov	r1, r2
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff ff5d 	bl	8005300 <__NVIC_SetPriority>
}
 8005446:	bf00      	nop
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b082      	sub	sp, #8
 8005452:	af00      	add	r7, sp, #0
 8005454:	4603      	mov	r3, r0
 8005456:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff ff31 	bl	80052c4 <__NVIC_EnableIRQ>
}
 8005462:	bf00      	nop
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b082      	sub	sp, #8
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff ffa2 	bl	80053bc <SysTick_Config>
 8005478:	4603      	mov	r3, r0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3708      	adds	r7, #8
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
	...

08005484 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005490:	f7ff feda 	bl	8005248 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d101      	bne.n	80054a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e099      	b.n	80055d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0201 	bic.w	r2, r2, #1
 80054be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054c0:	e00f      	b.n	80054e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054c2:	f7ff fec1 	bl	8005248 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b05      	cmp	r3, #5
 80054ce:	d908      	bls.n	80054e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2220      	movs	r2, #32
 80054d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2203      	movs	r2, #3
 80054da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e078      	b.n	80055d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e8      	bne.n	80054c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	4b38      	ldr	r3, [pc, #224]	; (80055dc <HAL_DMA_Init+0x158>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800550e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800551a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005526:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a1b      	ldr	r3, [r3, #32]
 800552c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	4313      	orrs	r3, r2
 8005532:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	2b04      	cmp	r3, #4
 800553a:	d107      	bne.n	800554c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005544:	4313      	orrs	r3, r2
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	4313      	orrs	r3, r2
 800554a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f023 0307 	bic.w	r3, r3, #7
 8005562:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	4313      	orrs	r3, r2
 800556c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	2b04      	cmp	r3, #4
 8005574:	d117      	bne.n	80055a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00e      	beq.n	80055a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 fa6f 	bl	8005a6c <DMA_CheckFifoParam>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d008      	beq.n	80055a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2240      	movs	r2, #64	; 0x40
 8005598:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80055a2:	2301      	movs	r3, #1
 80055a4:	e016      	b.n	80055d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fa26 	bl	8005a00 <DMA_CalcBaseAndBitshift>
 80055b4:	4603      	mov	r3, r0
 80055b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055bc:	223f      	movs	r2, #63	; 0x3f
 80055be:	409a      	lsls	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	f010803f 	.word	0xf010803f

080055e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d101      	bne.n	8005606 <HAL_DMA_Start_IT+0x26>
 8005602:	2302      	movs	r3, #2
 8005604:	e040      	b.n	8005688 <HAL_DMA_Start_IT+0xa8>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b01      	cmp	r3, #1
 8005618:	d12f      	bne.n	800567a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2202      	movs	r2, #2
 800561e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2200      	movs	r2, #0
 8005626:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	68b9      	ldr	r1, [r7, #8]
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f000 f9b8 	bl	80059a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005638:	223f      	movs	r2, #63	; 0x3f
 800563a:	409a      	lsls	r2, r3
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0216 	orr.w	r2, r2, #22
 800564e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005654:	2b00      	cmp	r3, #0
 8005656:	d007      	beq.n	8005668 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0208 	orr.w	r2, r2, #8
 8005666:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0201 	orr.w	r2, r2, #1
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	e005      	b.n	8005686 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005682:	2302      	movs	r3, #2
 8005684:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005686:	7dfb      	ldrb	r3, [r7, #23]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3718      	adds	r7, #24
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800569c:	4b8e      	ldr	r3, [pc, #568]	; (80058d8 <HAL_DMA_IRQHandler+0x248>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a8e      	ldr	r2, [pc, #568]	; (80058dc <HAL_DMA_IRQHandler+0x24c>)
 80056a2:	fba2 2303 	umull	r2, r3, r2, r3
 80056a6:	0a9b      	lsrs	r3, r3, #10
 80056a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ba:	2208      	movs	r2, #8
 80056bc:	409a      	lsls	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	4013      	ands	r3, r2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d01a      	beq.n	80056fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0304 	and.w	r3, r3, #4
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d013      	beq.n	80056fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0204 	bic.w	r2, r2, #4
 80056e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e8:	2208      	movs	r2, #8
 80056ea:	409a      	lsls	r2, r3
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f4:	f043 0201 	orr.w	r2, r3, #1
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005700:	2201      	movs	r2, #1
 8005702:	409a      	lsls	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4013      	ands	r3, r2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d012      	beq.n	8005732 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00b      	beq.n	8005732 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800571e:	2201      	movs	r2, #1
 8005720:	409a      	lsls	r2, r3
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800572a:	f043 0202 	orr.w	r2, r3, #2
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005736:	2204      	movs	r2, #4
 8005738:	409a      	lsls	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	4013      	ands	r3, r2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d012      	beq.n	8005768 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00b      	beq.n	8005768 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005754:	2204      	movs	r2, #4
 8005756:	409a      	lsls	r2, r3
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005760:	f043 0204 	orr.w	r2, r3, #4
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800576c:	2210      	movs	r2, #16
 800576e:	409a      	lsls	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4013      	ands	r3, r2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d043      	beq.n	8005800 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b00      	cmp	r3, #0
 8005784:	d03c      	beq.n	8005800 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800578a:	2210      	movs	r2, #16
 800578c:	409a      	lsls	r2, r3
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d018      	beq.n	80057d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d108      	bne.n	80057c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d024      	beq.n	8005800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4798      	blx	r3
 80057be:	e01f      	b.n	8005800 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01b      	beq.n	8005800 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	4798      	blx	r3
 80057d0:	e016      	b.n	8005800 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d107      	bne.n	80057f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 0208 	bic.w	r2, r2, #8
 80057ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d003      	beq.n	8005800 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005804:	2220      	movs	r2, #32
 8005806:	409a      	lsls	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4013      	ands	r3, r2
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 808f 	beq.w	8005930 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0310 	and.w	r3, r3, #16
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 8087 	beq.w	8005930 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005826:	2220      	movs	r2, #32
 8005828:	409a      	lsls	r2, r3
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b05      	cmp	r3, #5
 8005838:	d136      	bne.n	80058a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 0216 	bic.w	r2, r2, #22
 8005848:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	695a      	ldr	r2, [r3, #20]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005858:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <HAL_DMA_IRQHandler+0x1da>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005866:	2b00      	cmp	r3, #0
 8005868:	d007      	beq.n	800587a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 0208 	bic.w	r2, r2, #8
 8005878:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800587e:	223f      	movs	r2, #63	; 0x3f
 8005880:	409a      	lsls	r2, r3
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800589a:	2b00      	cmp	r3, #0
 800589c:	d07e      	beq.n	800599c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	4798      	blx	r3
        }
        return;
 80058a6:	e079      	b.n	800599c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d01d      	beq.n	80058f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10d      	bne.n	80058e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d031      	beq.n	8005930 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	4798      	blx	r3
 80058d4:	e02c      	b.n	8005930 <HAL_DMA_IRQHandler+0x2a0>
 80058d6:	bf00      	nop
 80058d8:	20000004 	.word	0x20000004
 80058dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d023      	beq.n	8005930 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	4798      	blx	r3
 80058f0:	e01e      	b.n	8005930 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10f      	bne.n	8005920 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0210 	bic.w	r2, r2, #16
 800590e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005934:	2b00      	cmp	r3, #0
 8005936:	d032      	beq.n	800599e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	2b00      	cmp	r3, #0
 8005942:	d022      	beq.n	800598a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2205      	movs	r2, #5
 8005948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f022 0201 	bic.w	r2, r2, #1
 800595a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	3301      	adds	r3, #1
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	429a      	cmp	r2, r3
 8005966:	d307      	bcc.n	8005978 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f2      	bne.n	800595c <HAL_DMA_IRQHandler+0x2cc>
 8005976:	e000      	b.n	800597a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005978:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2201      	movs	r2, #1
 800597e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800598e:	2b00      	cmp	r3, #0
 8005990:	d005      	beq.n	800599e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	4798      	blx	r3
 800599a:	e000      	b.n	800599e <HAL_DMA_IRQHandler+0x30e>
        return;
 800599c:	bf00      	nop
    }
  }
}
 800599e:	3718      	adds	r7, #24
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
 80059b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b40      	cmp	r3, #64	; 0x40
 80059d0:	d108      	bne.n	80059e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80059e2:	e007      	b.n	80059f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	60da      	str	r2, [r3, #12]
}
 80059f4:	bf00      	nop
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	3b10      	subs	r3, #16
 8005a10:	4a14      	ldr	r2, [pc, #80]	; (8005a64 <DMA_CalcBaseAndBitshift+0x64>)
 8005a12:	fba2 2303 	umull	r2, r3, r2, r3
 8005a16:	091b      	lsrs	r3, r3, #4
 8005a18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005a1a:	4a13      	ldr	r2, [pc, #76]	; (8005a68 <DMA_CalcBaseAndBitshift+0x68>)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4413      	add	r3, r2
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	461a      	mov	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b03      	cmp	r3, #3
 8005a2c:	d909      	bls.n	8005a42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a36:	f023 0303 	bic.w	r3, r3, #3
 8005a3a:	1d1a      	adds	r2, r3, #4
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	659a      	str	r2, [r3, #88]	; 0x58
 8005a40:	e007      	b.n	8005a52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a4a:	f023 0303 	bic.w	r3, r3, #3
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	aaaaaaab 	.word	0xaaaaaaab
 8005a68:	08008c78 	.word	0x08008c78

08005a6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a74:	2300      	movs	r3, #0
 8005a76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d11f      	bne.n	8005ac6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2b03      	cmp	r3, #3
 8005a8a:	d856      	bhi.n	8005b3a <DMA_CheckFifoParam+0xce>
 8005a8c:	a201      	add	r2, pc, #4	; (adr r2, 8005a94 <DMA_CheckFifoParam+0x28>)
 8005a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a92:	bf00      	nop
 8005a94:	08005aa5 	.word	0x08005aa5
 8005a98:	08005ab7 	.word	0x08005ab7
 8005a9c:	08005aa5 	.word	0x08005aa5
 8005aa0:	08005b3b 	.word	0x08005b3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d046      	beq.n	8005b3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ab4:	e043      	b.n	8005b3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005abe:	d140      	bne.n	8005b42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ac4:	e03d      	b.n	8005b42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ace:	d121      	bne.n	8005b14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	2b03      	cmp	r3, #3
 8005ad4:	d837      	bhi.n	8005b46 <DMA_CheckFifoParam+0xda>
 8005ad6:	a201      	add	r2, pc, #4	; (adr r2, 8005adc <DMA_CheckFifoParam+0x70>)
 8005ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005adc:	08005aed 	.word	0x08005aed
 8005ae0:	08005af3 	.word	0x08005af3
 8005ae4:	08005aed 	.word	0x08005aed
 8005ae8:	08005b05 	.word	0x08005b05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	73fb      	strb	r3, [r7, #15]
      break;
 8005af0:	e030      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d025      	beq.n	8005b4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b02:	e022      	b.n	8005b4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005b0c:	d11f      	bne.n	8005b4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005b12:	e01c      	b.n	8005b4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d903      	bls.n	8005b22 <DMA_CheckFifoParam+0xb6>
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d003      	beq.n	8005b28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005b20:	e018      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	73fb      	strb	r3, [r7, #15]
      break;
 8005b26:	e015      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00e      	beq.n	8005b52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	73fb      	strb	r3, [r7, #15]
      break;
 8005b38:	e00b      	b.n	8005b52 <DMA_CheckFifoParam+0xe6>
      break;
 8005b3a:	bf00      	nop
 8005b3c:	e00a      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;
 8005b3e:	bf00      	nop
 8005b40:	e008      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;
 8005b42:	bf00      	nop
 8005b44:	e006      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;
 8005b46:	bf00      	nop
 8005b48:	e004      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;
 8005b4a:	bf00      	nop
 8005b4c:	e002      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;   
 8005b4e:	bf00      	nop
 8005b50:	e000      	b.n	8005b54 <DMA_CheckFifoParam+0xe8>
      break;
 8005b52:	bf00      	nop
    }
  } 
  
  return status; 
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop

08005b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b089      	sub	sp, #36	; 0x24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61fb      	str	r3, [r7, #28]
 8005b7e:	e159      	b.n	8005e34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005b80:	2201      	movs	r2, #1
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	fa02 f303 	lsl.w	r3, r2, r3
 8005b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4013      	ands	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	f040 8148 	bne.w	8005e2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f003 0303 	and.w	r3, r3, #3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d005      	beq.n	8005bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d130      	bne.n	8005c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	2203      	movs	r2, #3
 8005bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc6:	43db      	mvns	r3, r3
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005bec:	2201      	movs	r2, #1
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	091b      	lsrs	r3, r3, #4
 8005c02:	f003 0201 	and.w	r2, r3, #1
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f003 0303 	and.w	r3, r3, #3
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d017      	beq.n	8005c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	005b      	lsls	r3, r3, #1
 8005c2e:	2203      	movs	r2, #3
 8005c30:	fa02 f303 	lsl.w	r3, r2, r3
 8005c34:	43db      	mvns	r3, r3
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	4013      	ands	r3, r2
 8005c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	fa02 f303 	lsl.w	r3, r2, r3
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f003 0303 	and.w	r3, r3, #3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d123      	bne.n	8005ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	08da      	lsrs	r2, r3, #3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3208      	adds	r2, #8
 8005c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	f003 0307 	and.w	r3, r3, #7
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	220f      	movs	r2, #15
 8005c78:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	69ba      	ldr	r2, [r7, #24]
 8005c80:	4013      	ands	r3, r2
 8005c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	691a      	ldr	r2, [r3, #16]
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	f003 0307 	and.w	r3, r3, #7
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	fa02 f303 	lsl.w	r3, r2, r3
 8005c94:	69ba      	ldr	r2, [r7, #24]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	08da      	lsrs	r2, r3, #3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	3208      	adds	r2, #8
 8005ca2:	69b9      	ldr	r1, [r7, #24]
 8005ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	2203      	movs	r2, #3
 8005cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb8:	43db      	mvns	r3, r3
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f003 0203 	and.w	r2, r3, #3
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 80a2 	beq.w	8005e2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cea:	2300      	movs	r3, #0
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	4b57      	ldr	r3, [pc, #348]	; (8005e4c <HAL_GPIO_Init+0x2e8>)
 8005cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf2:	4a56      	ldr	r2, [pc, #344]	; (8005e4c <HAL_GPIO_Init+0x2e8>)
 8005cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8005cfa:	4b54      	ldr	r3, [pc, #336]	; (8005e4c <HAL_GPIO_Init+0x2e8>)
 8005cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d06:	4a52      	ldr	r2, [pc, #328]	; (8005e50 <HAL_GPIO_Init+0x2ec>)
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	089b      	lsrs	r3, r3, #2
 8005d0c:	3302      	adds	r3, #2
 8005d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	f003 0303 	and.w	r3, r3, #3
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	220f      	movs	r2, #15
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	43db      	mvns	r3, r3
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	4013      	ands	r3, r2
 8005d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a49      	ldr	r2, [pc, #292]	; (8005e54 <HAL_GPIO_Init+0x2f0>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d019      	beq.n	8005d66 <HAL_GPIO_Init+0x202>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a48      	ldr	r2, [pc, #288]	; (8005e58 <HAL_GPIO_Init+0x2f4>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d013      	beq.n	8005d62 <HAL_GPIO_Init+0x1fe>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a47      	ldr	r2, [pc, #284]	; (8005e5c <HAL_GPIO_Init+0x2f8>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d00d      	beq.n	8005d5e <HAL_GPIO_Init+0x1fa>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a46      	ldr	r2, [pc, #280]	; (8005e60 <HAL_GPIO_Init+0x2fc>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d007      	beq.n	8005d5a <HAL_GPIO_Init+0x1f6>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a45      	ldr	r2, [pc, #276]	; (8005e64 <HAL_GPIO_Init+0x300>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d101      	bne.n	8005d56 <HAL_GPIO_Init+0x1f2>
 8005d52:	2304      	movs	r3, #4
 8005d54:	e008      	b.n	8005d68 <HAL_GPIO_Init+0x204>
 8005d56:	2307      	movs	r3, #7
 8005d58:	e006      	b.n	8005d68 <HAL_GPIO_Init+0x204>
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e004      	b.n	8005d68 <HAL_GPIO_Init+0x204>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e002      	b.n	8005d68 <HAL_GPIO_Init+0x204>
 8005d62:	2301      	movs	r3, #1
 8005d64:	e000      	b.n	8005d68 <HAL_GPIO_Init+0x204>
 8005d66:	2300      	movs	r3, #0
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	f002 0203 	and.w	r2, r2, #3
 8005d6e:	0092      	lsls	r2, r2, #2
 8005d70:	4093      	lsls	r3, r2
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d78:	4935      	ldr	r1, [pc, #212]	; (8005e50 <HAL_GPIO_Init+0x2ec>)
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	089b      	lsrs	r3, r3, #2
 8005d7e:	3302      	adds	r3, #2
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d86:	4b38      	ldr	r3, [pc, #224]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	43db      	mvns	r3, r3
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	4013      	ands	r3, r2
 8005d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005da2:	69ba      	ldr	r2, [r7, #24]
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005daa:	4a2f      	ldr	r2, [pc, #188]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005db0:	4b2d      	ldr	r3, [pc, #180]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	43db      	mvns	r3, r3
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005dcc:	69ba      	ldr	r2, [r7, #24]
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005dd4:	4a24      	ldr	r2, [pc, #144]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005dda:	4b23      	ldr	r3, [pc, #140]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	43db      	mvns	r3, r3
 8005de4:	69ba      	ldr	r2, [r7, #24]
 8005de6:	4013      	ands	r3, r2
 8005de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005dfe:	4a1a      	ldr	r2, [pc, #104]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e04:	4b18      	ldr	r3, [pc, #96]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	43db      	mvns	r3, r3
 8005e0e:	69ba      	ldr	r2, [r7, #24]
 8005e10:	4013      	ands	r3, r2
 8005e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005e20:	69ba      	ldr	r2, [r7, #24]
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e28:	4a0f      	ldr	r2, [pc, #60]	; (8005e68 <HAL_GPIO_Init+0x304>)
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	3301      	adds	r3, #1
 8005e32:	61fb      	str	r3, [r7, #28]
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	2b0f      	cmp	r3, #15
 8005e38:	f67f aea2 	bls.w	8005b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005e3c:	bf00      	nop
 8005e3e:	bf00      	nop
 8005e40:	3724      	adds	r7, #36	; 0x24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	40013800 	.word	0x40013800
 8005e54:	40020000 	.word	0x40020000
 8005e58:	40020400 	.word	0x40020400
 8005e5c:	40020800 	.word	0x40020800
 8005e60:	40020c00 	.word	0x40020c00
 8005e64:	40021000 	.word	0x40021000
 8005e68:	40013c00 	.word	0x40013c00

08005e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	807b      	strh	r3, [r7, #2]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e7c:	787b      	ldrb	r3, [r7, #1]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d003      	beq.n	8005e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e82:	887a      	ldrh	r2, [r7, #2]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e88:	e003      	b.n	8005e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e8a:	887b      	ldrh	r3, [r7, #2]
 8005e8c:	041a      	lsls	r2, r3, #16
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	619a      	str	r2, [r3, #24]
}
 8005e92:	bf00      	nop
 8005e94:	370c      	adds	r7, #12
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
	...

08005ea0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e267      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d075      	beq.n	8005faa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ebe:	4b88      	ldr	r3, [pc, #544]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f003 030c 	and.w	r3, r3, #12
 8005ec6:	2b04      	cmp	r3, #4
 8005ec8:	d00c      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005eca:	4b85      	ldr	r3, [pc, #532]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	d112      	bne.n	8005efc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ed6:	4b82      	ldr	r3, [pc, #520]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ede:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ee2:	d10b      	bne.n	8005efc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee4:	4b7e      	ldr	r3, [pc, #504]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d05b      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x108>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d157      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e242      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f04:	d106      	bne.n	8005f14 <HAL_RCC_OscConfig+0x74>
 8005f06:	4b76      	ldr	r3, [pc, #472]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a75      	ldr	r2, [pc, #468]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f10:	6013      	str	r3, [r2, #0]
 8005f12:	e01d      	b.n	8005f50 <HAL_RCC_OscConfig+0xb0>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f1c:	d10c      	bne.n	8005f38 <HAL_RCC_OscConfig+0x98>
 8005f1e:	4b70      	ldr	r3, [pc, #448]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a6f      	ldr	r2, [pc, #444]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f28:	6013      	str	r3, [r2, #0]
 8005f2a:	4b6d      	ldr	r3, [pc, #436]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a6c      	ldr	r2, [pc, #432]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	e00b      	b.n	8005f50 <HAL_RCC_OscConfig+0xb0>
 8005f38:	4b69      	ldr	r3, [pc, #420]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a68      	ldr	r2, [pc, #416]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	4b66      	ldr	r3, [pc, #408]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a65      	ldr	r2, [pc, #404]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d013      	beq.n	8005f80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f58:	f7ff f976 	bl	8005248 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f60:	f7ff f972 	bl	8005248 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b64      	cmp	r3, #100	; 0x64
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e207      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f72:	4b5b      	ldr	r3, [pc, #364]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d0f0      	beq.n	8005f60 <HAL_RCC_OscConfig+0xc0>
 8005f7e:	e014      	b.n	8005faa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f80:	f7ff f962 	bl	8005248 <HAL_GetTick>
 8005f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f86:	e008      	b.n	8005f9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f88:	f7ff f95e 	bl	8005248 <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b64      	cmp	r3, #100	; 0x64
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e1f3      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f9a:	4b51      	ldr	r3, [pc, #324]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1f0      	bne.n	8005f88 <HAL_RCC_OscConfig+0xe8>
 8005fa6:	e000      	b.n	8005faa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d063      	beq.n	800607e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fb6:	4b4a      	ldr	r3, [pc, #296]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 030c 	and.w	r3, r3, #12
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00b      	beq.n	8005fda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fc2:	4b47      	ldr	r3, [pc, #284]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fca:	2b08      	cmp	r3, #8
 8005fcc:	d11c      	bne.n	8006008 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fce:	4b44      	ldr	r3, [pc, #272]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d116      	bne.n	8006008 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fda:	4b41      	ldr	r3, [pc, #260]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d005      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x152>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d001      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e1c7      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ff2:	4b3b      	ldr	r3, [pc, #236]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4937      	ldr	r1, [pc, #220]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8006002:	4313      	orrs	r3, r2
 8006004:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006006:	e03a      	b.n	800607e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d020      	beq.n	8006052 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006010:	4b34      	ldr	r3, [pc, #208]	; (80060e4 <HAL_RCC_OscConfig+0x244>)
 8006012:	2201      	movs	r2, #1
 8006014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006016:	f7ff f917 	bl	8005248 <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800601c:	e008      	b.n	8006030 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800601e:	f7ff f913 	bl	8005248 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e1a8      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006030:	4b2b      	ldr	r3, [pc, #172]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f0      	beq.n	800601e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800603c:	4b28      	ldr	r3, [pc, #160]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	00db      	lsls	r3, r3, #3
 800604a:	4925      	ldr	r1, [pc, #148]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 800604c:	4313      	orrs	r3, r2
 800604e:	600b      	str	r3, [r1, #0]
 8006050:	e015      	b.n	800607e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006052:	4b24      	ldr	r3, [pc, #144]	; (80060e4 <HAL_RCC_OscConfig+0x244>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006058:	f7ff f8f6 	bl	8005248 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006060:	f7ff f8f2 	bl	8005248 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e187      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006072:	4b1b      	ldr	r3, [pc, #108]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1f0      	bne.n	8006060 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b00      	cmp	r3, #0
 8006088:	d036      	beq.n	80060f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d016      	beq.n	80060c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006092:	4b15      	ldr	r3, [pc, #84]	; (80060e8 <HAL_RCC_OscConfig+0x248>)
 8006094:	2201      	movs	r2, #1
 8006096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006098:	f7ff f8d6 	bl	8005248 <HAL_GetTick>
 800609c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800609e:	e008      	b.n	80060b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060a0:	f7ff f8d2 	bl	8005248 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e167      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060b2:	4b0b      	ldr	r3, [pc, #44]	; (80060e0 <HAL_RCC_OscConfig+0x240>)
 80060b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0f0      	beq.n	80060a0 <HAL_RCC_OscConfig+0x200>
 80060be:	e01b      	b.n	80060f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060c0:	4b09      	ldr	r3, [pc, #36]	; (80060e8 <HAL_RCC_OscConfig+0x248>)
 80060c2:	2200      	movs	r2, #0
 80060c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c6:	f7ff f8bf 	bl	8005248 <HAL_GetTick>
 80060ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060cc:	e00e      	b.n	80060ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060ce:	f7ff f8bb 	bl	8005248 <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d907      	bls.n	80060ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e150      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
 80060e0:	40023800 	.word	0x40023800
 80060e4:	42470000 	.word	0x42470000
 80060e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060ec:	4b88      	ldr	r3, [pc, #544]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80060ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1ea      	bne.n	80060ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 8097 	beq.w	8006234 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006106:	2300      	movs	r3, #0
 8006108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800610a:	4b81      	ldr	r3, [pc, #516]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 800610c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10f      	bne.n	8006136 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006116:	2300      	movs	r3, #0
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	4b7d      	ldr	r3, [pc, #500]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 800611c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611e:	4a7c      	ldr	r2, [pc, #496]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006124:	6413      	str	r3, [r2, #64]	; 0x40
 8006126:	4b7a      	ldr	r3, [pc, #488]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800612e:	60bb      	str	r3, [r7, #8]
 8006130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006132:	2301      	movs	r3, #1
 8006134:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006136:	4b77      	ldr	r3, [pc, #476]	; (8006314 <HAL_RCC_OscConfig+0x474>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800613e:	2b00      	cmp	r3, #0
 8006140:	d118      	bne.n	8006174 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006142:	4b74      	ldr	r3, [pc, #464]	; (8006314 <HAL_RCC_OscConfig+0x474>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a73      	ldr	r2, [pc, #460]	; (8006314 <HAL_RCC_OscConfig+0x474>)
 8006148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800614c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800614e:	f7ff f87b 	bl	8005248 <HAL_GetTick>
 8006152:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006154:	e008      	b.n	8006168 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006156:	f7ff f877 	bl	8005248 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e10c      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006168:	4b6a      	ldr	r3, [pc, #424]	; (8006314 <HAL_RCC_OscConfig+0x474>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0f0      	beq.n	8006156 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d106      	bne.n	800618a <HAL_RCC_OscConfig+0x2ea>
 800617c:	4b64      	ldr	r3, [pc, #400]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 800617e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006180:	4a63      	ldr	r2, [pc, #396]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	6713      	str	r3, [r2, #112]	; 0x70
 8006188:	e01c      	b.n	80061c4 <HAL_RCC_OscConfig+0x324>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	2b05      	cmp	r3, #5
 8006190:	d10c      	bne.n	80061ac <HAL_RCC_OscConfig+0x30c>
 8006192:	4b5f      	ldr	r3, [pc, #380]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006196:	4a5e      	ldr	r2, [pc, #376]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006198:	f043 0304 	orr.w	r3, r3, #4
 800619c:	6713      	str	r3, [r2, #112]	; 0x70
 800619e:	4b5c      	ldr	r3, [pc, #368]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a2:	4a5b      	ldr	r2, [pc, #364]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	6713      	str	r3, [r2, #112]	; 0x70
 80061aa:	e00b      	b.n	80061c4 <HAL_RCC_OscConfig+0x324>
 80061ac:	4b58      	ldr	r3, [pc, #352]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b0:	4a57      	ldr	r2, [pc, #348]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061b2:	f023 0301 	bic.w	r3, r3, #1
 80061b6:	6713      	str	r3, [r2, #112]	; 0x70
 80061b8:	4b55      	ldr	r3, [pc, #340]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061bc:	4a54      	ldr	r2, [pc, #336]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061be:	f023 0304 	bic.w	r3, r3, #4
 80061c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d015      	beq.n	80061f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061cc:	f7ff f83c 	bl	8005248 <HAL_GetTick>
 80061d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d2:	e00a      	b.n	80061ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061d4:	f7ff f838 	bl	8005248 <HAL_GetTick>
 80061d8:	4602      	mov	r2, r0
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e0cb      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ea:	4b49      	ldr	r3, [pc, #292]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80061ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0ee      	beq.n	80061d4 <HAL_RCC_OscConfig+0x334>
 80061f6:	e014      	b.n	8006222 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061f8:	f7ff f826 	bl	8005248 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061fe:	e00a      	b.n	8006216 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006200:	f7ff f822 	bl	8005248 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	f241 3288 	movw	r2, #5000	; 0x1388
 800620e:	4293      	cmp	r3, r2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e0b5      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006216:	4b3e      	ldr	r3, [pc, #248]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1ee      	bne.n	8006200 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006222:	7dfb      	ldrb	r3, [r7, #23]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d105      	bne.n	8006234 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006228:	4b39      	ldr	r3, [pc, #228]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 800622a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622c:	4a38      	ldr	r2, [pc, #224]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 800622e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006232:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	2b00      	cmp	r3, #0
 800623a:	f000 80a1 	beq.w	8006380 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800623e:	4b34      	ldr	r3, [pc, #208]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 030c 	and.w	r3, r3, #12
 8006246:	2b08      	cmp	r3, #8
 8006248:	d05c      	beq.n	8006304 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	2b02      	cmp	r3, #2
 8006250:	d141      	bne.n	80062d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006252:	4b31      	ldr	r3, [pc, #196]	; (8006318 <HAL_RCC_OscConfig+0x478>)
 8006254:	2200      	movs	r2, #0
 8006256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006258:	f7fe fff6 	bl	8005248 <HAL_GetTick>
 800625c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800625e:	e008      	b.n	8006272 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006260:	f7fe fff2 	bl	8005248 <HAL_GetTick>
 8006264:	4602      	mov	r2, r0
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	2b02      	cmp	r3, #2
 800626c:	d901      	bls.n	8006272 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800626e:	2303      	movs	r3, #3
 8006270:	e087      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006272:	4b27      	ldr	r3, [pc, #156]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1f0      	bne.n	8006260 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	69da      	ldr	r2, [r3, #28]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	019b      	lsls	r3, r3, #6
 800628e:	431a      	orrs	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	085b      	lsrs	r3, r3, #1
 8006296:	3b01      	subs	r3, #1
 8006298:	041b      	lsls	r3, r3, #16
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a0:	061b      	lsls	r3, r3, #24
 80062a2:	491b      	ldr	r1, [pc, #108]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80062a4:	4313      	orrs	r3, r2
 80062a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062a8:	4b1b      	ldr	r3, [pc, #108]	; (8006318 <HAL_RCC_OscConfig+0x478>)
 80062aa:	2201      	movs	r2, #1
 80062ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ae:	f7fe ffcb 	bl	8005248 <HAL_GetTick>
 80062b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062b4:	e008      	b.n	80062c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062b6:	f7fe ffc7 	bl	8005248 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d901      	bls.n	80062c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e05c      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062c8:	4b11      	ldr	r3, [pc, #68]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0f0      	beq.n	80062b6 <HAL_RCC_OscConfig+0x416>
 80062d4:	e054      	b.n	8006380 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062d6:	4b10      	ldr	r3, [pc, #64]	; (8006318 <HAL_RCC_OscConfig+0x478>)
 80062d8:	2200      	movs	r2, #0
 80062da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062dc:	f7fe ffb4 	bl	8005248 <HAL_GetTick>
 80062e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062e2:	e008      	b.n	80062f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062e4:	f7fe ffb0 	bl	8005248 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e045      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062f6:	4b06      	ldr	r3, [pc, #24]	; (8006310 <HAL_RCC_OscConfig+0x470>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1f0      	bne.n	80062e4 <HAL_RCC_OscConfig+0x444>
 8006302:	e03d      	b.n	8006380 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d107      	bne.n	800631c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e038      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
 8006310:	40023800 	.word	0x40023800
 8006314:	40007000 	.word	0x40007000
 8006318:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800631c:	4b1b      	ldr	r3, [pc, #108]	; (800638c <HAL_RCC_OscConfig+0x4ec>)
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d028      	beq.n	800637c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006334:	429a      	cmp	r2, r3
 8006336:	d121      	bne.n	800637c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006342:	429a      	cmp	r2, r3
 8006344:	d11a      	bne.n	800637c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800634c:	4013      	ands	r3, r2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006352:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006354:	4293      	cmp	r3, r2
 8006356:	d111      	bne.n	800637c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006362:	085b      	lsrs	r3, r3, #1
 8006364:	3b01      	subs	r3, #1
 8006366:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006368:	429a      	cmp	r2, r3
 800636a:	d107      	bne.n	800637c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006376:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006378:	429a      	cmp	r2, r3
 800637a:	d001      	beq.n	8006380 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e000      	b.n	8006382 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3718      	adds	r7, #24
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40023800 	.word	0x40023800

08006390 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e0cc      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063a4:	4b68      	ldr	r3, [pc, #416]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	683a      	ldr	r2, [r7, #0]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d90c      	bls.n	80063cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063b2:	4b65      	ldr	r3, [pc, #404]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	b2d2      	uxtb	r2, r2
 80063b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ba:	4b63      	ldr	r3, [pc, #396]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0307 	and.w	r3, r3, #7
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d001      	beq.n	80063cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e0b8      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d020      	beq.n	800641a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063e4:	4b59      	ldr	r3, [pc, #356]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	4a58      	ldr	r2, [pc, #352]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0308 	and.w	r3, r3, #8
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d005      	beq.n	8006408 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063fc:	4b53      	ldr	r3, [pc, #332]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	4a52      	ldr	r2, [pc, #328]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006402:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006406:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006408:	4b50      	ldr	r3, [pc, #320]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	494d      	ldr	r1, [pc, #308]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006416:	4313      	orrs	r3, r2
 8006418:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	d044      	beq.n	80064b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d107      	bne.n	800643e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800642e:	4b47      	ldr	r3, [pc, #284]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006436:	2b00      	cmp	r3, #0
 8006438:	d119      	bne.n	800646e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e07f      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	2b02      	cmp	r3, #2
 8006444:	d003      	beq.n	800644e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800644a:	2b03      	cmp	r3, #3
 800644c:	d107      	bne.n	800645e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800644e:	4b3f      	ldr	r3, [pc, #252]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d109      	bne.n	800646e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e06f      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800645e:	4b3b      	ldr	r3, [pc, #236]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e067      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800646e:	4b37      	ldr	r3, [pc, #220]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f023 0203 	bic.w	r2, r3, #3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	4934      	ldr	r1, [pc, #208]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 800647c:	4313      	orrs	r3, r2
 800647e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006480:	f7fe fee2 	bl	8005248 <HAL_GetTick>
 8006484:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006486:	e00a      	b.n	800649e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006488:	f7fe fede 	bl	8005248 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	f241 3288 	movw	r2, #5000	; 0x1388
 8006496:	4293      	cmp	r3, r2
 8006498:	d901      	bls.n	800649e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800649a:	2303      	movs	r3, #3
 800649c:	e04f      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800649e:	4b2b      	ldr	r3, [pc, #172]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 020c 	and.w	r2, r3, #12
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d1eb      	bne.n	8006488 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80064b0:	4b25      	ldr	r3, [pc, #148]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	683a      	ldr	r2, [r7, #0]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d20c      	bcs.n	80064d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064be:	4b22      	ldr	r3, [pc, #136]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c6:	4b20      	ldr	r3, [pc, #128]	; (8006548 <HAL_RCC_ClockConfig+0x1b8>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0307 	and.w	r3, r3, #7
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d001      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e032      	b.n	800653e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d008      	beq.n	80064f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064e4:	4b19      	ldr	r3, [pc, #100]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	4916      	ldr	r1, [pc, #88]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0308 	and.w	r3, r3, #8
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d009      	beq.n	8006516 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006502:	4b12      	ldr	r3, [pc, #72]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	00db      	lsls	r3, r3, #3
 8006510:	490e      	ldr	r1, [pc, #56]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 8006512:	4313      	orrs	r3, r2
 8006514:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006516:	f000 f821 	bl	800655c <HAL_RCC_GetSysClockFreq>
 800651a:	4602      	mov	r2, r0
 800651c:	4b0b      	ldr	r3, [pc, #44]	; (800654c <HAL_RCC_ClockConfig+0x1bc>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	091b      	lsrs	r3, r3, #4
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	490a      	ldr	r1, [pc, #40]	; (8006550 <HAL_RCC_ClockConfig+0x1c0>)
 8006528:	5ccb      	ldrb	r3, [r1, r3]
 800652a:	fa22 f303 	lsr.w	r3, r2, r3
 800652e:	4a09      	ldr	r2, [pc, #36]	; (8006554 <HAL_RCC_ClockConfig+0x1c4>)
 8006530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <HAL_RCC_ClockConfig+0x1c8>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4618      	mov	r0, r3
 8006538:	f7fe fe42 	bl	80051c0 <HAL_InitTick>

  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	40023c00 	.word	0x40023c00
 800654c:	40023800 	.word	0x40023800
 8006550:	08008c68 	.word	0x08008c68
 8006554:	20000004 	.word	0x20000004
 8006558:	20000008 	.word	0x20000008

0800655c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800655c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006560:	b094      	sub	sp, #80	; 0x50
 8006562:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006564:	2300      	movs	r3, #0
 8006566:	647b      	str	r3, [r7, #68]	; 0x44
 8006568:	2300      	movs	r3, #0
 800656a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800656c:	2300      	movs	r3, #0
 800656e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006570:	2300      	movs	r3, #0
 8006572:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006574:	4b79      	ldr	r3, [pc, #484]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 030c 	and.w	r3, r3, #12
 800657c:	2b08      	cmp	r3, #8
 800657e:	d00d      	beq.n	800659c <HAL_RCC_GetSysClockFreq+0x40>
 8006580:	2b08      	cmp	r3, #8
 8006582:	f200 80e1 	bhi.w	8006748 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006586:	2b00      	cmp	r3, #0
 8006588:	d002      	beq.n	8006590 <HAL_RCC_GetSysClockFreq+0x34>
 800658a:	2b04      	cmp	r3, #4
 800658c:	d003      	beq.n	8006596 <HAL_RCC_GetSysClockFreq+0x3a>
 800658e:	e0db      	b.n	8006748 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006590:	4b73      	ldr	r3, [pc, #460]	; (8006760 <HAL_RCC_GetSysClockFreq+0x204>)
 8006592:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006594:	e0db      	b.n	800674e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006596:	4b73      	ldr	r3, [pc, #460]	; (8006764 <HAL_RCC_GetSysClockFreq+0x208>)
 8006598:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800659a:	e0d8      	b.n	800674e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800659c:	4b6f      	ldr	r3, [pc, #444]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065a6:	4b6d      	ldr	r3, [pc, #436]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d063      	beq.n	800667a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065b2:	4b6a      	ldr	r3, [pc, #424]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	099b      	lsrs	r3, r3, #6
 80065b8:	2200      	movs	r2, #0
 80065ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80065bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80065be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c4:	633b      	str	r3, [r7, #48]	; 0x30
 80065c6:	2300      	movs	r3, #0
 80065c8:	637b      	str	r3, [r7, #52]	; 0x34
 80065ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80065ce:	4622      	mov	r2, r4
 80065d0:	462b      	mov	r3, r5
 80065d2:	f04f 0000 	mov.w	r0, #0
 80065d6:	f04f 0100 	mov.w	r1, #0
 80065da:	0159      	lsls	r1, r3, #5
 80065dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065e0:	0150      	lsls	r0, r2, #5
 80065e2:	4602      	mov	r2, r0
 80065e4:	460b      	mov	r3, r1
 80065e6:	4621      	mov	r1, r4
 80065e8:	1a51      	subs	r1, r2, r1
 80065ea:	6139      	str	r1, [r7, #16]
 80065ec:	4629      	mov	r1, r5
 80065ee:	eb63 0301 	sbc.w	r3, r3, r1
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	f04f 0200 	mov.w	r2, #0
 80065f8:	f04f 0300 	mov.w	r3, #0
 80065fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006600:	4659      	mov	r1, fp
 8006602:	018b      	lsls	r3, r1, #6
 8006604:	4651      	mov	r1, sl
 8006606:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800660a:	4651      	mov	r1, sl
 800660c:	018a      	lsls	r2, r1, #6
 800660e:	4651      	mov	r1, sl
 8006610:	ebb2 0801 	subs.w	r8, r2, r1
 8006614:	4659      	mov	r1, fp
 8006616:	eb63 0901 	sbc.w	r9, r3, r1
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800662a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800662e:	4690      	mov	r8, r2
 8006630:	4699      	mov	r9, r3
 8006632:	4623      	mov	r3, r4
 8006634:	eb18 0303 	adds.w	r3, r8, r3
 8006638:	60bb      	str	r3, [r7, #8]
 800663a:	462b      	mov	r3, r5
 800663c:	eb49 0303 	adc.w	r3, r9, r3
 8006640:	60fb      	str	r3, [r7, #12]
 8006642:	f04f 0200 	mov.w	r2, #0
 8006646:	f04f 0300 	mov.w	r3, #0
 800664a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800664e:	4629      	mov	r1, r5
 8006650:	024b      	lsls	r3, r1, #9
 8006652:	4621      	mov	r1, r4
 8006654:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006658:	4621      	mov	r1, r4
 800665a:	024a      	lsls	r2, r1, #9
 800665c:	4610      	mov	r0, r2
 800665e:	4619      	mov	r1, r3
 8006660:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006662:	2200      	movs	r2, #0
 8006664:	62bb      	str	r3, [r7, #40]	; 0x28
 8006666:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006668:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800666c:	f7fa faa2 	bl	8000bb4 <__aeabi_uldivmod>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4613      	mov	r3, r2
 8006676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006678:	e058      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800667a:	4b38      	ldr	r3, [pc, #224]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	099b      	lsrs	r3, r3, #6
 8006680:	2200      	movs	r2, #0
 8006682:	4618      	mov	r0, r3
 8006684:	4611      	mov	r1, r2
 8006686:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800668a:	623b      	str	r3, [r7, #32]
 800668c:	2300      	movs	r3, #0
 800668e:	627b      	str	r3, [r7, #36]	; 0x24
 8006690:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006694:	4642      	mov	r2, r8
 8006696:	464b      	mov	r3, r9
 8006698:	f04f 0000 	mov.w	r0, #0
 800669c:	f04f 0100 	mov.w	r1, #0
 80066a0:	0159      	lsls	r1, r3, #5
 80066a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066a6:	0150      	lsls	r0, r2, #5
 80066a8:	4602      	mov	r2, r0
 80066aa:	460b      	mov	r3, r1
 80066ac:	4641      	mov	r1, r8
 80066ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80066b2:	4649      	mov	r1, r9
 80066b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80066b8:	f04f 0200 	mov.w	r2, #0
 80066bc:	f04f 0300 	mov.w	r3, #0
 80066c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80066c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80066c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80066cc:	ebb2 040a 	subs.w	r4, r2, sl
 80066d0:	eb63 050b 	sbc.w	r5, r3, fp
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	00eb      	lsls	r3, r5, #3
 80066de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066e2:	00e2      	lsls	r2, r4, #3
 80066e4:	4614      	mov	r4, r2
 80066e6:	461d      	mov	r5, r3
 80066e8:	4643      	mov	r3, r8
 80066ea:	18e3      	adds	r3, r4, r3
 80066ec:	603b      	str	r3, [r7, #0]
 80066ee:	464b      	mov	r3, r9
 80066f0:	eb45 0303 	adc.w	r3, r5, r3
 80066f4:	607b      	str	r3, [r7, #4]
 80066f6:	f04f 0200 	mov.w	r2, #0
 80066fa:	f04f 0300 	mov.w	r3, #0
 80066fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006702:	4629      	mov	r1, r5
 8006704:	028b      	lsls	r3, r1, #10
 8006706:	4621      	mov	r1, r4
 8006708:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800670c:	4621      	mov	r1, r4
 800670e:	028a      	lsls	r2, r1, #10
 8006710:	4610      	mov	r0, r2
 8006712:	4619      	mov	r1, r3
 8006714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006716:	2200      	movs	r2, #0
 8006718:	61bb      	str	r3, [r7, #24]
 800671a:	61fa      	str	r2, [r7, #28]
 800671c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006720:	f7fa fa48 	bl	8000bb4 <__aeabi_uldivmod>
 8006724:	4602      	mov	r2, r0
 8006726:	460b      	mov	r3, r1
 8006728:	4613      	mov	r3, r2
 800672a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800672c:	4b0b      	ldr	r3, [pc, #44]	; (800675c <HAL_RCC_GetSysClockFreq+0x200>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	0c1b      	lsrs	r3, r3, #16
 8006732:	f003 0303 	and.w	r3, r3, #3
 8006736:	3301      	adds	r3, #1
 8006738:	005b      	lsls	r3, r3, #1
 800673a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800673c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800673e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006740:	fbb2 f3f3 	udiv	r3, r2, r3
 8006744:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006746:	e002      	b.n	800674e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006748:	4b05      	ldr	r3, [pc, #20]	; (8006760 <HAL_RCC_GetSysClockFreq+0x204>)
 800674a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800674c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800674e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006750:	4618      	mov	r0, r3
 8006752:	3750      	adds	r7, #80	; 0x50
 8006754:	46bd      	mov	sp, r7
 8006756:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800675a:	bf00      	nop
 800675c:	40023800 	.word	0x40023800
 8006760:	00f42400 	.word	0x00f42400
 8006764:	007a1200 	.word	0x007a1200

08006768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e041      	b.n	80067fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d106      	bne.n	8006794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fe fbbc 	bl	8004f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4619      	mov	r1, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	f000 fe38 	bl	800741c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3708      	adds	r7, #8
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b01      	cmp	r3, #1
 800681a:	d001      	beq.n	8006820 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e044      	b.n	80068aa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f042 0201 	orr.w	r2, r2, #1
 8006836:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a1e      	ldr	r2, [pc, #120]	; (80068b8 <HAL_TIM_Base_Start_IT+0xb0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d018      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x6c>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800684a:	d013      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x6c>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a1a      	ldr	r2, [pc, #104]	; (80068bc <HAL_TIM_Base_Start_IT+0xb4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d00e      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x6c>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a19      	ldr	r2, [pc, #100]	; (80068c0 <HAL_TIM_Base_Start_IT+0xb8>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d009      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x6c>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a17      	ldr	r2, [pc, #92]	; (80068c4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d004      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x6c>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a16      	ldr	r2, [pc, #88]	; (80068c8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d111      	bne.n	8006898 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f003 0307 	and.w	r3, r3, #7
 800687e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2b06      	cmp	r3, #6
 8006884:	d010      	beq.n	80068a8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f042 0201 	orr.w	r2, r2, #1
 8006894:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006896:	e007      	b.n	80068a8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 0201 	orr.w	r2, r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	40010000 	.word	0x40010000
 80068bc:	40000400 	.word	0x40000400
 80068c0:	40000800 	.word	0x40000800
 80068c4:	40000c00 	.word	0x40000c00
 80068c8:	40014000 	.word	0x40014000

080068cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d101      	bne.n	80068de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e041      	b.n	8006962 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d106      	bne.n	80068f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f839 	bl	800696a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	3304      	adds	r3, #4
 8006908:	4619      	mov	r1, r3
 800690a:	4610      	mov	r0, r2
 800690c:	f000 fd86 	bl	800741c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800696a:	b480      	push	{r7}
 800696c:	b083      	sub	sp, #12
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006972:	bf00      	nop
 8006974:	370c      	adds	r7, #12
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr
	...

08006980 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
 800698c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d109      	bne.n	80069ac <HAL_TIM_PWM_Start_DMA+0x2c>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	bf0c      	ite	eq
 80069a4:	2301      	moveq	r3, #1
 80069a6:	2300      	movne	r3, #0
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	e022      	b.n	80069f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2b04      	cmp	r3, #4
 80069b0:	d109      	bne.n	80069c6 <HAL_TIM_PWM_Start_DMA+0x46>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	bf0c      	ite	eq
 80069be:	2301      	moveq	r3, #1
 80069c0:	2300      	movne	r3, #0
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	e015      	b.n	80069f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d109      	bne.n	80069e0 <HAL_TIM_PWM_Start_DMA+0x60>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	bf0c      	ite	eq
 80069d8:	2301      	moveq	r3, #1
 80069da:	2300      	movne	r3, #0
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	e008      	b.n	80069f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80069f6:	2302      	movs	r3, #2
 80069f8:	e15d      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d109      	bne.n	8006a14 <HAL_TIM_PWM_Start_DMA+0x94>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	bf0c      	ite	eq
 8006a0c:	2301      	moveq	r3, #1
 8006a0e:	2300      	movne	r3, #0
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	e022      	b.n	8006a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	2b04      	cmp	r3, #4
 8006a18:	d109      	bne.n	8006a2e <HAL_TIM_PWM_Start_DMA+0xae>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	bf0c      	ite	eq
 8006a26:	2301      	moveq	r3, #1
 8006a28:	2300      	movne	r3, #0
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	e015      	b.n	8006a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d109      	bne.n	8006a48 <HAL_TIM_PWM_Start_DMA+0xc8>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	bf0c      	ite	eq
 8006a40:	2301      	moveq	r3, #1
 8006a42:	2300      	movne	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	e008      	b.n	8006a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	bf0c      	ite	eq
 8006a54:	2301      	moveq	r3, #1
 8006a56:	2300      	movne	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d024      	beq.n	8006aa8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d104      	bne.n	8006a6e <HAL_TIM_PWM_Start_DMA+0xee>
 8006a64:	887b      	ldrh	r3, [r7, #2]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e123      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d104      	bne.n	8006a7e <HAL_TIM_PWM_Start_DMA+0xfe>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2202      	movs	r2, #2
 8006a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a7c:	e016      	b.n	8006aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	2b04      	cmp	r3, #4
 8006a82:	d104      	bne.n	8006a8e <HAL_TIM_PWM_Start_DMA+0x10e>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a8c:	e00e      	b.n	8006aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d104      	bne.n	8006a9e <HAL_TIM_PWM_Start_DMA+0x11e>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2202      	movs	r2, #2
 8006a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a9c:	e006      	b.n	8006aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006aa6:	e001      	b.n	8006aac <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e104      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	2b0c      	cmp	r3, #12
 8006ab0:	f200 80ae 	bhi.w	8006c10 <HAL_TIM_PWM_Start_DMA+0x290>
 8006ab4:	a201      	add	r2, pc, #4	; (adr r2, 8006abc <HAL_TIM_PWM_Start_DMA+0x13c>)
 8006ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aba:	bf00      	nop
 8006abc:	08006af1 	.word	0x08006af1
 8006ac0:	08006c11 	.word	0x08006c11
 8006ac4:	08006c11 	.word	0x08006c11
 8006ac8:	08006c11 	.word	0x08006c11
 8006acc:	08006b39 	.word	0x08006b39
 8006ad0:	08006c11 	.word	0x08006c11
 8006ad4:	08006c11 	.word	0x08006c11
 8006ad8:	08006c11 	.word	0x08006c11
 8006adc:	08006b81 	.word	0x08006b81
 8006ae0:	08006c11 	.word	0x08006c11
 8006ae4:	08006c11 	.word	0x08006c11
 8006ae8:	08006c11 	.word	0x08006c11
 8006aec:	08006bc9 	.word	0x08006bc9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af4:	4a72      	ldr	r2, [pc, #456]	; (8006cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006af6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afc:	4a71      	ldr	r2, [pc, #452]	; (8006cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006afe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b04:	4a70      	ldr	r2, [pc, #448]	; (8006cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006b06:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	3334      	adds	r3, #52	; 0x34
 8006b14:	461a      	mov	r2, r3
 8006b16:	887b      	ldrh	r3, [r7, #2]
 8006b18:	f7fe fd62 	bl	80055e0 <HAL_DMA_Start_IT>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d001      	beq.n	8006b26 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e0c7      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b34:	60da      	str	r2, [r3, #12]
      break;
 8006b36:	e06e      	b.n	8006c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b3c:	4a60      	ldr	r2, [pc, #384]	; (8006cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006b3e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b44:	4a5f      	ldr	r2, [pc, #380]	; (8006cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006b46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4c:	4a5e      	ldr	r2, [pc, #376]	; (8006cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006b4e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006b54:	6879      	ldr	r1, [r7, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3338      	adds	r3, #56	; 0x38
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	887b      	ldrh	r3, [r7, #2]
 8006b60:	f7fe fd3e 	bl	80055e0 <HAL_DMA_Start_IT>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e0a3      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68da      	ldr	r2, [r3, #12]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b7c:	60da      	str	r2, [r3, #12]
      break;
 8006b7e:	e04a      	b.n	8006c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b84:	4a4e      	ldr	r2, [pc, #312]	; (8006cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006b86:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8c:	4a4d      	ldr	r2, [pc, #308]	; (8006cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006b8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b94:	4a4c      	ldr	r2, [pc, #304]	; (8006cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006b96:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006b9c:	6879      	ldr	r1, [r7, #4]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	333c      	adds	r3, #60	; 0x3c
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	887b      	ldrh	r3, [r7, #2]
 8006ba8:	f7fe fd1a 	bl	80055e0 <HAL_DMA_Start_IT>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d001      	beq.n	8006bb6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e07f      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bc4:	60da      	str	r2, [r3, #12]
      break;
 8006bc6:	e026      	b.n	8006c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bcc:	4a3c      	ldr	r2, [pc, #240]	; (8006cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006bce:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd4:	4a3b      	ldr	r2, [pc, #236]	; (8006cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006bd6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bdc:	4a3a      	ldr	r2, [pc, #232]	; (8006cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006bde:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	3340      	adds	r3, #64	; 0x40
 8006bec:	461a      	mov	r2, r3
 8006bee:	887b      	ldrh	r3, [r7, #2]
 8006bf0:	f7fe fcf6 	bl	80055e0 <HAL_DMA_Start_IT>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e05b      	b.n	8006cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68da      	ldr	r2, [r3, #12]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c0c:	60da      	str	r2, [r3, #12]
      break;
 8006c0e:	e002      	b.n	8006c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	75fb      	strb	r3, [r7, #23]
      break;
 8006c14:	bf00      	nop
  }

  if (status == HAL_OK)
 8006c16:	7dfb      	ldrb	r3, [r7, #23]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d14b      	bne.n	8006cb4 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2201      	movs	r2, #1
 8006c22:	68b9      	ldr	r1, [r7, #8]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f000 fe9f 	bl	8007968 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a27      	ldr	r2, [pc, #156]	; (8006ccc <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d107      	bne.n	8006c44 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c42:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a20      	ldr	r2, [pc, #128]	; (8006ccc <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d018      	beq.n	8006c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c56:	d013      	beq.n	8006c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a1c      	ldr	r2, [pc, #112]	; (8006cd0 <HAL_TIM_PWM_Start_DMA+0x350>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d00e      	beq.n	8006c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a1b      	ldr	r2, [pc, #108]	; (8006cd4 <HAL_TIM_PWM_Start_DMA+0x354>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d009      	beq.n	8006c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a19      	ldr	r2, [pc, #100]	; (8006cd8 <HAL_TIM_PWM_Start_DMA+0x358>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d004      	beq.n	8006c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a18      	ldr	r2, [pc, #96]	; (8006cdc <HAL_TIM_PWM_Start_DMA+0x35c>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d111      	bne.n	8006ca4 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f003 0307 	and.w	r3, r3, #7
 8006c8a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	2b06      	cmp	r3, #6
 8006c90:	d010      	beq.n	8006cb4 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f042 0201 	orr.w	r2, r2, #1
 8006ca0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ca2:	e007      	b.n	8006cb4 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0201 	orr.w	r2, r2, #1
 8006cb2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	0800730d 	.word	0x0800730d
 8006cc4:	080073b5 	.word	0x080073b5
 8006cc8:	0800727b 	.word	0x0800727b
 8006ccc:	40010000 	.word	0x40010000
 8006cd0:	40000400 	.word	0x40000400
 8006cd4:	40000800 	.word	0x40000800
 8006cd8:	40000c00 	.word	0x40000c00
 8006cdc:	40014000 	.word	0x40014000

08006ce0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	f003 0302 	and.w	r3, r3, #2
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d122      	bne.n	8006d3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	f003 0302 	and.w	r3, r3, #2
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d11b      	bne.n	8006d3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f06f 0202 	mvn.w	r2, #2
 8006d0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	f003 0303 	and.w	r3, r3, #3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d003      	beq.n	8006d2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fa77 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006d28:	e005      	b.n	8006d36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 fa69 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fa7a 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	f003 0304 	and.w	r3, r3, #4
 8006d46:	2b04      	cmp	r3, #4
 8006d48:	d122      	bne.n	8006d90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	f003 0304 	and.w	r3, r3, #4
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d11b      	bne.n	8006d90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f06f 0204 	mvn.w	r2, #4
 8006d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2202      	movs	r2, #2
 8006d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 fa4d 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006d7c:	e005      	b.n	8006d8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fa3f 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 fa50 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	f003 0308 	and.w	r3, r3, #8
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d122      	bne.n	8006de4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	f003 0308 	and.w	r3, r3, #8
 8006da8:	2b08      	cmp	r3, #8
 8006daa:	d11b      	bne.n	8006de4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f06f 0208 	mvn.w	r2, #8
 8006db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2204      	movs	r2, #4
 8006dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fa23 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006dd0:	e005      	b.n	8006dde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fa15 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 fa26 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	f003 0310 	and.w	r3, r3, #16
 8006dee:	2b10      	cmp	r3, #16
 8006df0:	d122      	bne.n	8006e38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	f003 0310 	and.w	r3, r3, #16
 8006dfc:	2b10      	cmp	r3, #16
 8006dfe:	d11b      	bne.n	8006e38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f06f 0210 	mvn.w	r2, #16
 8006e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2208      	movs	r2, #8
 8006e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f9f9 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006e24:	e005      	b.n	8006e32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f9eb 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 f9fc 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d10e      	bne.n	8006e64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d107      	bne.n	8006e64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f06f 0201 	mvn.w	r2, #1
 8006e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7fd fd58 	bl	8004914 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6e:	2b80      	cmp	r3, #128	; 0x80
 8006e70:	d10e      	bne.n	8006e90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e7c:	2b80      	cmp	r3, #128	; 0x80
 8006e7e:	d107      	bne.n	8006e90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fe0a 	bl	8007aa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e9a:	2b40      	cmp	r3, #64	; 0x40
 8006e9c:	d10e      	bne.n	8006ebc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea8:	2b40      	cmp	r3, #64	; 0x40
 8006eaa:	d107      	bne.n	8006ebc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f9cb 	bl	8007252 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	f003 0320 	and.w	r3, r3, #32
 8006ec6:	2b20      	cmp	r3, #32
 8006ec8:	d10e      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f003 0320 	and.w	r3, r3, #32
 8006ed4:	2b20      	cmp	r3, #32
 8006ed6:	d107      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f06f 0220 	mvn.w	r2, #32
 8006ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 fdd4 	bl	8007a90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ee8:	bf00      	nop
 8006eea:	3708      	adds	r7, #8
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d101      	bne.n	8006f0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	e0ae      	b.n	800706c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2b0c      	cmp	r3, #12
 8006f1a:	f200 809f 	bhi.w	800705c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006f1e:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006f59 	.word	0x08006f59
 8006f28:	0800705d 	.word	0x0800705d
 8006f2c:	0800705d 	.word	0x0800705d
 8006f30:	0800705d 	.word	0x0800705d
 8006f34:	08006f99 	.word	0x08006f99
 8006f38:	0800705d 	.word	0x0800705d
 8006f3c:	0800705d 	.word	0x0800705d
 8006f40:	0800705d 	.word	0x0800705d
 8006f44:	08006fdb 	.word	0x08006fdb
 8006f48:	0800705d 	.word	0x0800705d
 8006f4c:	0800705d 	.word	0x0800705d
 8006f50:	0800705d 	.word	0x0800705d
 8006f54:	0800701b 	.word	0x0800701b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fadc 	bl	800751c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699a      	ldr	r2, [r3, #24]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0208 	orr.w	r2, r2, #8
 8006f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	699a      	ldr	r2, [r3, #24]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 0204 	bic.w	r2, r2, #4
 8006f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6999      	ldr	r1, [r3, #24]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	691a      	ldr	r2, [r3, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	430a      	orrs	r2, r1
 8006f94:	619a      	str	r2, [r3, #24]
      break;
 8006f96:	e064      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68b9      	ldr	r1, [r7, #8]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 fb22 	bl	80075e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699a      	ldr	r2, [r3, #24]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6999      	ldr	r1, [r3, #24]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	021a      	lsls	r2, r3, #8
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	430a      	orrs	r2, r1
 8006fd6:	619a      	str	r2, [r3, #24]
      break;
 8006fd8:	e043      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 fb6d 	bl	80076c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69da      	ldr	r2, [r3, #28]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 0208 	orr.w	r2, r2, #8
 8006ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	69da      	ldr	r2, [r3, #28]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0204 	bic.w	r2, r2, #4
 8007004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69d9      	ldr	r1, [r3, #28]
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	691a      	ldr	r2, [r3, #16]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	61da      	str	r2, [r3, #28]
      break;
 8007018:	e023      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fbb7 	bl	8007794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69d9      	ldr	r1, [r3, #28]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	021a      	lsls	r2, r3, #8
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	61da      	str	r2, [r3, #28]
      break;
 800705a:	e002      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	75fb      	strb	r3, [r7, #23]
      break;
 8007060:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800706a:	7dfb      	ldrb	r3, [r7, #23]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3718      	adds	r7, #24
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_TIM_ConfigClockSource+0x1c>
 800708c:	2302      	movs	r3, #2
 800708e:	e0b4      	b.n	80071fa <HAL_TIM_ConfigClockSource+0x186>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80070ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070c8:	d03e      	beq.n	8007148 <HAL_TIM_ConfigClockSource+0xd4>
 80070ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ce:	f200 8087 	bhi.w	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d6:	f000 8086 	beq.w	80071e6 <HAL_TIM_ConfigClockSource+0x172>
 80070da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070de:	d87f      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e0:	2b70      	cmp	r3, #112	; 0x70
 80070e2:	d01a      	beq.n	800711a <HAL_TIM_ConfigClockSource+0xa6>
 80070e4:	2b70      	cmp	r3, #112	; 0x70
 80070e6:	d87b      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e8:	2b60      	cmp	r3, #96	; 0x60
 80070ea:	d050      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x11a>
 80070ec:	2b60      	cmp	r3, #96	; 0x60
 80070ee:	d877      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070f0:	2b50      	cmp	r3, #80	; 0x50
 80070f2:	d03c      	beq.n	800716e <HAL_TIM_ConfigClockSource+0xfa>
 80070f4:	2b50      	cmp	r3, #80	; 0x50
 80070f6:	d873      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070f8:	2b40      	cmp	r3, #64	; 0x40
 80070fa:	d058      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x13a>
 80070fc:	2b40      	cmp	r3, #64	; 0x40
 80070fe:	d86f      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007100:	2b30      	cmp	r3, #48	; 0x30
 8007102:	d064      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007104:	2b30      	cmp	r3, #48	; 0x30
 8007106:	d86b      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007108:	2b20      	cmp	r3, #32
 800710a:	d060      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 800710c:	2b20      	cmp	r3, #32
 800710e:	d867      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d05c      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007114:	2b10      	cmp	r3, #16
 8007116:	d05a      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007118:	e062      	b.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	6899      	ldr	r1, [r3, #8]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	f000 fbfd 	bl	8007928 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800713c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	609a      	str	r2, [r3, #8]
      break;
 8007146:	e04f      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6818      	ldr	r0, [r3, #0]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	6899      	ldr	r1, [r3, #8]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f000 fbe6 	bl	8007928 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800716a:	609a      	str	r2, [r3, #8]
      break;
 800716c:	e03c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6818      	ldr	r0, [r3, #0]
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	6859      	ldr	r1, [r3, #4]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	461a      	mov	r2, r3
 800717c:	f000 fb5a 	bl	8007834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2150      	movs	r1, #80	; 0x50
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fbb3 	bl	80078f2 <TIM_ITRx_SetConfig>
      break;
 800718c:	e02c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6818      	ldr	r0, [r3, #0]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	6859      	ldr	r1, [r3, #4]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	461a      	mov	r2, r3
 800719c:	f000 fb79 	bl	8007892 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2160      	movs	r1, #96	; 0x60
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 fba3 	bl	80078f2 <TIM_ITRx_SetConfig>
      break;
 80071ac:	e01c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	6859      	ldr	r1, [r3, #4]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	461a      	mov	r2, r3
 80071bc:	f000 fb3a 	bl	8007834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2140      	movs	r1, #64	; 0x40
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 fb93 	bl	80078f2 <TIM_ITRx_SetConfig>
      break;
 80071cc:	e00c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4619      	mov	r1, r3
 80071d8:	4610      	mov	r0, r2
 80071da:	f000 fb8a 	bl	80078f2 <TIM_ITRx_SetConfig>
      break;
 80071de:	e003      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
      break;
 80071e4:	e000      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80071e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800721e:	bf00      	nop
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr

0800722a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007232:	bf00      	nop
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr

08007252 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007252:	b480      	push	{r7}
 8007254:	b083      	sub	sp, #12
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr

08007266 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007266:	b480      	push	{r7}
 8007268:	b083      	sub	sp, #12
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b084      	sub	sp, #16
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007286:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	429a      	cmp	r2, r3
 8007290:	d107      	bne.n	80072a2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2201      	movs	r2, #1
 8007296:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072a0:	e02a      	b.n	80072f8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d107      	bne.n	80072bc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2202      	movs	r2, #2
 80072b0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072ba:	e01d      	b.n	80072f8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d107      	bne.n	80072d6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2204      	movs	r2, #4
 80072ca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072d4:	e010      	b.n	80072f8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d107      	bne.n	80072f0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2208      	movs	r2, #8
 80072e4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072ee:	e003      	b.n	80072f8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f7ff ffb4 	bl	8007266 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	771a      	strb	r2, [r3, #28]
}
 8007304:	bf00      	nop
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007318:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	429a      	cmp	r2, r3
 8007322:	d10b      	bne.n	800733c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2201      	movs	r2, #1
 8007328:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d136      	bne.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800733a:	e031      	b.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	429a      	cmp	r2, r3
 8007344:	d10b      	bne.n	800735e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2202      	movs	r2, #2
 800734a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	69db      	ldr	r3, [r3, #28]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d125      	bne.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800735c:	e020      	b.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	429a      	cmp	r2, r3
 8007366:	d10b      	bne.n	8007380 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2204      	movs	r2, #4
 800736c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	69db      	ldr	r3, [r3, #28]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d114      	bne.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2201      	movs	r2, #1
 800737a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800737e:	e00f      	b.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	429a      	cmp	r2, r3
 8007388:	d10a      	bne.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2208      	movs	r2, #8
 800738e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	69db      	ldr	r3, [r3, #28]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d103      	bne.n	80073a0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f7ff ff42 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	771a      	strb	r2, [r3, #28]
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d103      	bne.n	80073d4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2201      	movs	r2, #1
 80073d0:	771a      	strb	r2, [r3, #28]
 80073d2:	e019      	b.n	8007408 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d103      	bne.n	80073e6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2202      	movs	r2, #2
 80073e2:	771a      	strb	r2, [r3, #28]
 80073e4:	e010      	b.n	8007408 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d103      	bne.n	80073f8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2204      	movs	r2, #4
 80073f4:	771a      	strb	r2, [r3, #28]
 80073f6:	e007      	b.n	8007408 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d102      	bne.n	8007408 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2208      	movs	r2, #8
 8007406:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f7ff ff18 	bl	800723e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	771a      	strb	r2, [r3, #28]
}
 8007414:	bf00      	nop
 8007416:	3710      	adds	r7, #16
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a34      	ldr	r2, [pc, #208]	; (8007500 <TIM_Base_SetConfig+0xe4>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d00f      	beq.n	8007454 <TIM_Base_SetConfig+0x38>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800743a:	d00b      	beq.n	8007454 <TIM_Base_SetConfig+0x38>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4a31      	ldr	r2, [pc, #196]	; (8007504 <TIM_Base_SetConfig+0xe8>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d007      	beq.n	8007454 <TIM_Base_SetConfig+0x38>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a30      	ldr	r2, [pc, #192]	; (8007508 <TIM_Base_SetConfig+0xec>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d003      	beq.n	8007454 <TIM_Base_SetConfig+0x38>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a2f      	ldr	r2, [pc, #188]	; (800750c <TIM_Base_SetConfig+0xf0>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d108      	bne.n	8007466 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800745a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	4313      	orrs	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a25      	ldr	r2, [pc, #148]	; (8007500 <TIM_Base_SetConfig+0xe4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d01b      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007474:	d017      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a22      	ldr	r2, [pc, #136]	; (8007504 <TIM_Base_SetConfig+0xe8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d013      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a21      	ldr	r2, [pc, #132]	; (8007508 <TIM_Base_SetConfig+0xec>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d00f      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a20      	ldr	r2, [pc, #128]	; (800750c <TIM_Base_SetConfig+0xf0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00b      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a1f      	ldr	r2, [pc, #124]	; (8007510 <TIM_Base_SetConfig+0xf4>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d007      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a1e      	ldr	r2, [pc, #120]	; (8007514 <TIM_Base_SetConfig+0xf8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d003      	beq.n	80074a6 <TIM_Base_SetConfig+0x8a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a1d      	ldr	r2, [pc, #116]	; (8007518 <TIM_Base_SetConfig+0xfc>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d108      	bne.n	80074b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a08      	ldr	r2, [pc, #32]	; (8007500 <TIM_Base_SetConfig+0xe4>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d103      	bne.n	80074ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	691a      	ldr	r2, [r3, #16]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	615a      	str	r2, [r3, #20]
}
 80074f2:	bf00      	nop
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40010000 	.word	0x40010000
 8007504:	40000400 	.word	0x40000400
 8007508:	40000800 	.word	0x40000800
 800750c:	40000c00 	.word	0x40000c00
 8007510:	40014000 	.word	0x40014000
 8007514:	40014400 	.word	0x40014400
 8007518:	40014800 	.word	0x40014800

0800751c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800751c:	b480      	push	{r7}
 800751e:	b087      	sub	sp, #28
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	f023 0201 	bic.w	r2, r3, #1
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f023 0303 	bic.w	r3, r3, #3
 8007552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	4313      	orrs	r3, r2
 800755c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f023 0302 	bic.w	r3, r3, #2
 8007564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	697a      	ldr	r2, [r7, #20]
 800756c:	4313      	orrs	r3, r2
 800756e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4a1c      	ldr	r2, [pc, #112]	; (80075e4 <TIM_OC1_SetConfig+0xc8>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d10c      	bne.n	8007592 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f023 0308 	bic.w	r3, r3, #8
 800757e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	4313      	orrs	r3, r2
 8007588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f023 0304 	bic.w	r3, r3, #4
 8007590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a13      	ldr	r2, [pc, #76]	; (80075e4 <TIM_OC1_SetConfig+0xc8>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d111      	bne.n	80075be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	621a      	str	r2, [r3, #32]
}
 80075d8:	bf00      	nop
 80075da:	371c      	adds	r7, #28
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr
 80075e4:	40010000 	.word	0x40010000

080075e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b087      	sub	sp, #28
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	f023 0210 	bic.w	r2, r3, #16
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800761e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	021b      	lsls	r3, r3, #8
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	4313      	orrs	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f023 0320 	bic.w	r3, r3, #32
 8007632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	011b      	lsls	r3, r3, #4
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	4313      	orrs	r3, r2
 800763e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a1e      	ldr	r2, [pc, #120]	; (80076bc <TIM_OC2_SetConfig+0xd4>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d10d      	bne.n	8007664 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800764e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	011b      	lsls	r3, r3, #4
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	4313      	orrs	r3, r2
 800765a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007662:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a15      	ldr	r2, [pc, #84]	; (80076bc <TIM_OC2_SetConfig+0xd4>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d113      	bne.n	8007694 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007672:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800767a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	693a      	ldr	r2, [r7, #16]
 8007690:	4313      	orrs	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	621a      	str	r2, [r3, #32]
}
 80076ae:	bf00      	nop
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000

080076c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f023 0303 	bic.w	r3, r3, #3
 80076f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	4313      	orrs	r3, r2
 8007700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	021b      	lsls	r3, r3, #8
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	4313      	orrs	r3, r2
 8007714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a1d      	ldr	r2, [pc, #116]	; (8007790 <TIM_OC3_SetConfig+0xd0>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d10d      	bne.n	800773a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007724:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	021b      	lsls	r3, r3, #8
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	4313      	orrs	r3, r2
 8007730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a14      	ldr	r2, [pc, #80]	; (8007790 <TIM_OC3_SetConfig+0xd0>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d113      	bne.n	800776a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007748:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007750:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	695b      	ldr	r3, [r3, #20]
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	4313      	orrs	r3, r2
 800775c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	011b      	lsls	r3, r3, #4
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	4313      	orrs	r3, r2
 8007768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	621a      	str	r2, [r3, #32]
}
 8007784:	bf00      	nop
 8007786:	371c      	adds	r7, #28
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	40010000 	.word	0x40010000

08007794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	031b      	lsls	r3, r3, #12
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a10      	ldr	r2, [pc, #64]	; (8007830 <TIM_OC4_SetConfig+0x9c>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d109      	bne.n	8007808 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80077fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	695b      	ldr	r3, [r3, #20]
 8007800:	019b      	lsls	r3, r3, #6
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	693a      	ldr	r2, [r7, #16]
 8007820:	621a      	str	r2, [r3, #32]
}
 8007822:	bf00      	nop
 8007824:	371c      	adds	r7, #28
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	40010000 	.word	0x40010000

08007834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007834:	b480      	push	{r7}
 8007836:	b087      	sub	sp, #28
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a1b      	ldr	r3, [r3, #32]
 8007844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	f023 0201 	bic.w	r2, r3, #1
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800785e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	011b      	lsls	r3, r3, #4
 8007864:	693a      	ldr	r2, [r7, #16]
 8007866:	4313      	orrs	r3, r2
 8007868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f023 030a 	bic.w	r3, r3, #10
 8007870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	621a      	str	r2, [r3, #32]
}
 8007886:	bf00      	nop
 8007888:	371c      	adds	r7, #28
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007892:	b480      	push	{r7}
 8007894:	b087      	sub	sp, #28
 8007896:	af00      	add	r7, sp, #0
 8007898:	60f8      	str	r0, [r7, #12]
 800789a:	60b9      	str	r1, [r7, #8]
 800789c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	f023 0210 	bic.w	r2, r3, #16
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	031b      	lsls	r3, r3, #12
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	4313      	orrs	r3, r2
 80078c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	011b      	lsls	r3, r3, #4
 80078d4:	693a      	ldr	r2, [r7, #16]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	621a      	str	r2, [r3, #32]
}
 80078e6:	bf00      	nop
 80078e8:	371c      	adds	r7, #28
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b085      	sub	sp, #20
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
 80078fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007908:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	4313      	orrs	r3, r2
 8007910:	f043 0307 	orr.w	r3, r3, #7
 8007914:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	609a      	str	r2, [r3, #8]
}
 800791c:	bf00      	nop
 800791e:	3714      	adds	r7, #20
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	607a      	str	r2, [r7, #4]
 8007934:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007942:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	021a      	lsls	r2, r3, #8
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	431a      	orrs	r2, r3
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	4313      	orrs	r3, r2
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	609a      	str	r2, [r3, #8]
}
 800795c:	bf00      	nop
 800795e:	371c      	adds	r7, #28
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f003 031f 	and.w	r3, r3, #31
 800797a:	2201      	movs	r2, #1
 800797c:	fa02 f303 	lsl.w	r3, r2, r3
 8007980:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6a1a      	ldr	r2, [r3, #32]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	43db      	mvns	r3, r3
 800798a:	401a      	ands	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6a1a      	ldr	r2, [r3, #32]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	6879      	ldr	r1, [r7, #4]
 800799c:	fa01 f303 	lsl.w	r3, r1, r3
 80079a0:	431a      	orrs	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	621a      	str	r2, [r3, #32]
}
 80079a6:	bf00      	nop
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
	...

080079b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d101      	bne.n	80079cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079c8:	2302      	movs	r3, #2
 80079ca:	e050      	b.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2202      	movs	r2, #2
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a1c      	ldr	r2, [pc, #112]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d018      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a18:	d013      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a18      	ldr	r2, [pc, #96]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d00e      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a16      	ldr	r2, [pc, #88]	; (8007a84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d009      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a15      	ldr	r2, [pc, #84]	; (8007a88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d004      	beq.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a13      	ldr	r2, [pc, #76]	; (8007a8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d10c      	bne.n	8007a5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	40010000 	.word	0x40010000
 8007a80:	40000400 	.word	0x40000400
 8007a84:	40000800 	.word	0x40000800
 8007a88:	40000c00 	.word	0x40000c00
 8007a8c:	40014000 	.word	0x40014000

08007a90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <memset>:
 8007ab8:	4402      	add	r2, r0
 8007aba:	4603      	mov	r3, r0
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d100      	bne.n	8007ac2 <memset+0xa>
 8007ac0:	4770      	bx	lr
 8007ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ac6:	e7f9      	b.n	8007abc <memset+0x4>

08007ac8 <__libc_init_array>:
 8007ac8:	b570      	push	{r4, r5, r6, lr}
 8007aca:	4d0d      	ldr	r5, [pc, #52]	; (8007b00 <__libc_init_array+0x38>)
 8007acc:	4c0d      	ldr	r4, [pc, #52]	; (8007b04 <__libc_init_array+0x3c>)
 8007ace:	1b64      	subs	r4, r4, r5
 8007ad0:	10a4      	asrs	r4, r4, #2
 8007ad2:	2600      	movs	r6, #0
 8007ad4:	42a6      	cmp	r6, r4
 8007ad6:	d109      	bne.n	8007aec <__libc_init_array+0x24>
 8007ad8:	4d0b      	ldr	r5, [pc, #44]	; (8007b08 <__libc_init_array+0x40>)
 8007ada:	4c0c      	ldr	r4, [pc, #48]	; (8007b0c <__libc_init_array+0x44>)
 8007adc:	f001 f8b8 	bl	8008c50 <_init>
 8007ae0:	1b64      	subs	r4, r4, r5
 8007ae2:	10a4      	asrs	r4, r4, #2
 8007ae4:	2600      	movs	r6, #0
 8007ae6:	42a6      	cmp	r6, r4
 8007ae8:	d105      	bne.n	8007af6 <__libc_init_array+0x2e>
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007af0:	4798      	blx	r3
 8007af2:	3601      	adds	r6, #1
 8007af4:	e7ee      	b.n	8007ad4 <__libc_init_array+0xc>
 8007af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007afa:	4798      	blx	r3
 8007afc:	3601      	adds	r6, #1
 8007afe:	e7f2      	b.n	8007ae6 <__libc_init_array+0x1e>
 8007b00:	08008e60 	.word	0x08008e60
 8007b04:	08008e60 	.word	0x08008e60
 8007b08:	08008e60 	.word	0x08008e60
 8007b0c:	08008e64 	.word	0x08008e64

08007b10 <tan>:
 8007b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b12:	ec53 2b10 	vmov	r2, r3, d0
 8007b16:	4816      	ldr	r0, [pc, #88]	; (8007b70 <tan+0x60>)
 8007b18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007b1c:	4281      	cmp	r1, r0
 8007b1e:	dc07      	bgt.n	8007b30 <tan+0x20>
 8007b20:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8007b68 <tan+0x58>
 8007b24:	2001      	movs	r0, #1
 8007b26:	b005      	add	sp, #20
 8007b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b2c:	f000 b824 	b.w	8007b78 <__kernel_tan>
 8007b30:	4810      	ldr	r0, [pc, #64]	; (8007b74 <tan+0x64>)
 8007b32:	4281      	cmp	r1, r0
 8007b34:	dd09      	ble.n	8007b4a <tan+0x3a>
 8007b36:	ee10 0a10 	vmov	r0, s0
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	f7f8 fb50 	bl	80001e0 <__aeabi_dsub>
 8007b40:	ec41 0b10 	vmov	d0, r0, r1
 8007b44:	b005      	add	sp, #20
 8007b46:	f85d fb04 	ldr.w	pc, [sp], #4
 8007b4a:	4668      	mov	r0, sp
 8007b4c:	f000 fa20 	bl	8007f90 <__ieee754_rem_pio2>
 8007b50:	0040      	lsls	r0, r0, #1
 8007b52:	f000 0002 	and.w	r0, r0, #2
 8007b56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b5a:	ed9d 0b00 	vldr	d0, [sp]
 8007b5e:	f1c0 0001 	rsb	r0, r0, #1
 8007b62:	f000 f809 	bl	8007b78 <__kernel_tan>
 8007b66:	e7ed      	b.n	8007b44 <tan+0x34>
	...
 8007b70:	3fe921fb 	.word	0x3fe921fb
 8007b74:	7fefffff 	.word	0x7fefffff

08007b78 <__kernel_tan>:
 8007b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	ed2d 8b06 	vpush	{d8-d10}
 8007b80:	ec5b ab10 	vmov	sl, fp, d0
 8007b84:	4be0      	ldr	r3, [pc, #896]	; (8007f08 <__kernel_tan+0x390>)
 8007b86:	b083      	sub	sp, #12
 8007b88:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007b8c:	429f      	cmp	r7, r3
 8007b8e:	ec59 8b11 	vmov	r8, r9, d1
 8007b92:	4606      	mov	r6, r0
 8007b94:	f8cd b000 	str.w	fp, [sp]
 8007b98:	dc61      	bgt.n	8007c5e <__kernel_tan+0xe6>
 8007b9a:	ee10 0a10 	vmov	r0, s0
 8007b9e:	4659      	mov	r1, fp
 8007ba0:	f7f8 ff70 	bl	8000a84 <__aeabi_d2iz>
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f040 8083 	bne.w	8007cb2 <__kernel_tan+0x13a>
 8007bac:	1c73      	adds	r3, r6, #1
 8007bae:	4652      	mov	r2, sl
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	433b      	orrs	r3, r7
 8007bb4:	d112      	bne.n	8007bdc <__kernel_tan+0x64>
 8007bb6:	ec4b ab10 	vmov	d0, sl, fp
 8007bba:	f000 fbef 	bl	800839c <fabs>
 8007bbe:	49d3      	ldr	r1, [pc, #844]	; (8007f0c <__kernel_tan+0x394>)
 8007bc0:	ec53 2b10 	vmov	r2, r3, d0
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	f7f8 fded 	bl	80007a4 <__aeabi_ddiv>
 8007bca:	4682      	mov	sl, r0
 8007bcc:	468b      	mov	fp, r1
 8007bce:	ec4b ab10 	vmov	d0, sl, fp
 8007bd2:	b003      	add	sp, #12
 8007bd4:	ecbd 8b06 	vpop	{d8-d10}
 8007bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bdc:	2e01      	cmp	r6, #1
 8007bde:	d0f6      	beq.n	8007bce <__kernel_tan+0x56>
 8007be0:	4642      	mov	r2, r8
 8007be2:	464b      	mov	r3, r9
 8007be4:	4650      	mov	r0, sl
 8007be6:	4659      	mov	r1, fp
 8007be8:	f7f8 fafc 	bl	80001e4 <__adddf3>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	460f      	mov	r7, r1
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	49c6      	ldr	r1, [pc, #792]	; (8007f10 <__kernel_tan+0x398>)
 8007bf6:	f7f8 fdd5 	bl	80007a4 <__aeabi_ddiv>
 8007bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8007bfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c02:	462e      	mov	r6, r5
 8007c04:	4652      	mov	r2, sl
 8007c06:	462c      	mov	r4, r5
 8007c08:	4630      	mov	r0, r6
 8007c0a:	461d      	mov	r5, r3
 8007c0c:	4639      	mov	r1, r7
 8007c0e:	465b      	mov	r3, fp
 8007c10:	f7f8 fae6 	bl	80001e0 <__aeabi_dsub>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4640      	mov	r0, r8
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	f7f8 fae0 	bl	80001e0 <__aeabi_dsub>
 8007c20:	4632      	mov	r2, r6
 8007c22:	462b      	mov	r3, r5
 8007c24:	f7f8 fc94 	bl	8000550 <__aeabi_dmul>
 8007c28:	4632      	mov	r2, r6
 8007c2a:	4680      	mov	r8, r0
 8007c2c:	4689      	mov	r9, r1
 8007c2e:	462b      	mov	r3, r5
 8007c30:	4630      	mov	r0, r6
 8007c32:	4639      	mov	r1, r7
 8007c34:	f7f8 fc8c 	bl	8000550 <__aeabi_dmul>
 8007c38:	4bb4      	ldr	r3, [pc, #720]	; (8007f0c <__kernel_tan+0x394>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f7f8 fad2 	bl	80001e4 <__adddf3>
 8007c40:	4602      	mov	r2, r0
 8007c42:	460b      	mov	r3, r1
 8007c44:	4640      	mov	r0, r8
 8007c46:	4649      	mov	r1, r9
 8007c48:	f7f8 facc 	bl	80001e4 <__adddf3>
 8007c4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c50:	f7f8 fc7e 	bl	8000550 <__aeabi_dmul>
 8007c54:	4622      	mov	r2, r4
 8007c56:	462b      	mov	r3, r5
 8007c58:	f7f8 fac4 	bl	80001e4 <__adddf3>
 8007c5c:	e7b5      	b.n	8007bca <__kernel_tan+0x52>
 8007c5e:	4bad      	ldr	r3, [pc, #692]	; (8007f14 <__kernel_tan+0x39c>)
 8007c60:	429f      	cmp	r7, r3
 8007c62:	dd26      	ble.n	8007cb2 <__kernel_tan+0x13a>
 8007c64:	9b00      	ldr	r3, [sp, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	da09      	bge.n	8007c7e <__kernel_tan+0x106>
 8007c6a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c6e:	469b      	mov	fp, r3
 8007c70:	ee10 aa10 	vmov	sl, s0
 8007c74:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007c78:	ee11 8a10 	vmov	r8, s2
 8007c7c:	4699      	mov	r9, r3
 8007c7e:	4652      	mov	r2, sl
 8007c80:	465b      	mov	r3, fp
 8007c82:	a183      	add	r1, pc, #524	; (adr r1, 8007e90 <__kernel_tan+0x318>)
 8007c84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c88:	f7f8 faaa 	bl	80001e0 <__aeabi_dsub>
 8007c8c:	4642      	mov	r2, r8
 8007c8e:	464b      	mov	r3, r9
 8007c90:	4604      	mov	r4, r0
 8007c92:	460d      	mov	r5, r1
 8007c94:	a180      	add	r1, pc, #512	; (adr r1, 8007e98 <__kernel_tan+0x320>)
 8007c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c9a:	f7f8 faa1 	bl	80001e0 <__aeabi_dsub>
 8007c9e:	4622      	mov	r2, r4
 8007ca0:	462b      	mov	r3, r5
 8007ca2:	f7f8 fa9f 	bl	80001e4 <__adddf3>
 8007ca6:	f04f 0800 	mov.w	r8, #0
 8007caa:	4682      	mov	sl, r0
 8007cac:	468b      	mov	fp, r1
 8007cae:	f04f 0900 	mov.w	r9, #0
 8007cb2:	4652      	mov	r2, sl
 8007cb4:	465b      	mov	r3, fp
 8007cb6:	4650      	mov	r0, sl
 8007cb8:	4659      	mov	r1, fp
 8007cba:	f7f8 fc49 	bl	8000550 <__aeabi_dmul>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	ec43 2b18 	vmov	d8, r2, r3
 8007cc6:	f7f8 fc43 	bl	8000550 <__aeabi_dmul>
 8007cca:	ec53 2b18 	vmov	r2, r3, d8
 8007cce:	4604      	mov	r4, r0
 8007cd0:	460d      	mov	r5, r1
 8007cd2:	4650      	mov	r0, sl
 8007cd4:	4659      	mov	r1, fp
 8007cd6:	f7f8 fc3b 	bl	8000550 <__aeabi_dmul>
 8007cda:	a371      	add	r3, pc, #452	; (adr r3, 8007ea0 <__kernel_tan+0x328>)
 8007cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce0:	ec41 0b19 	vmov	d9, r0, r1
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	f7f8 fc32 	bl	8000550 <__aeabi_dmul>
 8007cec:	a36e      	add	r3, pc, #440	; (adr r3, 8007ea8 <__kernel_tan+0x330>)
 8007cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf2:	f7f8 fa77 	bl	80001e4 <__adddf3>
 8007cf6:	4622      	mov	r2, r4
 8007cf8:	462b      	mov	r3, r5
 8007cfa:	f7f8 fc29 	bl	8000550 <__aeabi_dmul>
 8007cfe:	a36c      	add	r3, pc, #432	; (adr r3, 8007eb0 <__kernel_tan+0x338>)
 8007d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d04:	f7f8 fa6e 	bl	80001e4 <__adddf3>
 8007d08:	4622      	mov	r2, r4
 8007d0a:	462b      	mov	r3, r5
 8007d0c:	f7f8 fc20 	bl	8000550 <__aeabi_dmul>
 8007d10:	a369      	add	r3, pc, #420	; (adr r3, 8007eb8 <__kernel_tan+0x340>)
 8007d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d16:	f7f8 fa65 	bl	80001e4 <__adddf3>
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	462b      	mov	r3, r5
 8007d1e:	f7f8 fc17 	bl	8000550 <__aeabi_dmul>
 8007d22:	a367      	add	r3, pc, #412	; (adr r3, 8007ec0 <__kernel_tan+0x348>)
 8007d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d28:	f7f8 fa5c 	bl	80001e4 <__adddf3>
 8007d2c:	4622      	mov	r2, r4
 8007d2e:	462b      	mov	r3, r5
 8007d30:	f7f8 fc0e 	bl	8000550 <__aeabi_dmul>
 8007d34:	a364      	add	r3, pc, #400	; (adr r3, 8007ec8 <__kernel_tan+0x350>)
 8007d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3a:	f7f8 fa53 	bl	80001e4 <__adddf3>
 8007d3e:	ec53 2b18 	vmov	r2, r3, d8
 8007d42:	f7f8 fc05 	bl	8000550 <__aeabi_dmul>
 8007d46:	a362      	add	r3, pc, #392	; (adr r3, 8007ed0 <__kernel_tan+0x358>)
 8007d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4c:	ec41 0b1a 	vmov	d10, r0, r1
 8007d50:	4620      	mov	r0, r4
 8007d52:	4629      	mov	r1, r5
 8007d54:	f7f8 fbfc 	bl	8000550 <__aeabi_dmul>
 8007d58:	a35f      	add	r3, pc, #380	; (adr r3, 8007ed8 <__kernel_tan+0x360>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	f7f8 fa41 	bl	80001e4 <__adddf3>
 8007d62:	4622      	mov	r2, r4
 8007d64:	462b      	mov	r3, r5
 8007d66:	f7f8 fbf3 	bl	8000550 <__aeabi_dmul>
 8007d6a:	a35d      	add	r3, pc, #372	; (adr r3, 8007ee0 <__kernel_tan+0x368>)
 8007d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d70:	f7f8 fa38 	bl	80001e4 <__adddf3>
 8007d74:	4622      	mov	r2, r4
 8007d76:	462b      	mov	r3, r5
 8007d78:	f7f8 fbea 	bl	8000550 <__aeabi_dmul>
 8007d7c:	a35a      	add	r3, pc, #360	; (adr r3, 8007ee8 <__kernel_tan+0x370>)
 8007d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d82:	f7f8 fa2f 	bl	80001e4 <__adddf3>
 8007d86:	4622      	mov	r2, r4
 8007d88:	462b      	mov	r3, r5
 8007d8a:	f7f8 fbe1 	bl	8000550 <__aeabi_dmul>
 8007d8e:	a358      	add	r3, pc, #352	; (adr r3, 8007ef0 <__kernel_tan+0x378>)
 8007d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d94:	f7f8 fa26 	bl	80001e4 <__adddf3>
 8007d98:	4622      	mov	r2, r4
 8007d9a:	462b      	mov	r3, r5
 8007d9c:	f7f8 fbd8 	bl	8000550 <__aeabi_dmul>
 8007da0:	a355      	add	r3, pc, #340	; (adr r3, 8007ef8 <__kernel_tan+0x380>)
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	f7f8 fa1d 	bl	80001e4 <__adddf3>
 8007daa:	4602      	mov	r2, r0
 8007dac:	460b      	mov	r3, r1
 8007dae:	ec51 0b1a 	vmov	r0, r1, d10
 8007db2:	f7f8 fa17 	bl	80001e4 <__adddf3>
 8007db6:	ec53 2b19 	vmov	r2, r3, d9
 8007dba:	f7f8 fbc9 	bl	8000550 <__aeabi_dmul>
 8007dbe:	4642      	mov	r2, r8
 8007dc0:	464b      	mov	r3, r9
 8007dc2:	f7f8 fa0f 	bl	80001e4 <__adddf3>
 8007dc6:	ec53 2b18 	vmov	r2, r3, d8
 8007dca:	f7f8 fbc1 	bl	8000550 <__aeabi_dmul>
 8007dce:	4642      	mov	r2, r8
 8007dd0:	464b      	mov	r3, r9
 8007dd2:	f7f8 fa07 	bl	80001e4 <__adddf3>
 8007dd6:	a34a      	add	r3, pc, #296	; (adr r3, 8007f00 <__kernel_tan+0x388>)
 8007dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ddc:	4604      	mov	r4, r0
 8007dde:	460d      	mov	r5, r1
 8007de0:	ec51 0b19 	vmov	r0, r1, d9
 8007de4:	f7f8 fbb4 	bl	8000550 <__aeabi_dmul>
 8007de8:	4622      	mov	r2, r4
 8007dea:	462b      	mov	r3, r5
 8007dec:	f7f8 f9fa 	bl	80001e4 <__adddf3>
 8007df0:	460b      	mov	r3, r1
 8007df2:	ec41 0b18 	vmov	d8, r0, r1
 8007df6:	4602      	mov	r2, r0
 8007df8:	4659      	mov	r1, fp
 8007dfa:	4650      	mov	r0, sl
 8007dfc:	f7f8 f9f2 	bl	80001e4 <__adddf3>
 8007e00:	4b44      	ldr	r3, [pc, #272]	; (8007f14 <__kernel_tan+0x39c>)
 8007e02:	429f      	cmp	r7, r3
 8007e04:	4604      	mov	r4, r0
 8007e06:	460d      	mov	r5, r1
 8007e08:	f340 8086 	ble.w	8007f18 <__kernel_tan+0x3a0>
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f7f8 fb35 	bl	800047c <__aeabi_i2d>
 8007e12:	4622      	mov	r2, r4
 8007e14:	4680      	mov	r8, r0
 8007e16:	4689      	mov	r9, r1
 8007e18:	462b      	mov	r3, r5
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	f7f8 fb97 	bl	8000550 <__aeabi_dmul>
 8007e22:	4642      	mov	r2, r8
 8007e24:	4606      	mov	r6, r0
 8007e26:	460f      	mov	r7, r1
 8007e28:	464b      	mov	r3, r9
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	4629      	mov	r1, r5
 8007e2e:	f7f8 f9d9 	bl	80001e4 <__adddf3>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4630      	mov	r0, r6
 8007e38:	4639      	mov	r1, r7
 8007e3a:	f7f8 fcb3 	bl	80007a4 <__aeabi_ddiv>
 8007e3e:	ec53 2b18 	vmov	r2, r3, d8
 8007e42:	f7f8 f9cd 	bl	80001e0 <__aeabi_dsub>
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4650      	mov	r0, sl
 8007e4c:	4659      	mov	r1, fp
 8007e4e:	f7f8 f9c7 	bl	80001e0 <__aeabi_dsub>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	f7f8 f9c5 	bl	80001e4 <__adddf3>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 f9bd 	bl	80001e0 <__aeabi_dsub>
 8007e66:	9b00      	ldr	r3, [sp, #0]
 8007e68:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8007e6c:	f00a 0a02 	and.w	sl, sl, #2
 8007e70:	4604      	mov	r4, r0
 8007e72:	f1ca 0001 	rsb	r0, sl, #1
 8007e76:	460d      	mov	r5, r1
 8007e78:	f7f8 fb00 	bl	800047c <__aeabi_i2d>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	4620      	mov	r0, r4
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7f8 fb64 	bl	8000550 <__aeabi_dmul>
 8007e88:	e69f      	b.n	8007bca <__kernel_tan+0x52>
 8007e8a:	bf00      	nop
 8007e8c:	f3af 8000 	nop.w
 8007e90:	54442d18 	.word	0x54442d18
 8007e94:	3fe921fb 	.word	0x3fe921fb
 8007e98:	33145c07 	.word	0x33145c07
 8007e9c:	3c81a626 	.word	0x3c81a626
 8007ea0:	74bf7ad4 	.word	0x74bf7ad4
 8007ea4:	3efb2a70 	.word	0x3efb2a70
 8007ea8:	32f0a7e9 	.word	0x32f0a7e9
 8007eac:	3f12b80f 	.word	0x3f12b80f
 8007eb0:	1a8d1068 	.word	0x1a8d1068
 8007eb4:	3f3026f7 	.word	0x3f3026f7
 8007eb8:	fee08315 	.word	0xfee08315
 8007ebc:	3f57dbc8 	.word	0x3f57dbc8
 8007ec0:	e96e8493 	.word	0xe96e8493
 8007ec4:	3f8226e3 	.word	0x3f8226e3
 8007ec8:	1bb341fe 	.word	0x1bb341fe
 8007ecc:	3faba1ba 	.word	0x3faba1ba
 8007ed0:	db605373 	.word	0xdb605373
 8007ed4:	bef375cb 	.word	0xbef375cb
 8007ed8:	a03792a6 	.word	0xa03792a6
 8007edc:	3f147e88 	.word	0x3f147e88
 8007ee0:	f2f26501 	.word	0xf2f26501
 8007ee4:	3f4344d8 	.word	0x3f4344d8
 8007ee8:	c9560328 	.word	0xc9560328
 8007eec:	3f6d6d22 	.word	0x3f6d6d22
 8007ef0:	8406d637 	.word	0x8406d637
 8007ef4:	3f9664f4 	.word	0x3f9664f4
 8007ef8:	1110fe7a 	.word	0x1110fe7a
 8007efc:	3fc11111 	.word	0x3fc11111
 8007f00:	55555563 	.word	0x55555563
 8007f04:	3fd55555 	.word	0x3fd55555
 8007f08:	3e2fffff 	.word	0x3e2fffff
 8007f0c:	3ff00000 	.word	0x3ff00000
 8007f10:	bff00000 	.word	0xbff00000
 8007f14:	3fe59427 	.word	0x3fe59427
 8007f18:	2e01      	cmp	r6, #1
 8007f1a:	d02f      	beq.n	8007f7c <__kernel_tan+0x404>
 8007f1c:	460f      	mov	r7, r1
 8007f1e:	4602      	mov	r2, r0
 8007f20:	460b      	mov	r3, r1
 8007f22:	4689      	mov	r9, r1
 8007f24:	2000      	movs	r0, #0
 8007f26:	4917      	ldr	r1, [pc, #92]	; (8007f84 <__kernel_tan+0x40c>)
 8007f28:	f7f8 fc3c 	bl	80007a4 <__aeabi_ddiv>
 8007f2c:	2600      	movs	r6, #0
 8007f2e:	e9cd 0100 	strd	r0, r1, [sp]
 8007f32:	4652      	mov	r2, sl
 8007f34:	465b      	mov	r3, fp
 8007f36:	4630      	mov	r0, r6
 8007f38:	4639      	mov	r1, r7
 8007f3a:	f7f8 f951 	bl	80001e0 <__aeabi_dsub>
 8007f3e:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	ec51 0b18 	vmov	r0, r1, d8
 8007f4a:	f7f8 f949 	bl	80001e0 <__aeabi_dsub>
 8007f4e:	4632      	mov	r2, r6
 8007f50:	462b      	mov	r3, r5
 8007f52:	f7f8 fafd 	bl	8000550 <__aeabi_dmul>
 8007f56:	46b0      	mov	r8, r6
 8007f58:	460f      	mov	r7, r1
 8007f5a:	4642      	mov	r2, r8
 8007f5c:	462b      	mov	r3, r5
 8007f5e:	4634      	mov	r4, r6
 8007f60:	4649      	mov	r1, r9
 8007f62:	4606      	mov	r6, r0
 8007f64:	4640      	mov	r0, r8
 8007f66:	f7f8 faf3 	bl	8000550 <__aeabi_dmul>
 8007f6a:	4b07      	ldr	r3, [pc, #28]	; (8007f88 <__kernel_tan+0x410>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f7f8 f939 	bl	80001e4 <__adddf3>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	e665      	b.n	8007c48 <__kernel_tan+0xd0>
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	468b      	mov	fp, r1
 8007f80:	e625      	b.n	8007bce <__kernel_tan+0x56>
 8007f82:	bf00      	nop
 8007f84:	bff00000 	.word	0xbff00000
 8007f88:	3ff00000 	.word	0x3ff00000
 8007f8c:	00000000 	.word	0x00000000

08007f90 <__ieee754_rem_pio2>:
 8007f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	ed2d 8b02 	vpush	{d8}
 8007f98:	ec55 4b10 	vmov	r4, r5, d0
 8007f9c:	4bca      	ldr	r3, [pc, #808]	; (80082c8 <__ieee754_rem_pio2+0x338>)
 8007f9e:	b08b      	sub	sp, #44	; 0x2c
 8007fa0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007fa4:	4598      	cmp	r8, r3
 8007fa6:	4682      	mov	sl, r0
 8007fa8:	9502      	str	r5, [sp, #8]
 8007faa:	dc08      	bgt.n	8007fbe <__ieee754_rem_pio2+0x2e>
 8007fac:	2200      	movs	r2, #0
 8007fae:	2300      	movs	r3, #0
 8007fb0:	ed80 0b00 	vstr	d0, [r0]
 8007fb4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007fb8:	f04f 0b00 	mov.w	fp, #0
 8007fbc:	e028      	b.n	8008010 <__ieee754_rem_pio2+0x80>
 8007fbe:	4bc3      	ldr	r3, [pc, #780]	; (80082cc <__ieee754_rem_pio2+0x33c>)
 8007fc0:	4598      	cmp	r8, r3
 8007fc2:	dc78      	bgt.n	80080b6 <__ieee754_rem_pio2+0x126>
 8007fc4:	9b02      	ldr	r3, [sp, #8]
 8007fc6:	4ec2      	ldr	r6, [pc, #776]	; (80082d0 <__ieee754_rem_pio2+0x340>)
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	ee10 0a10 	vmov	r0, s0
 8007fce:	a3b0      	add	r3, pc, #704	; (adr r3, 8008290 <__ieee754_rem_pio2+0x300>)
 8007fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	dd39      	ble.n	800804c <__ieee754_rem_pio2+0xbc>
 8007fd8:	f7f8 f902 	bl	80001e0 <__aeabi_dsub>
 8007fdc:	45b0      	cmp	r8, r6
 8007fde:	4604      	mov	r4, r0
 8007fe0:	460d      	mov	r5, r1
 8007fe2:	d01b      	beq.n	800801c <__ieee754_rem_pio2+0x8c>
 8007fe4:	a3ac      	add	r3, pc, #688	; (adr r3, 8008298 <__ieee754_rem_pio2+0x308>)
 8007fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fea:	f7f8 f8f9 	bl	80001e0 <__aeabi_dsub>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	e9ca 2300 	strd	r2, r3, [sl]
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	f7f8 f8f1 	bl	80001e0 <__aeabi_dsub>
 8007ffe:	a3a6      	add	r3, pc, #664	; (adr r3, 8008298 <__ieee754_rem_pio2+0x308>)
 8008000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008004:	f7f8 f8ec 	bl	80001e0 <__aeabi_dsub>
 8008008:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800800c:	f04f 0b01 	mov.w	fp, #1
 8008010:	4658      	mov	r0, fp
 8008012:	b00b      	add	sp, #44	; 0x2c
 8008014:	ecbd 8b02 	vpop	{d8}
 8008018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801c:	a3a0      	add	r3, pc, #640	; (adr r3, 80082a0 <__ieee754_rem_pio2+0x310>)
 800801e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008022:	f7f8 f8dd 	bl	80001e0 <__aeabi_dsub>
 8008026:	a3a0      	add	r3, pc, #640	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x318>)
 8008028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802c:	4604      	mov	r4, r0
 800802e:	460d      	mov	r5, r1
 8008030:	f7f8 f8d6 	bl	80001e0 <__aeabi_dsub>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	e9ca 2300 	strd	r2, r3, [sl]
 800803c:	4620      	mov	r0, r4
 800803e:	4629      	mov	r1, r5
 8008040:	f7f8 f8ce 	bl	80001e0 <__aeabi_dsub>
 8008044:	a398      	add	r3, pc, #608	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x318>)
 8008046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804a:	e7db      	b.n	8008004 <__ieee754_rem_pio2+0x74>
 800804c:	f7f8 f8ca 	bl	80001e4 <__adddf3>
 8008050:	45b0      	cmp	r8, r6
 8008052:	4604      	mov	r4, r0
 8008054:	460d      	mov	r5, r1
 8008056:	d016      	beq.n	8008086 <__ieee754_rem_pio2+0xf6>
 8008058:	a38f      	add	r3, pc, #572	; (adr r3, 8008298 <__ieee754_rem_pio2+0x308>)
 800805a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805e:	f7f8 f8c1 	bl	80001e4 <__adddf3>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	e9ca 2300 	strd	r2, r3, [sl]
 800806a:	4620      	mov	r0, r4
 800806c:	4629      	mov	r1, r5
 800806e:	f7f8 f8b7 	bl	80001e0 <__aeabi_dsub>
 8008072:	a389      	add	r3, pc, #548	; (adr r3, 8008298 <__ieee754_rem_pio2+0x308>)
 8008074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008078:	f7f8 f8b4 	bl	80001e4 <__adddf3>
 800807c:	f04f 3bff 	mov.w	fp, #4294967295
 8008080:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008084:	e7c4      	b.n	8008010 <__ieee754_rem_pio2+0x80>
 8008086:	a386      	add	r3, pc, #536	; (adr r3, 80082a0 <__ieee754_rem_pio2+0x310>)
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	f7f8 f8aa 	bl	80001e4 <__adddf3>
 8008090:	a385      	add	r3, pc, #532	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x318>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	4604      	mov	r4, r0
 8008098:	460d      	mov	r5, r1
 800809a:	f7f8 f8a3 	bl	80001e4 <__adddf3>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	e9ca 2300 	strd	r2, r3, [sl]
 80080a6:	4620      	mov	r0, r4
 80080a8:	4629      	mov	r1, r5
 80080aa:	f7f8 f899 	bl	80001e0 <__aeabi_dsub>
 80080ae:	a37e      	add	r3, pc, #504	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x318>)
 80080b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b4:	e7e0      	b.n	8008078 <__ieee754_rem_pio2+0xe8>
 80080b6:	4b87      	ldr	r3, [pc, #540]	; (80082d4 <__ieee754_rem_pio2+0x344>)
 80080b8:	4598      	cmp	r8, r3
 80080ba:	f300 80d8 	bgt.w	800826e <__ieee754_rem_pio2+0x2de>
 80080be:	f000 f96d 	bl	800839c <fabs>
 80080c2:	ec55 4b10 	vmov	r4, r5, d0
 80080c6:	ee10 0a10 	vmov	r0, s0
 80080ca:	a379      	add	r3, pc, #484	; (adr r3, 80082b0 <__ieee754_rem_pio2+0x320>)
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	4629      	mov	r1, r5
 80080d2:	f7f8 fa3d 	bl	8000550 <__aeabi_dmul>
 80080d6:	4b80      	ldr	r3, [pc, #512]	; (80082d8 <__ieee754_rem_pio2+0x348>)
 80080d8:	2200      	movs	r2, #0
 80080da:	f7f8 f883 	bl	80001e4 <__adddf3>
 80080de:	f7f8 fcd1 	bl	8000a84 <__aeabi_d2iz>
 80080e2:	4683      	mov	fp, r0
 80080e4:	f7f8 f9ca 	bl	800047c <__aeabi_i2d>
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	ec43 2b18 	vmov	d8, r2, r3
 80080f0:	a367      	add	r3, pc, #412	; (adr r3, 8008290 <__ieee754_rem_pio2+0x300>)
 80080f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f6:	f7f8 fa2b 	bl	8000550 <__aeabi_dmul>
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	4620      	mov	r0, r4
 8008100:	4629      	mov	r1, r5
 8008102:	f7f8 f86d 	bl	80001e0 <__aeabi_dsub>
 8008106:	a364      	add	r3, pc, #400	; (adr r3, 8008298 <__ieee754_rem_pio2+0x308>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	4606      	mov	r6, r0
 800810e:	460f      	mov	r7, r1
 8008110:	ec51 0b18 	vmov	r0, r1, d8
 8008114:	f7f8 fa1c 	bl	8000550 <__aeabi_dmul>
 8008118:	f1bb 0f1f 	cmp.w	fp, #31
 800811c:	4604      	mov	r4, r0
 800811e:	460d      	mov	r5, r1
 8008120:	dc0d      	bgt.n	800813e <__ieee754_rem_pio2+0x1ae>
 8008122:	4b6e      	ldr	r3, [pc, #440]	; (80082dc <__ieee754_rem_pio2+0x34c>)
 8008124:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800812c:	4543      	cmp	r3, r8
 800812e:	d006      	beq.n	800813e <__ieee754_rem_pio2+0x1ae>
 8008130:	4622      	mov	r2, r4
 8008132:	462b      	mov	r3, r5
 8008134:	4630      	mov	r0, r6
 8008136:	4639      	mov	r1, r7
 8008138:	f7f8 f852 	bl	80001e0 <__aeabi_dsub>
 800813c:	e00e      	b.n	800815c <__ieee754_rem_pio2+0x1cc>
 800813e:	462b      	mov	r3, r5
 8008140:	4622      	mov	r2, r4
 8008142:	4630      	mov	r0, r6
 8008144:	4639      	mov	r1, r7
 8008146:	f7f8 f84b 	bl	80001e0 <__aeabi_dsub>
 800814a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800814e:	9303      	str	r3, [sp, #12]
 8008150:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008154:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008158:	2b10      	cmp	r3, #16
 800815a:	dc02      	bgt.n	8008162 <__ieee754_rem_pio2+0x1d2>
 800815c:	e9ca 0100 	strd	r0, r1, [sl]
 8008160:	e039      	b.n	80081d6 <__ieee754_rem_pio2+0x246>
 8008162:	a34f      	add	r3, pc, #316	; (adr r3, 80082a0 <__ieee754_rem_pio2+0x310>)
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	ec51 0b18 	vmov	r0, r1, d8
 800816c:	f7f8 f9f0 	bl	8000550 <__aeabi_dmul>
 8008170:	4604      	mov	r4, r0
 8008172:	460d      	mov	r5, r1
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	4630      	mov	r0, r6
 800817a:	4639      	mov	r1, r7
 800817c:	f7f8 f830 	bl	80001e0 <__aeabi_dsub>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	4680      	mov	r8, r0
 8008186:	4689      	mov	r9, r1
 8008188:	4630      	mov	r0, r6
 800818a:	4639      	mov	r1, r7
 800818c:	f7f8 f828 	bl	80001e0 <__aeabi_dsub>
 8008190:	4622      	mov	r2, r4
 8008192:	462b      	mov	r3, r5
 8008194:	f7f8 f824 	bl	80001e0 <__aeabi_dsub>
 8008198:	a343      	add	r3, pc, #268	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x318>)
 800819a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819e:	4604      	mov	r4, r0
 80081a0:	460d      	mov	r5, r1
 80081a2:	ec51 0b18 	vmov	r0, r1, d8
 80081a6:	f7f8 f9d3 	bl	8000550 <__aeabi_dmul>
 80081aa:	4622      	mov	r2, r4
 80081ac:	462b      	mov	r3, r5
 80081ae:	f7f8 f817 	bl	80001e0 <__aeabi_dsub>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4604      	mov	r4, r0
 80081b8:	460d      	mov	r5, r1
 80081ba:	4640      	mov	r0, r8
 80081bc:	4649      	mov	r1, r9
 80081be:	f7f8 f80f 	bl	80001e0 <__aeabi_dsub>
 80081c2:	9a03      	ldr	r2, [sp, #12]
 80081c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b31      	cmp	r3, #49	; 0x31
 80081cc:	dc24      	bgt.n	8008218 <__ieee754_rem_pio2+0x288>
 80081ce:	e9ca 0100 	strd	r0, r1, [sl]
 80081d2:	4646      	mov	r6, r8
 80081d4:	464f      	mov	r7, r9
 80081d6:	e9da 8900 	ldrd	r8, r9, [sl]
 80081da:	4630      	mov	r0, r6
 80081dc:	4642      	mov	r2, r8
 80081de:	464b      	mov	r3, r9
 80081e0:	4639      	mov	r1, r7
 80081e2:	f7f7 fffd 	bl	80001e0 <__aeabi_dsub>
 80081e6:	462b      	mov	r3, r5
 80081e8:	4622      	mov	r2, r4
 80081ea:	f7f7 fff9 	bl	80001e0 <__aeabi_dsub>
 80081ee:	9b02      	ldr	r3, [sp, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80081f6:	f6bf af0b 	bge.w	8008010 <__ieee754_rem_pio2+0x80>
 80081fa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80081fe:	f8ca 3004 	str.w	r3, [sl, #4]
 8008202:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008206:	f8ca 8000 	str.w	r8, [sl]
 800820a:	f8ca 0008 	str.w	r0, [sl, #8]
 800820e:	f8ca 300c 	str.w	r3, [sl, #12]
 8008212:	f1cb 0b00 	rsb	fp, fp, #0
 8008216:	e6fb      	b.n	8008010 <__ieee754_rem_pio2+0x80>
 8008218:	a327      	add	r3, pc, #156	; (adr r3, 80082b8 <__ieee754_rem_pio2+0x328>)
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	ec51 0b18 	vmov	r0, r1, d8
 8008222:	f7f8 f995 	bl	8000550 <__aeabi_dmul>
 8008226:	4604      	mov	r4, r0
 8008228:	460d      	mov	r5, r1
 800822a:	4602      	mov	r2, r0
 800822c:	460b      	mov	r3, r1
 800822e:	4640      	mov	r0, r8
 8008230:	4649      	mov	r1, r9
 8008232:	f7f7 ffd5 	bl	80001e0 <__aeabi_dsub>
 8008236:	4602      	mov	r2, r0
 8008238:	460b      	mov	r3, r1
 800823a:	4606      	mov	r6, r0
 800823c:	460f      	mov	r7, r1
 800823e:	4640      	mov	r0, r8
 8008240:	4649      	mov	r1, r9
 8008242:	f7f7 ffcd 	bl	80001e0 <__aeabi_dsub>
 8008246:	4622      	mov	r2, r4
 8008248:	462b      	mov	r3, r5
 800824a:	f7f7 ffc9 	bl	80001e0 <__aeabi_dsub>
 800824e:	a31c      	add	r3, pc, #112	; (adr r3, 80082c0 <__ieee754_rem_pio2+0x330>)
 8008250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008254:	4604      	mov	r4, r0
 8008256:	460d      	mov	r5, r1
 8008258:	ec51 0b18 	vmov	r0, r1, d8
 800825c:	f7f8 f978 	bl	8000550 <__aeabi_dmul>
 8008260:	4622      	mov	r2, r4
 8008262:	462b      	mov	r3, r5
 8008264:	f7f7 ffbc 	bl	80001e0 <__aeabi_dsub>
 8008268:	4604      	mov	r4, r0
 800826a:	460d      	mov	r5, r1
 800826c:	e760      	b.n	8008130 <__ieee754_rem_pio2+0x1a0>
 800826e:	4b1c      	ldr	r3, [pc, #112]	; (80082e0 <__ieee754_rem_pio2+0x350>)
 8008270:	4598      	cmp	r8, r3
 8008272:	dd37      	ble.n	80082e4 <__ieee754_rem_pio2+0x354>
 8008274:	ee10 2a10 	vmov	r2, s0
 8008278:	462b      	mov	r3, r5
 800827a:	4620      	mov	r0, r4
 800827c:	4629      	mov	r1, r5
 800827e:	f7f7 ffaf 	bl	80001e0 <__aeabi_dsub>
 8008282:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008286:	e9ca 0100 	strd	r0, r1, [sl]
 800828a:	e695      	b.n	8007fb8 <__ieee754_rem_pio2+0x28>
 800828c:	f3af 8000 	nop.w
 8008290:	54400000 	.word	0x54400000
 8008294:	3ff921fb 	.word	0x3ff921fb
 8008298:	1a626331 	.word	0x1a626331
 800829c:	3dd0b461 	.word	0x3dd0b461
 80082a0:	1a600000 	.word	0x1a600000
 80082a4:	3dd0b461 	.word	0x3dd0b461
 80082a8:	2e037073 	.word	0x2e037073
 80082ac:	3ba3198a 	.word	0x3ba3198a
 80082b0:	6dc9c883 	.word	0x6dc9c883
 80082b4:	3fe45f30 	.word	0x3fe45f30
 80082b8:	2e000000 	.word	0x2e000000
 80082bc:	3ba3198a 	.word	0x3ba3198a
 80082c0:	252049c1 	.word	0x252049c1
 80082c4:	397b839a 	.word	0x397b839a
 80082c8:	3fe921fb 	.word	0x3fe921fb
 80082cc:	4002d97b 	.word	0x4002d97b
 80082d0:	3ff921fb 	.word	0x3ff921fb
 80082d4:	413921fb 	.word	0x413921fb
 80082d8:	3fe00000 	.word	0x3fe00000
 80082dc:	08008c80 	.word	0x08008c80
 80082e0:	7fefffff 	.word	0x7fefffff
 80082e4:	ea4f 5628 	mov.w	r6, r8, asr #20
 80082e8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80082ec:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80082f0:	4620      	mov	r0, r4
 80082f2:	460d      	mov	r5, r1
 80082f4:	f7f8 fbc6 	bl	8000a84 <__aeabi_d2iz>
 80082f8:	f7f8 f8c0 	bl	800047c <__aeabi_i2d>
 80082fc:	4602      	mov	r2, r0
 80082fe:	460b      	mov	r3, r1
 8008300:	4620      	mov	r0, r4
 8008302:	4629      	mov	r1, r5
 8008304:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008308:	f7f7 ff6a 	bl	80001e0 <__aeabi_dsub>
 800830c:	4b21      	ldr	r3, [pc, #132]	; (8008394 <__ieee754_rem_pio2+0x404>)
 800830e:	2200      	movs	r2, #0
 8008310:	f7f8 f91e 	bl	8000550 <__aeabi_dmul>
 8008314:	460d      	mov	r5, r1
 8008316:	4604      	mov	r4, r0
 8008318:	f7f8 fbb4 	bl	8000a84 <__aeabi_d2iz>
 800831c:	f7f8 f8ae 	bl	800047c <__aeabi_i2d>
 8008320:	4602      	mov	r2, r0
 8008322:	460b      	mov	r3, r1
 8008324:	4620      	mov	r0, r4
 8008326:	4629      	mov	r1, r5
 8008328:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800832c:	f7f7 ff58 	bl	80001e0 <__aeabi_dsub>
 8008330:	4b18      	ldr	r3, [pc, #96]	; (8008394 <__ieee754_rem_pio2+0x404>)
 8008332:	2200      	movs	r2, #0
 8008334:	f7f8 f90c 	bl	8000550 <__aeabi_dmul>
 8008338:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800833c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8008340:	2703      	movs	r7, #3
 8008342:	2400      	movs	r4, #0
 8008344:	2500      	movs	r5, #0
 8008346:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800834a:	4622      	mov	r2, r4
 800834c:	462b      	mov	r3, r5
 800834e:	46b9      	mov	r9, r7
 8008350:	3f01      	subs	r7, #1
 8008352:	f7f8 fb65 	bl	8000a20 <__aeabi_dcmpeq>
 8008356:	2800      	cmp	r0, #0
 8008358:	d1f5      	bne.n	8008346 <__ieee754_rem_pio2+0x3b6>
 800835a:	4b0f      	ldr	r3, [pc, #60]	; (8008398 <__ieee754_rem_pio2+0x408>)
 800835c:	9301      	str	r3, [sp, #4]
 800835e:	2302      	movs	r3, #2
 8008360:	9300      	str	r3, [sp, #0]
 8008362:	4632      	mov	r2, r6
 8008364:	464b      	mov	r3, r9
 8008366:	4651      	mov	r1, sl
 8008368:	a804      	add	r0, sp, #16
 800836a:	f000 f821 	bl	80083b0 <__kernel_rem_pio2>
 800836e:	9b02      	ldr	r3, [sp, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	4683      	mov	fp, r0
 8008374:	f6bf ae4c 	bge.w	8008010 <__ieee754_rem_pio2+0x80>
 8008378:	e9da 2100 	ldrd	r2, r1, [sl]
 800837c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008380:	e9ca 2300 	strd	r2, r3, [sl]
 8008384:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008388:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800838c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8008390:	e73f      	b.n	8008212 <__ieee754_rem_pio2+0x282>
 8008392:	bf00      	nop
 8008394:	41700000 	.word	0x41700000
 8008398:	08008d00 	.word	0x08008d00

0800839c <fabs>:
 800839c:	ec51 0b10 	vmov	r0, r1, d0
 80083a0:	ee10 2a10 	vmov	r2, s0
 80083a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80083a8:	ec43 2b10 	vmov	d0, r2, r3
 80083ac:	4770      	bx	lr
	...

080083b0 <__kernel_rem_pio2>:
 80083b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b4:	ed2d 8b02 	vpush	{d8}
 80083b8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80083bc:	f112 0f14 	cmn.w	r2, #20
 80083c0:	9306      	str	r3, [sp, #24]
 80083c2:	9104      	str	r1, [sp, #16]
 80083c4:	4bc2      	ldr	r3, [pc, #776]	; (80086d0 <__kernel_rem_pio2+0x320>)
 80083c6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80083c8:	9009      	str	r0, [sp, #36]	; 0x24
 80083ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	9b06      	ldr	r3, [sp, #24]
 80083d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80083d6:	bfa8      	it	ge
 80083d8:	1ed4      	subge	r4, r2, #3
 80083da:	9305      	str	r3, [sp, #20]
 80083dc:	bfb2      	itee	lt
 80083de:	2400      	movlt	r4, #0
 80083e0:	2318      	movge	r3, #24
 80083e2:	fb94 f4f3 	sdivge	r4, r4, r3
 80083e6:	f06f 0317 	mvn.w	r3, #23
 80083ea:	fb04 3303 	mla	r3, r4, r3, r3
 80083ee:	eb03 0a02 	add.w	sl, r3, r2
 80083f2:	9b00      	ldr	r3, [sp, #0]
 80083f4:	9a05      	ldr	r2, [sp, #20]
 80083f6:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80086c0 <__kernel_rem_pio2+0x310>
 80083fa:	eb03 0802 	add.w	r8, r3, r2
 80083fe:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008400:	1aa7      	subs	r7, r4, r2
 8008402:	ae20      	add	r6, sp, #128	; 0x80
 8008404:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008408:	2500      	movs	r5, #0
 800840a:	4545      	cmp	r5, r8
 800840c:	dd13      	ble.n	8008436 <__kernel_rem_pio2+0x86>
 800840e:	9b06      	ldr	r3, [sp, #24]
 8008410:	aa20      	add	r2, sp, #128	; 0x80
 8008412:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008416:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800841a:	f04f 0800 	mov.w	r8, #0
 800841e:	9b00      	ldr	r3, [sp, #0]
 8008420:	4598      	cmp	r8, r3
 8008422:	dc31      	bgt.n	8008488 <__kernel_rem_pio2+0xd8>
 8008424:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80086c0 <__kernel_rem_pio2+0x310>
 8008428:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800842c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008430:	462f      	mov	r7, r5
 8008432:	2600      	movs	r6, #0
 8008434:	e01b      	b.n	800846e <__kernel_rem_pio2+0xbe>
 8008436:	42ef      	cmn	r7, r5
 8008438:	d407      	bmi.n	800844a <__kernel_rem_pio2+0x9a>
 800843a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800843e:	f7f8 f81d 	bl	800047c <__aeabi_i2d>
 8008442:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008446:	3501      	adds	r5, #1
 8008448:	e7df      	b.n	800840a <__kernel_rem_pio2+0x5a>
 800844a:	ec51 0b18 	vmov	r0, r1, d8
 800844e:	e7f8      	b.n	8008442 <__kernel_rem_pio2+0x92>
 8008450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008454:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008458:	f7f8 f87a 	bl	8000550 <__aeabi_dmul>
 800845c:	4602      	mov	r2, r0
 800845e:	460b      	mov	r3, r1
 8008460:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008464:	f7f7 febe 	bl	80001e4 <__adddf3>
 8008468:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800846c:	3601      	adds	r6, #1
 800846e:	9b05      	ldr	r3, [sp, #20]
 8008470:	429e      	cmp	r6, r3
 8008472:	f1a7 0708 	sub.w	r7, r7, #8
 8008476:	ddeb      	ble.n	8008450 <__kernel_rem_pio2+0xa0>
 8008478:	ed9d 7b02 	vldr	d7, [sp, #8]
 800847c:	f108 0801 	add.w	r8, r8, #1
 8008480:	ecab 7b02 	vstmia	fp!, {d7}
 8008484:	3508      	adds	r5, #8
 8008486:	e7ca      	b.n	800841e <__kernel_rem_pio2+0x6e>
 8008488:	9b00      	ldr	r3, [sp, #0]
 800848a:	aa0c      	add	r2, sp, #48	; 0x30
 800848c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008490:	930b      	str	r3, [sp, #44]	; 0x2c
 8008492:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008494:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008498:	9c00      	ldr	r4, [sp, #0]
 800849a:	930a      	str	r3, [sp, #40]	; 0x28
 800849c:	00e3      	lsls	r3, r4, #3
 800849e:	9308      	str	r3, [sp, #32]
 80084a0:	ab98      	add	r3, sp, #608	; 0x260
 80084a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80084a6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80084aa:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80084ae:	ab70      	add	r3, sp, #448	; 0x1c0
 80084b0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80084b4:	46c3      	mov	fp, r8
 80084b6:	46a1      	mov	r9, r4
 80084b8:	f1b9 0f00 	cmp.w	r9, #0
 80084bc:	f1a5 0508 	sub.w	r5, r5, #8
 80084c0:	dc77      	bgt.n	80085b2 <__kernel_rem_pio2+0x202>
 80084c2:	ec47 6b10 	vmov	d0, r6, r7
 80084c6:	4650      	mov	r0, sl
 80084c8:	f000 fac2 	bl	8008a50 <scalbn>
 80084cc:	ec57 6b10 	vmov	r6, r7, d0
 80084d0:	2200      	movs	r2, #0
 80084d2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80084d6:	ee10 0a10 	vmov	r0, s0
 80084da:	4639      	mov	r1, r7
 80084dc:	f7f8 f838 	bl	8000550 <__aeabi_dmul>
 80084e0:	ec41 0b10 	vmov	d0, r0, r1
 80084e4:	f000 fb34 	bl	8008b50 <floor>
 80084e8:	4b7a      	ldr	r3, [pc, #488]	; (80086d4 <__kernel_rem_pio2+0x324>)
 80084ea:	ec51 0b10 	vmov	r0, r1, d0
 80084ee:	2200      	movs	r2, #0
 80084f0:	f7f8 f82e 	bl	8000550 <__aeabi_dmul>
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	4630      	mov	r0, r6
 80084fa:	4639      	mov	r1, r7
 80084fc:	f7f7 fe70 	bl	80001e0 <__aeabi_dsub>
 8008500:	460f      	mov	r7, r1
 8008502:	4606      	mov	r6, r0
 8008504:	f7f8 fabe 	bl	8000a84 <__aeabi_d2iz>
 8008508:	9002      	str	r0, [sp, #8]
 800850a:	f7f7 ffb7 	bl	800047c <__aeabi_i2d>
 800850e:	4602      	mov	r2, r0
 8008510:	460b      	mov	r3, r1
 8008512:	4630      	mov	r0, r6
 8008514:	4639      	mov	r1, r7
 8008516:	f7f7 fe63 	bl	80001e0 <__aeabi_dsub>
 800851a:	f1ba 0f00 	cmp.w	sl, #0
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	dd6d      	ble.n	8008600 <__kernel_rem_pio2+0x250>
 8008524:	1e61      	subs	r1, r4, #1
 8008526:	ab0c      	add	r3, sp, #48	; 0x30
 8008528:	9d02      	ldr	r5, [sp, #8]
 800852a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800852e:	f1ca 0018 	rsb	r0, sl, #24
 8008532:	fa43 f200 	asr.w	r2, r3, r0
 8008536:	4415      	add	r5, r2
 8008538:	4082      	lsls	r2, r0
 800853a:	1a9b      	subs	r3, r3, r2
 800853c:	aa0c      	add	r2, sp, #48	; 0x30
 800853e:	9502      	str	r5, [sp, #8]
 8008540:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008544:	f1ca 0217 	rsb	r2, sl, #23
 8008548:	fa43 fb02 	asr.w	fp, r3, r2
 800854c:	f1bb 0f00 	cmp.w	fp, #0
 8008550:	dd65      	ble.n	800861e <__kernel_rem_pio2+0x26e>
 8008552:	9b02      	ldr	r3, [sp, #8]
 8008554:	2200      	movs	r2, #0
 8008556:	3301      	adds	r3, #1
 8008558:	9302      	str	r3, [sp, #8]
 800855a:	4615      	mov	r5, r2
 800855c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008560:	4294      	cmp	r4, r2
 8008562:	f300 809f 	bgt.w	80086a4 <__kernel_rem_pio2+0x2f4>
 8008566:	f1ba 0f00 	cmp.w	sl, #0
 800856a:	dd07      	ble.n	800857c <__kernel_rem_pio2+0x1cc>
 800856c:	f1ba 0f01 	cmp.w	sl, #1
 8008570:	f000 80c1 	beq.w	80086f6 <__kernel_rem_pio2+0x346>
 8008574:	f1ba 0f02 	cmp.w	sl, #2
 8008578:	f000 80c7 	beq.w	800870a <__kernel_rem_pio2+0x35a>
 800857c:	f1bb 0f02 	cmp.w	fp, #2
 8008580:	d14d      	bne.n	800861e <__kernel_rem_pio2+0x26e>
 8008582:	4632      	mov	r2, r6
 8008584:	463b      	mov	r3, r7
 8008586:	4954      	ldr	r1, [pc, #336]	; (80086d8 <__kernel_rem_pio2+0x328>)
 8008588:	2000      	movs	r0, #0
 800858a:	f7f7 fe29 	bl	80001e0 <__aeabi_dsub>
 800858e:	4606      	mov	r6, r0
 8008590:	460f      	mov	r7, r1
 8008592:	2d00      	cmp	r5, #0
 8008594:	d043      	beq.n	800861e <__kernel_rem_pio2+0x26e>
 8008596:	4650      	mov	r0, sl
 8008598:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80086c8 <__kernel_rem_pio2+0x318>
 800859c:	f000 fa58 	bl	8008a50 <scalbn>
 80085a0:	4630      	mov	r0, r6
 80085a2:	4639      	mov	r1, r7
 80085a4:	ec53 2b10 	vmov	r2, r3, d0
 80085a8:	f7f7 fe1a 	bl	80001e0 <__aeabi_dsub>
 80085ac:	4606      	mov	r6, r0
 80085ae:	460f      	mov	r7, r1
 80085b0:	e035      	b.n	800861e <__kernel_rem_pio2+0x26e>
 80085b2:	4b4a      	ldr	r3, [pc, #296]	; (80086dc <__kernel_rem_pio2+0x32c>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	4630      	mov	r0, r6
 80085b8:	4639      	mov	r1, r7
 80085ba:	f7f7 ffc9 	bl	8000550 <__aeabi_dmul>
 80085be:	f7f8 fa61 	bl	8000a84 <__aeabi_d2iz>
 80085c2:	f7f7 ff5b 	bl	800047c <__aeabi_i2d>
 80085c6:	4602      	mov	r2, r0
 80085c8:	460b      	mov	r3, r1
 80085ca:	ec43 2b18 	vmov	d8, r2, r3
 80085ce:	4b44      	ldr	r3, [pc, #272]	; (80086e0 <__kernel_rem_pio2+0x330>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	f7f7 ffbd 	bl	8000550 <__aeabi_dmul>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	4630      	mov	r0, r6
 80085dc:	4639      	mov	r1, r7
 80085de:	f7f7 fdff 	bl	80001e0 <__aeabi_dsub>
 80085e2:	f7f8 fa4f 	bl	8000a84 <__aeabi_d2iz>
 80085e6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ea:	f84b 0b04 	str.w	r0, [fp], #4
 80085ee:	ec51 0b18 	vmov	r0, r1, d8
 80085f2:	f7f7 fdf7 	bl	80001e4 <__adddf3>
 80085f6:	f109 39ff 	add.w	r9, r9, #4294967295
 80085fa:	4606      	mov	r6, r0
 80085fc:	460f      	mov	r7, r1
 80085fe:	e75b      	b.n	80084b8 <__kernel_rem_pio2+0x108>
 8008600:	d106      	bne.n	8008610 <__kernel_rem_pio2+0x260>
 8008602:	1e63      	subs	r3, r4, #1
 8008604:	aa0c      	add	r2, sp, #48	; 0x30
 8008606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800860a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800860e:	e79d      	b.n	800854c <__kernel_rem_pio2+0x19c>
 8008610:	4b34      	ldr	r3, [pc, #208]	; (80086e4 <__kernel_rem_pio2+0x334>)
 8008612:	2200      	movs	r2, #0
 8008614:	f7f8 fa22 	bl	8000a5c <__aeabi_dcmpge>
 8008618:	2800      	cmp	r0, #0
 800861a:	d140      	bne.n	800869e <__kernel_rem_pio2+0x2ee>
 800861c:	4683      	mov	fp, r0
 800861e:	2200      	movs	r2, #0
 8008620:	2300      	movs	r3, #0
 8008622:	4630      	mov	r0, r6
 8008624:	4639      	mov	r1, r7
 8008626:	f7f8 f9fb 	bl	8000a20 <__aeabi_dcmpeq>
 800862a:	2800      	cmp	r0, #0
 800862c:	f000 80c1 	beq.w	80087b2 <__kernel_rem_pio2+0x402>
 8008630:	1e65      	subs	r5, r4, #1
 8008632:	462b      	mov	r3, r5
 8008634:	2200      	movs	r2, #0
 8008636:	9900      	ldr	r1, [sp, #0]
 8008638:	428b      	cmp	r3, r1
 800863a:	da6d      	bge.n	8008718 <__kernel_rem_pio2+0x368>
 800863c:	2a00      	cmp	r2, #0
 800863e:	f000 808a 	beq.w	8008756 <__kernel_rem_pio2+0x3a6>
 8008642:	ab0c      	add	r3, sp, #48	; 0x30
 8008644:	f1aa 0a18 	sub.w	sl, sl, #24
 8008648:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800864c:	2b00      	cmp	r3, #0
 800864e:	f000 80ae 	beq.w	80087ae <__kernel_rem_pio2+0x3fe>
 8008652:	4650      	mov	r0, sl
 8008654:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80086c8 <__kernel_rem_pio2+0x318>
 8008658:	f000 f9fa 	bl	8008a50 <scalbn>
 800865c:	1c6b      	adds	r3, r5, #1
 800865e:	00da      	lsls	r2, r3, #3
 8008660:	9205      	str	r2, [sp, #20]
 8008662:	ec57 6b10 	vmov	r6, r7, d0
 8008666:	aa70      	add	r2, sp, #448	; 0x1c0
 8008668:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80086dc <__kernel_rem_pio2+0x32c>
 800866c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008670:	462c      	mov	r4, r5
 8008672:	f04f 0800 	mov.w	r8, #0
 8008676:	2c00      	cmp	r4, #0
 8008678:	f280 80d4 	bge.w	8008824 <__kernel_rem_pio2+0x474>
 800867c:	462c      	mov	r4, r5
 800867e:	2c00      	cmp	r4, #0
 8008680:	f2c0 8102 	blt.w	8008888 <__kernel_rem_pio2+0x4d8>
 8008684:	4b18      	ldr	r3, [pc, #96]	; (80086e8 <__kernel_rem_pio2+0x338>)
 8008686:	461e      	mov	r6, r3
 8008688:	ab70      	add	r3, sp, #448	; 0x1c0
 800868a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800868e:	1b2b      	subs	r3, r5, r4
 8008690:	f04f 0900 	mov.w	r9, #0
 8008694:	f04f 0a00 	mov.w	sl, #0
 8008698:	2700      	movs	r7, #0
 800869a:	9306      	str	r3, [sp, #24]
 800869c:	e0e6      	b.n	800886c <__kernel_rem_pio2+0x4bc>
 800869e:	f04f 0b02 	mov.w	fp, #2
 80086a2:	e756      	b.n	8008552 <__kernel_rem_pio2+0x1a2>
 80086a4:	f8d8 3000 	ldr.w	r3, [r8]
 80086a8:	bb05      	cbnz	r5, 80086ec <__kernel_rem_pio2+0x33c>
 80086aa:	b123      	cbz	r3, 80086b6 <__kernel_rem_pio2+0x306>
 80086ac:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80086b0:	f8c8 3000 	str.w	r3, [r8]
 80086b4:	2301      	movs	r3, #1
 80086b6:	3201      	adds	r2, #1
 80086b8:	f108 0804 	add.w	r8, r8, #4
 80086bc:	461d      	mov	r5, r3
 80086be:	e74f      	b.n	8008560 <__kernel_rem_pio2+0x1b0>
	...
 80086cc:	3ff00000 	.word	0x3ff00000
 80086d0:	08008e48 	.word	0x08008e48
 80086d4:	40200000 	.word	0x40200000
 80086d8:	3ff00000 	.word	0x3ff00000
 80086dc:	3e700000 	.word	0x3e700000
 80086e0:	41700000 	.word	0x41700000
 80086e4:	3fe00000 	.word	0x3fe00000
 80086e8:	08008e08 	.word	0x08008e08
 80086ec:	1acb      	subs	r3, r1, r3
 80086ee:	f8c8 3000 	str.w	r3, [r8]
 80086f2:	462b      	mov	r3, r5
 80086f4:	e7df      	b.n	80086b6 <__kernel_rem_pio2+0x306>
 80086f6:	1e62      	subs	r2, r4, #1
 80086f8:	ab0c      	add	r3, sp, #48	; 0x30
 80086fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086fe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008702:	a90c      	add	r1, sp, #48	; 0x30
 8008704:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008708:	e738      	b.n	800857c <__kernel_rem_pio2+0x1cc>
 800870a:	1e62      	subs	r2, r4, #1
 800870c:	ab0c      	add	r3, sp, #48	; 0x30
 800870e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008712:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008716:	e7f4      	b.n	8008702 <__kernel_rem_pio2+0x352>
 8008718:	a90c      	add	r1, sp, #48	; 0x30
 800871a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800871e:	3b01      	subs	r3, #1
 8008720:	430a      	orrs	r2, r1
 8008722:	e788      	b.n	8008636 <__kernel_rem_pio2+0x286>
 8008724:	3301      	adds	r3, #1
 8008726:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800872a:	2900      	cmp	r1, #0
 800872c:	d0fa      	beq.n	8008724 <__kernel_rem_pio2+0x374>
 800872e:	9a08      	ldr	r2, [sp, #32]
 8008730:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8008734:	446a      	add	r2, sp
 8008736:	3a98      	subs	r2, #152	; 0x98
 8008738:	9208      	str	r2, [sp, #32]
 800873a:	9a06      	ldr	r2, [sp, #24]
 800873c:	a920      	add	r1, sp, #128	; 0x80
 800873e:	18a2      	adds	r2, r4, r2
 8008740:	18e3      	adds	r3, r4, r3
 8008742:	f104 0801 	add.w	r8, r4, #1
 8008746:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800874a:	9302      	str	r3, [sp, #8]
 800874c:	9b02      	ldr	r3, [sp, #8]
 800874e:	4543      	cmp	r3, r8
 8008750:	da04      	bge.n	800875c <__kernel_rem_pio2+0x3ac>
 8008752:	461c      	mov	r4, r3
 8008754:	e6a2      	b.n	800849c <__kernel_rem_pio2+0xec>
 8008756:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008758:	2301      	movs	r3, #1
 800875a:	e7e4      	b.n	8008726 <__kernel_rem_pio2+0x376>
 800875c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800875e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008762:	f7f7 fe8b 	bl	800047c <__aeabi_i2d>
 8008766:	e8e5 0102 	strd	r0, r1, [r5], #8
 800876a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800876c:	46ab      	mov	fp, r5
 800876e:	461c      	mov	r4, r3
 8008770:	f04f 0900 	mov.w	r9, #0
 8008774:	2600      	movs	r6, #0
 8008776:	2700      	movs	r7, #0
 8008778:	9b05      	ldr	r3, [sp, #20]
 800877a:	4599      	cmp	r9, r3
 800877c:	dd06      	ble.n	800878c <__kernel_rem_pio2+0x3dc>
 800877e:	9b08      	ldr	r3, [sp, #32]
 8008780:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008784:	f108 0801 	add.w	r8, r8, #1
 8008788:	9308      	str	r3, [sp, #32]
 800878a:	e7df      	b.n	800874c <__kernel_rem_pio2+0x39c>
 800878c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008790:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008794:	f7f7 fedc 	bl	8000550 <__aeabi_dmul>
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	4630      	mov	r0, r6
 800879e:	4639      	mov	r1, r7
 80087a0:	f7f7 fd20 	bl	80001e4 <__adddf3>
 80087a4:	f109 0901 	add.w	r9, r9, #1
 80087a8:	4606      	mov	r6, r0
 80087aa:	460f      	mov	r7, r1
 80087ac:	e7e4      	b.n	8008778 <__kernel_rem_pio2+0x3c8>
 80087ae:	3d01      	subs	r5, #1
 80087b0:	e747      	b.n	8008642 <__kernel_rem_pio2+0x292>
 80087b2:	ec47 6b10 	vmov	d0, r6, r7
 80087b6:	f1ca 0000 	rsb	r0, sl, #0
 80087ba:	f000 f949 	bl	8008a50 <scalbn>
 80087be:	ec57 6b10 	vmov	r6, r7, d0
 80087c2:	4ba0      	ldr	r3, [pc, #640]	; (8008a44 <__kernel_rem_pio2+0x694>)
 80087c4:	ee10 0a10 	vmov	r0, s0
 80087c8:	2200      	movs	r2, #0
 80087ca:	4639      	mov	r1, r7
 80087cc:	f7f8 f946 	bl	8000a5c <__aeabi_dcmpge>
 80087d0:	b1f8      	cbz	r0, 8008812 <__kernel_rem_pio2+0x462>
 80087d2:	4b9d      	ldr	r3, [pc, #628]	; (8008a48 <__kernel_rem_pio2+0x698>)
 80087d4:	2200      	movs	r2, #0
 80087d6:	4630      	mov	r0, r6
 80087d8:	4639      	mov	r1, r7
 80087da:	f7f7 feb9 	bl	8000550 <__aeabi_dmul>
 80087de:	f7f8 f951 	bl	8000a84 <__aeabi_d2iz>
 80087e2:	4680      	mov	r8, r0
 80087e4:	f7f7 fe4a 	bl	800047c <__aeabi_i2d>
 80087e8:	4b96      	ldr	r3, [pc, #600]	; (8008a44 <__kernel_rem_pio2+0x694>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	f7f7 feb0 	bl	8000550 <__aeabi_dmul>
 80087f0:	460b      	mov	r3, r1
 80087f2:	4602      	mov	r2, r0
 80087f4:	4639      	mov	r1, r7
 80087f6:	4630      	mov	r0, r6
 80087f8:	f7f7 fcf2 	bl	80001e0 <__aeabi_dsub>
 80087fc:	f7f8 f942 	bl	8000a84 <__aeabi_d2iz>
 8008800:	1c65      	adds	r5, r4, #1
 8008802:	ab0c      	add	r3, sp, #48	; 0x30
 8008804:	f10a 0a18 	add.w	sl, sl, #24
 8008808:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800880c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008810:	e71f      	b.n	8008652 <__kernel_rem_pio2+0x2a2>
 8008812:	4630      	mov	r0, r6
 8008814:	4639      	mov	r1, r7
 8008816:	f7f8 f935 	bl	8000a84 <__aeabi_d2iz>
 800881a:	ab0c      	add	r3, sp, #48	; 0x30
 800881c:	4625      	mov	r5, r4
 800881e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008822:	e716      	b.n	8008652 <__kernel_rem_pio2+0x2a2>
 8008824:	ab0c      	add	r3, sp, #48	; 0x30
 8008826:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800882a:	f7f7 fe27 	bl	800047c <__aeabi_i2d>
 800882e:	4632      	mov	r2, r6
 8008830:	463b      	mov	r3, r7
 8008832:	f7f7 fe8d 	bl	8000550 <__aeabi_dmul>
 8008836:	4642      	mov	r2, r8
 8008838:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800883c:	464b      	mov	r3, r9
 800883e:	4630      	mov	r0, r6
 8008840:	4639      	mov	r1, r7
 8008842:	f7f7 fe85 	bl	8000550 <__aeabi_dmul>
 8008846:	3c01      	subs	r4, #1
 8008848:	4606      	mov	r6, r0
 800884a:	460f      	mov	r7, r1
 800884c:	e713      	b.n	8008676 <__kernel_rem_pio2+0x2c6>
 800884e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8008852:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8008856:	f7f7 fe7b 	bl	8000550 <__aeabi_dmul>
 800885a:	4602      	mov	r2, r0
 800885c:	460b      	mov	r3, r1
 800885e:	4648      	mov	r0, r9
 8008860:	4651      	mov	r1, sl
 8008862:	f7f7 fcbf 	bl	80001e4 <__adddf3>
 8008866:	3701      	adds	r7, #1
 8008868:	4681      	mov	r9, r0
 800886a:	468a      	mov	sl, r1
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	429f      	cmp	r7, r3
 8008870:	dc02      	bgt.n	8008878 <__kernel_rem_pio2+0x4c8>
 8008872:	9b06      	ldr	r3, [sp, #24]
 8008874:	429f      	cmp	r7, r3
 8008876:	ddea      	ble.n	800884e <__kernel_rem_pio2+0x49e>
 8008878:	9a06      	ldr	r2, [sp, #24]
 800887a:	ab48      	add	r3, sp, #288	; 0x120
 800887c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008880:	e9c6 9a00 	strd	r9, sl, [r6]
 8008884:	3c01      	subs	r4, #1
 8008886:	e6fa      	b.n	800867e <__kernel_rem_pio2+0x2ce>
 8008888:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800888a:	2b02      	cmp	r3, #2
 800888c:	dc0b      	bgt.n	80088a6 <__kernel_rem_pio2+0x4f6>
 800888e:	2b00      	cmp	r3, #0
 8008890:	dc39      	bgt.n	8008906 <__kernel_rem_pio2+0x556>
 8008892:	d05d      	beq.n	8008950 <__kernel_rem_pio2+0x5a0>
 8008894:	9b02      	ldr	r3, [sp, #8]
 8008896:	f003 0007 	and.w	r0, r3, #7
 800889a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800889e:	ecbd 8b02 	vpop	{d8}
 80088a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d1f3      	bne.n	8008894 <__kernel_rem_pio2+0x4e4>
 80088ac:	9b05      	ldr	r3, [sp, #20]
 80088ae:	9500      	str	r5, [sp, #0]
 80088b0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80088b4:	eb0d 0403 	add.w	r4, sp, r3
 80088b8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80088bc:	46a2      	mov	sl, r4
 80088be:	9b00      	ldr	r3, [sp, #0]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	f1aa 0a08 	sub.w	sl, sl, #8
 80088c6:	dc69      	bgt.n	800899c <__kernel_rem_pio2+0x5ec>
 80088c8:	46aa      	mov	sl, r5
 80088ca:	f1ba 0f01 	cmp.w	sl, #1
 80088ce:	f1a4 0408 	sub.w	r4, r4, #8
 80088d2:	f300 8083 	bgt.w	80089dc <__kernel_rem_pio2+0x62c>
 80088d6:	9c05      	ldr	r4, [sp, #20]
 80088d8:	ab48      	add	r3, sp, #288	; 0x120
 80088da:	441c      	add	r4, r3
 80088dc:	2000      	movs	r0, #0
 80088de:	2100      	movs	r1, #0
 80088e0:	2d01      	cmp	r5, #1
 80088e2:	f300 809a 	bgt.w	8008a1a <__kernel_rem_pio2+0x66a>
 80088e6:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80088ea:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80088ee:	f1bb 0f00 	cmp.w	fp, #0
 80088f2:	f040 8098 	bne.w	8008a26 <__kernel_rem_pio2+0x676>
 80088f6:	9b04      	ldr	r3, [sp, #16]
 80088f8:	e9c3 7800 	strd	r7, r8, [r3]
 80088fc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008900:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008904:	e7c6      	b.n	8008894 <__kernel_rem_pio2+0x4e4>
 8008906:	9e05      	ldr	r6, [sp, #20]
 8008908:	ab48      	add	r3, sp, #288	; 0x120
 800890a:	441e      	add	r6, r3
 800890c:	462c      	mov	r4, r5
 800890e:	2000      	movs	r0, #0
 8008910:	2100      	movs	r1, #0
 8008912:	2c00      	cmp	r4, #0
 8008914:	da33      	bge.n	800897e <__kernel_rem_pio2+0x5ce>
 8008916:	f1bb 0f00 	cmp.w	fp, #0
 800891a:	d036      	beq.n	800898a <__kernel_rem_pio2+0x5da>
 800891c:	4602      	mov	r2, r0
 800891e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008922:	9c04      	ldr	r4, [sp, #16]
 8008924:	e9c4 2300 	strd	r2, r3, [r4]
 8008928:	4602      	mov	r2, r0
 800892a:	460b      	mov	r3, r1
 800892c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008930:	f7f7 fc56 	bl	80001e0 <__aeabi_dsub>
 8008934:	ae4a      	add	r6, sp, #296	; 0x128
 8008936:	2401      	movs	r4, #1
 8008938:	42a5      	cmp	r5, r4
 800893a:	da29      	bge.n	8008990 <__kernel_rem_pio2+0x5e0>
 800893c:	f1bb 0f00 	cmp.w	fp, #0
 8008940:	d002      	beq.n	8008948 <__kernel_rem_pio2+0x598>
 8008942:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008946:	4619      	mov	r1, r3
 8008948:	9b04      	ldr	r3, [sp, #16]
 800894a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800894e:	e7a1      	b.n	8008894 <__kernel_rem_pio2+0x4e4>
 8008950:	9c05      	ldr	r4, [sp, #20]
 8008952:	ab48      	add	r3, sp, #288	; 0x120
 8008954:	441c      	add	r4, r3
 8008956:	2000      	movs	r0, #0
 8008958:	2100      	movs	r1, #0
 800895a:	2d00      	cmp	r5, #0
 800895c:	da09      	bge.n	8008972 <__kernel_rem_pio2+0x5c2>
 800895e:	f1bb 0f00 	cmp.w	fp, #0
 8008962:	d002      	beq.n	800896a <__kernel_rem_pio2+0x5ba>
 8008964:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008968:	4619      	mov	r1, r3
 800896a:	9b04      	ldr	r3, [sp, #16]
 800896c:	e9c3 0100 	strd	r0, r1, [r3]
 8008970:	e790      	b.n	8008894 <__kernel_rem_pio2+0x4e4>
 8008972:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008976:	f7f7 fc35 	bl	80001e4 <__adddf3>
 800897a:	3d01      	subs	r5, #1
 800897c:	e7ed      	b.n	800895a <__kernel_rem_pio2+0x5aa>
 800897e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8008982:	f7f7 fc2f 	bl	80001e4 <__adddf3>
 8008986:	3c01      	subs	r4, #1
 8008988:	e7c3      	b.n	8008912 <__kernel_rem_pio2+0x562>
 800898a:	4602      	mov	r2, r0
 800898c:	460b      	mov	r3, r1
 800898e:	e7c8      	b.n	8008922 <__kernel_rem_pio2+0x572>
 8008990:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008994:	f7f7 fc26 	bl	80001e4 <__adddf3>
 8008998:	3401      	adds	r4, #1
 800899a:	e7cd      	b.n	8008938 <__kernel_rem_pio2+0x588>
 800899c:	e9da 8900 	ldrd	r8, r9, [sl]
 80089a0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80089a4:	9b00      	ldr	r3, [sp, #0]
 80089a6:	3b01      	subs	r3, #1
 80089a8:	9300      	str	r3, [sp, #0]
 80089aa:	4632      	mov	r2, r6
 80089ac:	463b      	mov	r3, r7
 80089ae:	4640      	mov	r0, r8
 80089b0:	4649      	mov	r1, r9
 80089b2:	f7f7 fc17 	bl	80001e4 <__adddf3>
 80089b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4640      	mov	r0, r8
 80089c0:	4649      	mov	r1, r9
 80089c2:	f7f7 fc0d 	bl	80001e0 <__aeabi_dsub>
 80089c6:	4632      	mov	r2, r6
 80089c8:	463b      	mov	r3, r7
 80089ca:	f7f7 fc0b 	bl	80001e4 <__adddf3>
 80089ce:	ed9d 7b06 	vldr	d7, [sp, #24]
 80089d2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80089d6:	ed8a 7b00 	vstr	d7, [sl]
 80089da:	e770      	b.n	80088be <__kernel_rem_pio2+0x50e>
 80089dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80089e0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80089e4:	4640      	mov	r0, r8
 80089e6:	4632      	mov	r2, r6
 80089e8:	463b      	mov	r3, r7
 80089ea:	4649      	mov	r1, r9
 80089ec:	f7f7 fbfa 	bl	80001e4 <__adddf3>
 80089f0:	e9cd 0100 	strd	r0, r1, [sp]
 80089f4:	4602      	mov	r2, r0
 80089f6:	460b      	mov	r3, r1
 80089f8:	4640      	mov	r0, r8
 80089fa:	4649      	mov	r1, r9
 80089fc:	f7f7 fbf0 	bl	80001e0 <__aeabi_dsub>
 8008a00:	4632      	mov	r2, r6
 8008a02:	463b      	mov	r3, r7
 8008a04:	f7f7 fbee 	bl	80001e4 <__adddf3>
 8008a08:	ed9d 7b00 	vldr	d7, [sp]
 8008a0c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a10:	ed84 7b00 	vstr	d7, [r4]
 8008a14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a18:	e757      	b.n	80088ca <__kernel_rem_pio2+0x51a>
 8008a1a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008a1e:	f7f7 fbe1 	bl	80001e4 <__adddf3>
 8008a22:	3d01      	subs	r5, #1
 8008a24:	e75c      	b.n	80088e0 <__kernel_rem_pio2+0x530>
 8008a26:	9b04      	ldr	r3, [sp, #16]
 8008a28:	9a04      	ldr	r2, [sp, #16]
 8008a2a:	601f      	str	r7, [r3, #0]
 8008a2c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008a30:	605c      	str	r4, [r3, #4]
 8008a32:	609d      	str	r5, [r3, #8]
 8008a34:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a38:	60d3      	str	r3, [r2, #12]
 8008a3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a3e:	6110      	str	r0, [r2, #16]
 8008a40:	6153      	str	r3, [r2, #20]
 8008a42:	e727      	b.n	8008894 <__kernel_rem_pio2+0x4e4>
 8008a44:	41700000 	.word	0x41700000
 8008a48:	3e700000 	.word	0x3e700000
 8008a4c:	00000000 	.word	0x00000000

08008a50 <scalbn>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	ec55 4b10 	vmov	r4, r5, d0
 8008a56:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008a5a:	4606      	mov	r6, r0
 8008a5c:	462b      	mov	r3, r5
 8008a5e:	b999      	cbnz	r1, 8008a88 <scalbn+0x38>
 8008a60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a64:	4323      	orrs	r3, r4
 8008a66:	d03f      	beq.n	8008ae8 <scalbn+0x98>
 8008a68:	4b35      	ldr	r3, [pc, #212]	; (8008b40 <scalbn+0xf0>)
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	ee10 0a10 	vmov	r0, s0
 8008a70:	2200      	movs	r2, #0
 8008a72:	f7f7 fd6d 	bl	8000550 <__aeabi_dmul>
 8008a76:	4b33      	ldr	r3, [pc, #204]	; (8008b44 <scalbn+0xf4>)
 8008a78:	429e      	cmp	r6, r3
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	da10      	bge.n	8008aa2 <scalbn+0x52>
 8008a80:	a327      	add	r3, pc, #156	; (adr r3, 8008b20 <scalbn+0xd0>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	e01f      	b.n	8008ac8 <scalbn+0x78>
 8008a88:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008a8c:	4291      	cmp	r1, r2
 8008a8e:	d10c      	bne.n	8008aaa <scalbn+0x5a>
 8008a90:	ee10 2a10 	vmov	r2, s0
 8008a94:	4620      	mov	r0, r4
 8008a96:	4629      	mov	r1, r5
 8008a98:	f7f7 fba4 	bl	80001e4 <__adddf3>
 8008a9c:	4604      	mov	r4, r0
 8008a9e:	460d      	mov	r5, r1
 8008aa0:	e022      	b.n	8008ae8 <scalbn+0x98>
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008aa8:	3936      	subs	r1, #54	; 0x36
 8008aaa:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008aae:	4296      	cmp	r6, r2
 8008ab0:	dd0d      	ble.n	8008ace <scalbn+0x7e>
 8008ab2:	2d00      	cmp	r5, #0
 8008ab4:	a11c      	add	r1, pc, #112	; (adr r1, 8008b28 <scalbn+0xd8>)
 8008ab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aba:	da02      	bge.n	8008ac2 <scalbn+0x72>
 8008abc:	a11c      	add	r1, pc, #112	; (adr r1, 8008b30 <scalbn+0xe0>)
 8008abe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ac2:	a319      	add	r3, pc, #100	; (adr r3, 8008b28 <scalbn+0xd8>)
 8008ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac8:	f7f7 fd42 	bl	8000550 <__aeabi_dmul>
 8008acc:	e7e6      	b.n	8008a9c <scalbn+0x4c>
 8008ace:	1872      	adds	r2, r6, r1
 8008ad0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008ad4:	428a      	cmp	r2, r1
 8008ad6:	dcec      	bgt.n	8008ab2 <scalbn+0x62>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dd08      	ble.n	8008aee <scalbn+0x9e>
 8008adc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008ae0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008ae4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008ae8:	ec45 4b10 	vmov	d0, r4, r5
 8008aec:	bd70      	pop	{r4, r5, r6, pc}
 8008aee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008af2:	da08      	bge.n	8008b06 <scalbn+0xb6>
 8008af4:	2d00      	cmp	r5, #0
 8008af6:	a10a      	add	r1, pc, #40	; (adr r1, 8008b20 <scalbn+0xd0>)
 8008af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008afc:	dac0      	bge.n	8008a80 <scalbn+0x30>
 8008afe:	a10e      	add	r1, pc, #56	; (adr r1, 8008b38 <scalbn+0xe8>)
 8008b00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b04:	e7bc      	b.n	8008a80 <scalbn+0x30>
 8008b06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b0a:	3236      	adds	r2, #54	; 0x36
 8008b0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b10:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008b14:	4620      	mov	r0, r4
 8008b16:	4b0c      	ldr	r3, [pc, #48]	; (8008b48 <scalbn+0xf8>)
 8008b18:	2200      	movs	r2, #0
 8008b1a:	e7d5      	b.n	8008ac8 <scalbn+0x78>
 8008b1c:	f3af 8000 	nop.w
 8008b20:	c2f8f359 	.word	0xc2f8f359
 8008b24:	01a56e1f 	.word	0x01a56e1f
 8008b28:	8800759c 	.word	0x8800759c
 8008b2c:	7e37e43c 	.word	0x7e37e43c
 8008b30:	8800759c 	.word	0x8800759c
 8008b34:	fe37e43c 	.word	0xfe37e43c
 8008b38:	c2f8f359 	.word	0xc2f8f359
 8008b3c:	81a56e1f 	.word	0x81a56e1f
 8008b40:	43500000 	.word	0x43500000
 8008b44:	ffff3cb0 	.word	0xffff3cb0
 8008b48:	3c900000 	.word	0x3c900000
 8008b4c:	00000000 	.word	0x00000000

08008b50 <floor>:
 8008b50:	ec51 0b10 	vmov	r0, r1, d0
 8008b54:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b5c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008b60:	2e13      	cmp	r6, #19
 8008b62:	ee10 5a10 	vmov	r5, s0
 8008b66:	ee10 8a10 	vmov	r8, s0
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	dc31      	bgt.n	8008bd2 <floor+0x82>
 8008b6e:	2e00      	cmp	r6, #0
 8008b70:	da14      	bge.n	8008b9c <floor+0x4c>
 8008b72:	a333      	add	r3, pc, #204	; (adr r3, 8008c40 <floor+0xf0>)
 8008b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b78:	f7f7 fb34 	bl	80001e4 <__adddf3>
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	2300      	movs	r3, #0
 8008b80:	f7f7 ff76 	bl	8000a70 <__aeabi_dcmpgt>
 8008b84:	b138      	cbz	r0, 8008b96 <floor+0x46>
 8008b86:	2c00      	cmp	r4, #0
 8008b88:	da53      	bge.n	8008c32 <floor+0xe2>
 8008b8a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008b8e:	4325      	orrs	r5, r4
 8008b90:	d052      	beq.n	8008c38 <floor+0xe8>
 8008b92:	4c2d      	ldr	r4, [pc, #180]	; (8008c48 <floor+0xf8>)
 8008b94:	2500      	movs	r5, #0
 8008b96:	4621      	mov	r1, r4
 8008b98:	4628      	mov	r0, r5
 8008b9a:	e024      	b.n	8008be6 <floor+0x96>
 8008b9c:	4f2b      	ldr	r7, [pc, #172]	; (8008c4c <floor+0xfc>)
 8008b9e:	4137      	asrs	r7, r6
 8008ba0:	ea01 0307 	and.w	r3, r1, r7
 8008ba4:	4303      	orrs	r3, r0
 8008ba6:	d01e      	beq.n	8008be6 <floor+0x96>
 8008ba8:	a325      	add	r3, pc, #148	; (adr r3, 8008c40 <floor+0xf0>)
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	f7f7 fb19 	bl	80001e4 <__adddf3>
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	f7f7 ff5b 	bl	8000a70 <__aeabi_dcmpgt>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	d0eb      	beq.n	8008b96 <floor+0x46>
 8008bbe:	2c00      	cmp	r4, #0
 8008bc0:	bfbe      	ittt	lt
 8008bc2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008bc6:	4133      	asrlt	r3, r6
 8008bc8:	18e4      	addlt	r4, r4, r3
 8008bca:	ea24 0407 	bic.w	r4, r4, r7
 8008bce:	2500      	movs	r5, #0
 8008bd0:	e7e1      	b.n	8008b96 <floor+0x46>
 8008bd2:	2e33      	cmp	r6, #51	; 0x33
 8008bd4:	dd0b      	ble.n	8008bee <floor+0x9e>
 8008bd6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008bda:	d104      	bne.n	8008be6 <floor+0x96>
 8008bdc:	ee10 2a10 	vmov	r2, s0
 8008be0:	460b      	mov	r3, r1
 8008be2:	f7f7 faff 	bl	80001e4 <__adddf3>
 8008be6:	ec41 0b10 	vmov	d0, r0, r1
 8008bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bee:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008bf2:	f04f 37ff 	mov.w	r7, #4294967295
 8008bf6:	40df      	lsrs	r7, r3
 8008bf8:	4238      	tst	r0, r7
 8008bfa:	d0f4      	beq.n	8008be6 <floor+0x96>
 8008bfc:	a310      	add	r3, pc, #64	; (adr r3, 8008c40 <floor+0xf0>)
 8008bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c02:	f7f7 faef 	bl	80001e4 <__adddf3>
 8008c06:	2200      	movs	r2, #0
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f7f7 ff31 	bl	8000a70 <__aeabi_dcmpgt>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d0c1      	beq.n	8008b96 <floor+0x46>
 8008c12:	2c00      	cmp	r4, #0
 8008c14:	da0a      	bge.n	8008c2c <floor+0xdc>
 8008c16:	2e14      	cmp	r6, #20
 8008c18:	d101      	bne.n	8008c1e <floor+0xce>
 8008c1a:	3401      	adds	r4, #1
 8008c1c:	e006      	b.n	8008c2c <floor+0xdc>
 8008c1e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008c22:	2301      	movs	r3, #1
 8008c24:	40b3      	lsls	r3, r6
 8008c26:	441d      	add	r5, r3
 8008c28:	45a8      	cmp	r8, r5
 8008c2a:	d8f6      	bhi.n	8008c1a <floor+0xca>
 8008c2c:	ea25 0507 	bic.w	r5, r5, r7
 8008c30:	e7b1      	b.n	8008b96 <floor+0x46>
 8008c32:	2500      	movs	r5, #0
 8008c34:	462c      	mov	r4, r5
 8008c36:	e7ae      	b.n	8008b96 <floor+0x46>
 8008c38:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008c3c:	e7ab      	b.n	8008b96 <floor+0x46>
 8008c3e:	bf00      	nop
 8008c40:	8800759c 	.word	0x8800759c
 8008c44:	7e37e43c 	.word	0x7e37e43c
 8008c48:	bff00000 	.word	0xbff00000
 8008c4c:	000fffff 	.word	0x000fffff

08008c50 <_init>:
 8008c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c52:	bf00      	nop
 8008c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c56:	bc08      	pop	{r3}
 8008c58:	469e      	mov	lr, r3
 8008c5a:	4770      	bx	lr

08008c5c <_fini>:
 8008c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5e:	bf00      	nop
 8008c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c62:	bc08      	pop	{r3}
 8008c64:	469e      	mov	lr, r3
 8008c66:	4770      	bx	lr
