TimeQuest Timing Analyzer report for DE2_i2sound
Fri Jun  8 14:40:55 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'AUD_ADCLRCK'
 12. Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 13. Slow Model Setup: 'AUD_BCLK'
 14. Slow Model Setup: 'i2c:b2v_inst|END_TR'
 15. Slow Model Setup: 'keytr:b2v_inst1|KEYON'
 16. Slow Model Setup: 'CLOCK_50'
 17. Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 18. Slow Model Hold: 'CLOCK_50'
 19. Slow Model Hold: 'AUD_ADCLRCK'
 20. Slow Model Hold: 'AUD_BCLK'
 21. Slow Model Hold: 'i2c:b2v_inst|END_TR'
 22. Slow Model Hold: 'keytr:b2v_inst1|KEYON'
 23. Slow Model Recovery: 'i2c:b2v_inst|END_TR'
 24. Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 25. Slow Model Removal: 'i2c:b2v_inst|END_TR'
 26. Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 27. Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 30. Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 31. Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 32. Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'AUD_ADCLRCK'
 43. Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 44. Fast Model Setup: 'AUD_BCLK'
 45. Fast Model Setup: 'i2c:b2v_inst|END_TR'
 46. Fast Model Setup: 'keytr:b2v_inst1|KEYON'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_50'
 49. Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 50. Fast Model Hold: 'AUD_ADCLRCK'
 51. Fast Model Hold: 'AUD_BCLK'
 52. Fast Model Hold: 'i2c:b2v_inst|END_TR'
 53. Fast Model Hold: 'keytr:b2v_inst1|KEYON'
 54. Fast Model Recovery: 'i2c:b2v_inst|END_TR'
 55. Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 56. Fast Model Removal: 'i2c:b2v_inst|END_TR'
 57. Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 58. Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'
 59. Fast Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 61. Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 62. Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 63. Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_i2sound                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; AUD_ADCLRCK                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_ADCLRCK }                        ;
; AUD_BCLK                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_BCLK }                           ;
; CLOCK_50                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                           ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_500:b2v_inst4|COUNTER_500[9] } ;
; i2c:b2v_inst|END_TR                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c:b2v_inst|END_TR }                ;
; keytr:b2v_inst1|KEYON              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keytr:b2v_inst1|KEYON }              ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 22.73 MHz  ; 22.73 MHz       ; AUD_ADCLRCK                        ;                                                               ;
; 252.53 MHz ; 252.53 MHz      ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;                                                               ;
; 317.76 MHz ; 317.76 MHz      ; AUD_BCLK                           ;                                                               ;
; 408.5 MHz  ; 408.5 MHz       ; i2c:b2v_inst|END_TR                ;                                                               ;
; 414.77 MHz ; 414.77 MHz      ; keytr:b2v_inst1|KEYON              ;                                                               ;
; 474.83 MHz ; 420.17 MHz      ; CLOCK_50                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -42.999 ; -7340.645     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -2.960  ; -52.778       ;
; AUD_BCLK                           ; -2.147  ; -54.902       ;
; i2c:b2v_inst|END_TR                ; -1.448  ; -18.600       ;
; keytr:b2v_inst1|KEYON              ; -1.411  ; -11.288       ;
; CLOCK_50                           ; -1.106  ; -7.021        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -2.309 ; -10.444       ;
; CLOCK_50                           ; -2.123 ; -3.860        ;
; AUD_ADCLRCK                        ; -0.211 ; -1.134        ;
; AUD_BCLK                           ; 0.391  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.391  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.669  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -1.606 ; -9.444        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.681 ; -7.491        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.447 ; -1.722        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.172 ; -1.548        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -1.627 ; -13584.374    ;
; CLOCK_50                           ; -1.380 ; -13.380       ;
; AUD_BCLK                           ; -1.222 ; -44.222       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500 ; -32.000       ;
; i2c:b2v_inst|END_TR                ; -0.500 ; -17.000       ;
; keytr:b2v_inst1|KEYON              ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.999 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 44.197     ;
; -42.865 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.157      ; 44.058     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.899     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.799 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 44.104     ;
; -42.699 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.070      ; 43.805     ;
; -42.665 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.264      ; 43.965     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.614 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.806     ;
; -42.605 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.162      ; 43.803     ;
; -42.499 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.177      ; 43.712     ;
; -42.472 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.049      ; 43.557     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.438 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.743     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.434 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.048      ; 43.518     ;
; -42.405 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.269      ; 43.710     ;
; -42.304 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.264      ; 43.604     ;
; -42.291 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.157      ; 43.484     ;
; -42.272 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.464     ;
; -42.253 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.445     ;
; -42.253 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.445     ;
; -42.253 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.445     ;
; -42.253 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.156      ; 43.445     ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                  ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.960 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.998      ;
; -2.700 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.738      ;
; -2.363 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.401      ;
; -2.339 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.007     ; 3.368      ;
; -2.317 ; i2c:b2v_inst|SD[9]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.007     ; 3.346      ;
; -2.316 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.361      ;
; -2.316 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.361      ;
; -2.316 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.361      ;
; -2.316 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.361      ;
; -2.316 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.361      ;
; -2.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.255      ;
; -2.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.255      ;
; -2.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.255      ;
; -2.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.255      ;
; -2.210 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.255      ;
; -2.198 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.001     ; 3.233      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.185 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.877      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.176 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.868      ;
; -2.144 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.182      ;
; -2.137 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.182      ;
; -2.137 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.182      ;
; -2.137 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.182      ;
; -2.137 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.182      ;
; -2.137 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 3.182      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.131 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.823      ;
; -2.085 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 3.123      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.070 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.109      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.048 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.740      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.024 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.060      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -2.011 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.703      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.964 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 3.003      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.955 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.156      ; 2.647      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.891 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 2.930      ;
; -1.889 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.934      ;
; -1.889 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.934      ;
; -1.889 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.934      ;
; -1.889 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.934      ;
; -1.889 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.934      ;
; -1.877 ; i2c:b2v_inst|SD[2]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.007     ; 2.906      ;
; -1.872 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 2.910      ;
; -1.823 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.868      ;
; -1.823 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.868      ;
; -1.823 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.868      ;
; -1.823 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.868      ;
; -1.823 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.009      ; 2.868      ;
; -1.819 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 2.857      ;
; -1.813 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 2.851      ;
; -1.796 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.832      ;
; -1.796 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.832      ;
; -1.796 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.832      ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.147 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.183      ;
; -2.135 ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.008      ; 3.179      ;
; -1.995 ; parallel_to_serial:b2v_inst38|data_buffer[14] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 3.043      ;
; -1.967 ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 3.015      ;
; -1.942 ; parallel_to_serial:b2v_inst38|data_buffer[13] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 2.990      ;
; -1.929 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 2.965      ;
; -1.894 ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 2.942      ;
; -1.834 ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 2.882      ;
; -1.816 ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 2.866      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.805 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.825      ;
; -1.749 ; parallel_to_serial:b2v_inst38|data_buffer[12] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 2.799      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.738 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.758      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.675 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.695      ;
; -1.601 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 2.636      ;
; -1.441 ; parallel_to_serial:b2v_inst38|data_buffer[11] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 2.489      ;
; -1.380 ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 2.414      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.373 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.393      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.356 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.016     ; 2.376      ;
; -1.354 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 2.399      ;
; -1.354 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 2.399      ;
; -1.354 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 2.399      ;
; -1.354 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 2.399      ;
; -1.322 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 2.353      ;
; -1.322 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 2.353      ;
; -1.322 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 2.353      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -1.448 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.484      ;
; -1.448 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.484      ;
; -1.448 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.484      ;
; -1.448 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.484      ;
; -1.448 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.484      ;
; -1.439 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.475      ;
; -1.439 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.475      ;
; -1.439 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.475      ;
; -1.439 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.475      ;
; -1.439 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.475      ;
; -1.399 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.442      ;
; -1.394 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.430      ;
; -1.394 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.430      ;
; -1.394 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.430      ;
; -1.394 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.430      ;
; -1.394 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.430      ;
; -1.299 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.342      ;
; -1.274 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.310      ;
; -1.274 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.310      ;
; -1.252 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.295      ;
; -1.202 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.241      ;
; -1.202 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.241      ;
; -1.195 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.234      ;
; -1.165 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.007      ; 2.208      ;
; -1.126 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 2.171      ;
; -1.102 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.141      ;
; -1.102 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.141      ;
; -1.095 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.134      ;
; -1.081 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.120      ;
; -1.021 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 2.066      ;
; -0.996 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 2.041      ;
; -0.974 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 2.019      ;
; -0.972 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.008      ;
; -0.968 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.007      ;
; -0.968 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.007      ;
; -0.963 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.999      ;
; -0.961 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 2.000      ;
; -0.937 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.976      ;
; -0.936 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.975      ;
; -0.918 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.954      ;
; -0.893 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.938      ;
; -0.859 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.895      ;
; -0.859 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.895      ;
; -0.859 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.895      ;
; -0.859 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.895      ;
; -0.859 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.895      ;
; -0.842 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.887      ;
; -0.798 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.834      ;
; -0.786 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.831      ;
; -0.755 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.791      ;
; -0.755 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.791      ;
; -0.755 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.791      ;
; -0.755 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.791      ;
; -0.755 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.791      ;
; -0.748 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.793      ;
; -0.743 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.788      ;
; -0.736 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.781      ;
; -0.706 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.751      ;
; -0.648 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.693      ;
; -0.617 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.029     ; 1.124      ;
; -0.608 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.035     ; 1.109      ;
; -0.603 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.035     ; 1.104      ;
; -0.596 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.641      ;
; -0.592 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.631      ;
; -0.589 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.628      ;
; -0.587 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.626      ;
; -0.543 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.582      ;
; -0.535 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.574      ;
; -0.496 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.541      ;
; -0.472 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.035     ; 0.973      ;
; -0.471 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.029     ; 0.978      ;
; -0.469 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.029     ; 0.976      ;
; -0.463 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.009      ; 1.508      ;
; -0.411 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.450      ;
; -0.405 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.444      ;
; -0.403 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.442      ;
; -0.310 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.031     ; 0.815      ;
; -0.271 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.307      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.292      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.292      ;
; -0.253 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.292      ;
; 0.069  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.967      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.411 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.447      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.366 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.402      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.232 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.268      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.101 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.137      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -1.087 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.123      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.975 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.011      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.858 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.894      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
; -0.822 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.858      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.106 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.142      ;
; -1.075 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.111      ;
; -1.035 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.071      ;
; -1.032 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.068      ;
; -1.004 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.040      ;
; -0.964 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.000      ;
; -0.961 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.997      ;
; -0.933 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.969      ;
; -0.926 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.962      ;
; -0.893 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.929      ;
; -0.891 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.927      ;
; -0.890 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.926      ;
; -0.862 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.898      ;
; -0.855 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.891      ;
; -0.820 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.856      ;
; -0.820 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.856      ;
; -0.819 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.855      ;
; -0.784 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.820      ;
; -0.749 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.785      ;
; -0.749 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.785      ;
; -0.734 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.770      ;
; -0.717 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.753      ;
; -0.713 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.749      ;
; -0.703 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.739      ;
; -0.678 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.714      ;
; -0.678 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.714      ;
; -0.663 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.699      ;
; -0.660 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.696      ;
; -0.646 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.682      ;
; -0.632 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.668      ;
; -0.607 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.643      ;
; -0.592 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.628      ;
; -0.589 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.625      ;
; -0.588 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.624      ;
; -0.575 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.611      ;
; -0.561 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.597      ;
; -0.554 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.590      ;
; -0.521 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.557      ;
; -0.519 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.555      ;
; -0.518 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.554      ;
; -0.517 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.553      ;
; -0.504 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.540      ;
; -0.490 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.526      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.519      ;
; -0.478 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.514      ;
; -0.450 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.486      ;
; -0.448 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.484      ;
; -0.448 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.484      ;
; -0.447 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.483      ;
; -0.446 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.482      ;
; -0.419 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.455      ;
; -0.412 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.448      ;
; -0.407 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.443      ;
; -0.063 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.099      ;
; -0.062 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.098      ;
; -0.062 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.098      ;
; -0.061 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.097      ;
; -0.060 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.096      ;
; -0.036 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.072      ;
; -0.029 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.065      ;
; -0.029 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.065      ;
; -0.024 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.060      ;
; 0.244  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.792      ;
; 0.379  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.657      ;
; 2.007  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 2.711      ; 1.490      ;
; 2.393  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 2.711      ; 1.104      ;
; 2.507  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 2.711      ; 1.490      ;
; 2.893  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 2.711      ; 1.104      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                    ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -2.309 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.450      ; 0.657      ;
; -1.809 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.450      ; 0.657      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.595 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.451      ; 2.372      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.470 ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.494      ;
; -0.349 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.457      ; 2.624      ;
; -0.349 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.457      ; 2.624      ;
; -0.349 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.457      ; 2.624      ;
; -0.349 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.457      ; 2.624      ;
; -0.349 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.457      ; 2.624      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; -0.095 ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.451      ; 2.372      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.030  ; i2c:b2v_inst|END_TR            ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.494      ;
; 0.151  ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.457      ; 2.624      ;
; 0.151  ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.457      ; 2.624      ;
; 0.151  ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.457      ; 2.624      ;
; 0.151  ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.457      ; 2.624      ;
; 0.151  ; keytr:b2v_inst1|KEYON          ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.457      ; 2.624      ;
; 0.391  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; i2c:b2v_inst|SCLK              ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; i2c:b2v_inst|SDO               ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.657      ;
; 0.534  ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.800      ;
; 0.802  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; keytr:b2v_inst1|counter[6]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; keytr:b2v_inst1|counter[8]     ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.076      ;
; 0.814  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.842  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.110      ;
; 0.846  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; keytr:b2v_inst1|counter[9]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.864  ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.786      ;
; 0.867  ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.789      ;
; 0.867  ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.789      ;
; 0.869  ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|SD[10]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.791      ;
; 0.973  ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.239      ;
; 0.982  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.248      ;
; 1.001  ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.923      ;
; 1.005  ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|SD[1]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.927      ;
; 1.006  ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.928      ;
; 1.007  ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|SD[2]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.929      ;
; 1.009  ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.931      ;
; 1.010  ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.156      ; 0.932      ;
; 1.028  ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.294      ;
; 1.036  ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.158      ; 0.960      ;
; 1.111  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.001     ; 1.376      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.125  ; keytr:b2v_inst1|counter[10]    ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.391      ;
; 1.189  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; keytr:b2v_inst1|counter[6]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; keytr:b2v_inst1|counter[8]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.459      ;
; 1.197  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.214  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.001     ; 1.479      ;
; 1.228  ; keytr:b2v_inst1|counter[3]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.494      ;
; 1.229  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.495      ;
; 1.230  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.496      ;
; 1.232  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.260  ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; keytr:b2v_inst1|counter[1]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; keytr:b2v_inst1|counter[6]     ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.529      ;
; 1.268  ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.277  ; keytr:b2v_inst1|counter[4]     ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.543      ;
; 1.300  ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.566      ;
; 1.301  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.567      ;
; 1.303  ; keytr:b2v_inst1|counter[7]     ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; keytr:b2v_inst1|counter[2]     ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.313  ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.002      ; 1.581      ;
; 1.322  ; keytr:b2v_inst1|counter[5]     ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.001     ; 1.587      ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.123 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 2.711      ; 1.104      ;
; -1.737 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 2.711      ; 1.490      ;
; -1.623 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 2.711      ; 1.104      ;
; -1.237 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 2.711      ; 1.490      ;
; 0.391  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.794  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.799  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.806  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.830  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 1.177  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.443      ;
; 1.182  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.448      ;
; 1.189  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.216  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.220  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.486      ;
; 1.248  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.514      ;
; 1.253  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.519      ;
; 1.260  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.274  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.540      ;
; 1.287  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.553      ;
; 1.288  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.554      ;
; 1.289  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.555      ;
; 1.291  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.557      ;
; 1.324  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.590      ;
; 1.331  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.597      ;
; 1.345  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.611      ;
; 1.358  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.624      ;
; 1.359  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.625      ;
; 1.362  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.628      ;
; 1.377  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.643      ;
; 1.402  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.668      ;
; 1.416  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.682      ;
; 1.430  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.696      ;
; 1.433  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.699      ;
; 1.448  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.714      ;
; 1.448  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.714      ;
; 1.473  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.739      ;
; 1.483  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.749      ;
; 1.487  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.753      ;
; 1.504  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.519  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.785      ;
; 1.519  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.785      ;
; 1.554  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.820      ;
; 1.589  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.590  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.856      ;
; 1.590  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.856      ;
; 1.625  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.891      ;
; 1.632  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.898      ;
; 1.660  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.926      ;
; 1.661  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.927      ;
; 1.663  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.929      ;
; 1.696  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.962      ;
; 1.703  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.969      ;
; 1.731  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.997      ;
; 1.734  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.000      ;
; 1.774  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.040      ;
; 1.802  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.068      ;
; 1.805  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.071      ;
; 1.845  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.111      ;
; 1.876  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.142      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.211 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.213      ; 1.268      ;
; -0.144 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.242      ; 1.364      ;
; -0.119 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][9]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.361      ; 1.508      ;
; -0.096 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][7]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.087      ; 1.257      ;
; -0.093 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.434      ; 1.575      ;
; -0.092 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.416      ; 1.558      ;
; -0.077 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.434      ; 1.591      ;
; -0.076 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.416      ; 1.574      ;
; -0.065 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.406      ; 1.575      ;
; -0.064 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.388      ; 1.558      ;
; -0.049 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.406      ; 1.591      ;
; -0.048 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.388      ; 1.574      ;
; 0.017  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][0]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.229      ; 1.512      ;
; 0.019  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.967      ; 1.252      ;
; 0.046  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.084      ; 1.396      ;
; 0.158  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.434      ; 1.826      ;
; 0.160  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][14]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.229      ; 1.655      ;
; 0.183  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.416      ; 1.833      ;
; 0.186  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.406      ; 1.826      ;
; 0.211  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.388      ; 1.833      ;
; 0.247  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][8]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.478      ; 1.991      ;
; 0.260  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~portb_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.770      ; 1.264      ;
; 0.282  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[35][14]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[36][14]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.233      ; 2.781      ;
; 0.286  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.861      ; 1.413      ;
; 0.288  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~porta_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.742      ; 1.264      ;
; 0.391  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.415  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.084      ; 1.765      ;
; 0.454  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|q_b[978] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a984~porta_datain_reg8 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.222      ; 0.910      ;
; 0.514  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~portb_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.498      ; 1.246      ;
; 0.516  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[43][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[44][0]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][0]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.782      ;
; 0.518  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[55][14]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][14]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.784      ;
; 0.519  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][8]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][8]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.785      ;
; 0.520  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][6]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][4]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][12]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][12]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.786      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][9]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][9]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][8]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][11]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][11]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][7]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][4]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[16][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][2]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][2]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][5]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][5]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][9]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][9]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][11]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][13]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][13]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][13]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[58][13]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[59][13]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][0]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][14]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][14]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][4]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][3]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][2]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][0]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][10]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][10]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[33][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][14]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[57][14]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][2]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][14]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.792      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                 ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.657      ;
; 0.479 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.223      ; 4.968      ;
; 0.535 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.802      ;
; 0.550 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.816      ;
; 0.550 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.816      ;
; 0.553 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.819      ;
; 0.586 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.230      ; 5.082      ;
; 0.608 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.216      ; 5.090      ;
; 0.608 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.216      ; 5.090      ;
; 0.681 ; serial_to_parallel:b2v_inst37|data[1]         ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.947      ;
; 0.684 ; serial_to_parallel:b2v_inst37|data[6]         ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.950      ;
; 0.687 ; serial_to_parallel:b2v_inst37|data[9]         ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.953      ;
; 0.692 ; serial_to_parallel:b2v_inst37|data[7]         ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.958      ;
; 0.694 ; serial_to_parallel:b2v_inst37|data[11]        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.960      ;
; 0.736 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.230      ; 5.232      ;
; 0.808 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.074      ;
; 0.825 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.093      ;
; 0.831 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.224      ; 5.321      ;
; 0.831 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.224      ; 5.321      ;
; 0.831 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.224      ; 5.321      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.839 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.218      ; 5.323      ;
; 0.845 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.113      ;
; 0.851 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.117      ;
; 0.871 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.232      ; 5.369      ;
; 0.871 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.232      ; 5.369      ;
; 0.871 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.232      ; 5.369      ;
; 0.871 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.232      ; 5.369      ;
; 0.892 ; serial_to_parallel:b2v_inst37|data[5]         ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.158      ;
; 0.979 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.223      ; 4.968      ;
; 0.984 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.250      ;
; 0.999 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 1.272      ;
; 1.045 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.311      ;
; 1.086 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.230      ; 5.082      ;
; 1.100 ; serial_to_parallel:b2v_inst37|data[4]         ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.366      ;
; 1.108 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.216      ; 5.090      ;
; 1.108 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.216      ; 5.090      ;
; 1.116 ; serial_to_parallel:b2v_inst37|data[10]        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.382      ;
; 1.117 ; serial_to_parallel:b2v_inst37|data[12]        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.383      ;
; 1.118 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.222      ; 5.606      ;
; 1.123 ; serial_to_parallel:b2v_inst37|data[14]        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.389      ;
; 1.126 ; serial_to_parallel:b2v_inst37|data[2]         ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.392      ;
; 1.127 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.393      ;
; 1.136 ; serial_to_parallel:b2v_inst37|data[3]         ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.402      ;
; 1.149 ; dsp_subsystem:dsp_instance|output_sample[12]  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.129     ; 0.786      ;
; 1.151 ; dsp_subsystem:dsp_instance|output_sample[4]   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.129     ; 0.788      ;
; 1.190 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.456      ;
; 1.228 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.494      ;
; 1.236 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.230      ; 5.232      ;
; 1.239 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.505      ;
; 1.255 ; dsp_subsystem:dsp_instance|output_sample[5]   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.787      ;
; 1.257 ; dsp_subsystem:dsp_instance|output_sample[3]   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.789      ;
; 1.257 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.523      ;
; 1.258 ; dsp_subsystem:dsp_instance|output_sample[9]   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.790      ;
; 1.258 ; dsp_subsystem:dsp_instance|output_sample[14]  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.790      ;
; 1.259 ; dsp_subsystem:dsp_instance|output_sample[13]  ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.791      ;
; 1.260 ; dsp_subsystem:dsp_instance|output_sample[11]  ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.234     ; 0.792      ;
; 1.317 ; parallel_to_serial:b2v_inst38|data_buffer[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.002     ; 1.581      ;
; 1.331 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.224      ; 5.321      ;
; 1.331 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.224      ; 5.321      ;
; 1.331 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.224      ; 5.321      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.339 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.218      ; 5.323      ;
; 1.368 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.634      ;
; 1.371 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.232      ; 5.369      ;
; 1.371 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.232      ; 5.369      ;
; 1.371 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.232      ; 5.369      ;
; 1.371 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.232      ; 5.369      ;
; 1.404 ; dsp_subsystem:dsp_instance|output_sample[7]   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.247     ; 0.923      ;
; 1.411 ; dsp_subsystem:dsp_instance|output_sample[6]   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.247     ; 0.930      ;
; 1.414 ; dsp_subsystem:dsp_instance|output_sample[10]  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.247     ; 0.933      ;
; 1.426 ; dsp_subsystem:dsp_instance|output_sample[2]   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.123     ; 1.069      ;
; 1.426 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.692      ;
; 1.447 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.713      ;
; 1.467 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.733      ;
; 1.547 ; dsp_subsystem:dsp_instance|output_sample[1]   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.239     ; 1.074      ;
; 1.576 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.842      ;
; 1.607 ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.002     ; 1.871      ;
; 1.618 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.222      ; 5.606      ;
; 1.660 ; parallel_to_serial:b2v_inst38|data_buffer[10] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 1.932      ;
; 1.688 ; dsp_subsystem:dsp_instance|output_sample[8]   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.113     ; 1.341      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.391 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.657      ;
; 0.701 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.967      ;
; 0.713 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.979      ;
; 0.854 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.120      ;
; 0.857 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.123      ;
; 0.964 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.230      ;
; 1.023 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.292      ;
; 1.023 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.292      ;
; 1.023 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.292      ;
; 1.041 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.307      ;
; 1.045 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.311      ;
; 1.080 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.031     ; 0.815      ;
; 1.173 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.442      ;
; 1.175 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.444      ;
; 1.181 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.450      ;
; 1.233 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.508      ;
; 1.239 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.029     ; 0.976      ;
; 1.240 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.506      ;
; 1.241 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.029     ; 0.978      ;
; 1.242 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.035     ; 0.973      ;
; 1.243 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.510      ;
; 1.255 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 1.528      ;
; 1.266 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.541      ;
; 1.305 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.574      ;
; 1.311 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.577      ;
; 1.313 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.582      ;
; 1.315 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.581      ;
; 1.347 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.613      ;
; 1.357 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.626      ;
; 1.359 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.628      ;
; 1.362 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.631      ;
; 1.365 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.634      ;
; 1.366 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.641      ;
; 1.373 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.035     ; 1.104      ;
; 1.378 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.035     ; 1.109      ;
; 1.386 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.652      ;
; 1.387 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.029     ; 1.124      ;
; 1.418 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.693      ;
; 1.418 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.684      ;
; 1.431 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.697      ;
; 1.452 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.721      ;
; 1.452 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.721      ;
; 1.457 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.723      ;
; 1.476 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.751      ;
; 1.489 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.755      ;
; 1.502 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.768      ;
; 1.506 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.781      ;
; 1.513 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.788      ;
; 1.518 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.793      ;
; 1.525 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.791      ;
; 1.525 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.791      ;
; 1.525 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.791      ;
; 1.525 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.791      ;
; 1.541 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.816      ;
; 1.544 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.819      ;
; 1.556 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.831      ;
; 1.560 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.826      ;
; 1.567 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.836      ;
; 1.573 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.839      ;
; 1.577 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.846      ;
; 1.577 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.846      ;
; 1.612 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.887      ;
; 1.629 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.895      ;
; 1.629 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.895      ;
; 1.629 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.895      ;
; 1.663 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 1.938      ;
; 1.688 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.954      ;
; 1.706 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.975      ;
; 1.707 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.976      ;
; 1.721 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.990      ;
; 1.728 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.997      ;
; 1.729 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 1.998      ;
; 1.733 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.999      ;
; 1.738 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 2.011      ;
; 1.742 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.008      ;
; 1.791 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 2.066      ;
; 1.851 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 2.120      ;
; 1.892 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 2.165      ;
; 1.896 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.009      ; 2.171      ;
; 2.022 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.007      ; 2.295      ;
; 2.164 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.430      ;
; 2.209 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.475      ;
; 2.209 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.475      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.669 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.935      ;
; 0.789 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.055      ;
; 0.803 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.069      ;
; 0.807 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.073      ;
; 0.816 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.082      ;
; 0.851 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.118      ;
; 0.958 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.224      ;
; 1.186 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.452      ;
; 1.190 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.456      ;
; 1.199 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.465      ;
; 1.199 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.465      ;
; 1.237 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.503      ;
; 1.238 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.504      ;
; 1.257 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.523      ;
; 1.261 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.527      ;
; 1.270 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.536      ;
; 1.270 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.536      ;
; 1.308 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.574      ;
; 1.309 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.575      ;
; 1.328 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.594      ;
; 1.332 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.598      ;
; 1.341 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.607      ;
; 1.341 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.607      ;
; 1.368 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.634      ;
; 1.379 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.645      ;
; 1.399 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.665      ;
; 1.403 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.669      ;
; 1.412 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.678      ;
; 1.450 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.716      ;
; 1.470 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.736      ;
; 1.474 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.740      ;
; 1.483 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.749      ;
; 1.541 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.807      ;
; 1.545 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.811      ;
; 1.592 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.858      ;
; 1.592 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.858      ;
; 1.592 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.858      ;
; 1.592 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.858      ;
; 1.612 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.878      ;
; 1.628 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.894      ;
; 1.628 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.894      ;
; 1.628 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.894      ;
; 1.628 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.894      ;
; 1.628 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.894      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.011      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.137      ;
; 2.002 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.268      ;
; 2.002 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.268      ;
; 2.136 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.402      ;
; 2.181 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.447      ;
; 2.181 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.447      ;
; 2.181 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.447      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -1.606 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.752      ;
; -1.606 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.752      ;
; -1.606 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.752      ;
; -1.606 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.752      ;
; -1.606 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.752      ;
; -1.414 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.390     ; 1.560      ;
; 0.525  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.553      ;
; 0.525  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.553      ;
; 0.525  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.553      ;
; 0.525  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.553      ;
; 0.525  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.553      ;
; 0.717  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 2.292      ; 2.361      ;
; 1.025  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.553      ;
; 1.025  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.553      ;
; 1.025  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.553      ;
; 1.025  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.553      ;
; 1.025  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.553      ;
; 1.217  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 2.292      ; 2.361      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.717      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.450      ; 2.794      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.448      ; 2.792      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.450      ; 2.794      ;
; 0.442  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 2.450      ; 2.794      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.450      ; 2.794      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.448      ; 2.792      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.450      ; 2.794      ;
; 0.942  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 2.450      ; 2.794      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.447 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.361      ;
; -0.255 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.553      ;
; -0.255 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.553      ;
; -0.255 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.553      ;
; -0.255 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.553      ;
; -0.255 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 2.292      ; 2.553      ;
; 0.053  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.361      ;
; 0.245  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.553      ;
; 0.245  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.553      ;
; 0.245  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.553      ;
; 0.245  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.553      ;
; 0.245  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 2.292      ; 2.553      ;
; 2.184  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.560      ;
; 2.376  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.752      ;
; 2.376  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.752      ;
; 2.376  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.752      ;
; 2.376  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.752      ;
; 2.376  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.390     ; 1.752      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.450      ; 2.794      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.448      ; 2.792      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.450      ; 2.794      ;
; -0.172 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 2.450      ; 2.794      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.450      ; 2.794      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.448      ; 2.792      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.450      ; 2.794      ;
; 0.328  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 2.450      ; 2.794      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.717      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[15]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[15]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[18]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[18]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[19]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[19]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[20]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[20]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[21]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[21]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[22]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[22]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[23]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[23]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[24]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[24]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[25]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[25]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[26]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[26]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[27]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[27]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[28]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[28]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[29]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[29]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[2]   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[2]   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[30]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[30]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[31]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[31]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[34]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[34]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[35]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[35]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[36]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[36]  ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 2.007  ; 2.007  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 1.585  ; 1.585  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 1.763  ; 1.763  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 2.007  ; 2.007  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 3.736  ; 3.736  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.348  ; 1.348  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.704 ; -0.704 ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; -0.704 ; -0.704 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.588  ; 0.588  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; 0.588  ; 0.588  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.952  ; 0.952  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.952  ; 0.952  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.774  ; 0.774  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 0.530  ; 0.530  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -3.506 ; -3.506 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.479 ; -0.479 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.934  ; 0.934  ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; 0.934  ; 0.934  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.223 ; -0.223 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; -0.223 ; -0.223 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 9.698  ; 9.698  ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 8.703  ; 8.703  ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.198 ; 11.198 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 8.452  ; 8.452  ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 7.340  ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 9.698 ; 9.698 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 8.703 ; 8.703 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 8.979 ; 7.340 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 8.452 ; 8.452 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 7.340 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -16.900 ; -3047.900     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.742  ; -11.595       ;
; AUD_BCLK                           ; -0.416  ; -9.108        ;
; i2c:b2v_inst|END_TR                ; -0.170  ; -1.032        ;
; keytr:b2v_inst1|KEYON              ; -0.114  ; -0.912        ;
; CLOCK_50                           ; 0.029   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.453 ; -2.766        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.414 ; -10.739       ;
; AUD_ADCLRCK                        ; -0.178 ; -1.794        ;
; AUD_BCLK                           ; 0.060  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.215  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.311  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.692 ; -4.067        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.118  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.476 ; -2.431        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.109 ; -0.981        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -1.627 ; -13691.894    ;
; CLOCK_50                           ; -1.380 ; -13.380       ;
; AUD_BCLK                           ; -1.222 ; -44.222       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500 ; -32.000       ;
; i2c:b2v_inst|END_TR                ; -0.500 ; -17.000       ;
; keytr:b2v_inst1|KEYON              ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_ADCLRCK'                                                                                                                                                                ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.900 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 18.030     ;
; -16.873 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.101      ; 18.006     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.832 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 18.014     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.822 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.885     ;
; -16.814 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.039      ; 17.885     ;
; -16.805 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.153      ; 17.990     ;
; -16.757 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.098      ; 17.887     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][3]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][4]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][5]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][6]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][7]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][8]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][9]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][10] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][11] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][12] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][13] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.754 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.869     ;
; -16.746 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.091      ; 17.869     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][1]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][2]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][3]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][4]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][6]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][9]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][10] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][11] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][12] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.701 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][13] ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.883     ;
; -16.699 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.031      ; 17.762     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][3]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][4]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][5]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][6]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][7]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][8]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][9]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][10] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][11] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][12] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.696 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][13] ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.019      ; 17.747     ;
; -16.689 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][14] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.150      ; 17.871     ;
; -16.674 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][0]  ; dsp_subsystem:dsp_instance|output_sample[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.153      ; 17.859     ;
; -16.664 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][0]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.073      ; 17.769     ;
; -16.644 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][1]  ; dsp_subsystem:dsp_instance|output_sample[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.101      ; 17.777     ;
; -16.631 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[3][15] ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.083      ; 17.746     ;
; -16.628 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][0]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.071      ; 17.731     ;
; -16.628 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][1]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.071      ; 17.731     ;
; -16.628 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]  ; dsp_subsystem:dsp_instance|output_sample[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; 0.071      ; 17.731     ;
+---------+-----------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                  ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.742 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.776      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.738 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.365      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.735 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.362      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.718 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.345      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.717 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.344      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.674 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.301      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.673 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.095      ; 1.300      ;
; -0.630 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.664      ;
; -0.584 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.622      ;
; -0.584 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.622      ;
; -0.584 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.622      ;
; -0.584 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.622      ;
; -0.584 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.622      ;
; -0.544 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.582      ;
; -0.544 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.582      ;
; -0.544 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.582      ;
; -0.544 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.582      ;
; -0.544 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.582      ;
; -0.517 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.555      ;
; -0.517 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.555      ;
; -0.517 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.555      ;
; -0.517 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.555      ;
; -0.517 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.555      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.507      ;
; -0.472 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.506      ;
; -0.462 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.490      ;
; -0.454 ; i2c:b2v_inst|SD[9]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.482      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.453 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.485      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.432 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.467      ;
; -0.410 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.444      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.405 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.003      ; 1.440      ;
; -0.396 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.434      ;
; -0.394 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.001     ; 1.425      ;
; -0.390 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.428      ;
; -0.390 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.428      ;
; -0.390 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.428      ;
; -0.390 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.428      ;
; -0.390 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.428      ;
; -0.385 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.419      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[0] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[1] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[2] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[3] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[5] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD_COUNTER[4] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.396      ;
; -0.321 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.359      ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.416 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.393      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.410 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.387      ;
; -0.394 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.426      ;
; -0.382 ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 1.426      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.361 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.338      ;
; -0.328 ; parallel_to_serial:b2v_inst38|data_buffer[14] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.375      ;
; -0.305 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.337      ;
; -0.288 ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.335      ;
; -0.283 ; parallel_to_serial:b2v_inst38|data_buffer[13] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.330      ;
; -0.269 ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.316      ;
; -0.252 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.284      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.251 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.228      ;
; -0.237 ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.284      ;
; -0.229 ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.013      ; 1.274      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.213 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.190      ;
; -0.206 ; parallel_to_serial:b2v_inst38|data_buffer[12] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.013      ; 1.251      ;
; -0.157 ; dsp_subsystem:dsp_instance|output_sample[15]  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.009      ; 0.698      ;
; -0.147 ; dsp_subsystem:dsp_instance|output_sample[0]   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.009      ; 0.688      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
; -0.139 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.055     ; 1.116      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.170 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.202      ;
; -0.170 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.202      ;
; -0.170 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.202      ;
; -0.170 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.202      ;
; -0.170 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.202      ;
; -0.167 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.199      ;
; -0.149 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.181      ;
; -0.149 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.181      ;
; -0.149 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.181      ;
; -0.149 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.181      ;
; -0.149 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.181      ;
; -0.105 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.137      ;
; -0.105 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.137      ;
; -0.105 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.137      ;
; -0.105 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.137      ;
; -0.105 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.137      ;
; -0.101 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.138      ;
; -0.047 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.084      ;
; -0.026 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.061      ;
; -0.023 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.058      ;
; -0.021 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.058      ;
; -0.016 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.051      ;
; -0.016 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.014     ; 0.534      ;
; -0.013 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.017     ; 0.528      ;
; -0.009 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.017     ; 0.524      ;
; 0.022  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.005      ; 1.015      ;
; 0.028  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.007      ;
; 0.031  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 1.004      ;
; 0.038  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.997      ;
; 0.042  ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.017     ; 0.473      ;
; 0.043  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.995      ;
; 0.043  ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.014     ; 0.475      ;
; 0.043  ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.014     ; 0.475      ;
; 0.052  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.980      ;
; 0.052  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.980      ;
; 0.052  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.980      ;
; 0.052  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.980      ;
; 0.052  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.980      ;
; 0.053  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.982      ;
; 0.097  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.938      ;
; 0.097  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.941      ;
; 0.100  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.935      ;
; 0.103  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.935      ;
; 0.104  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.934      ;
; 0.106  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.926      ;
; 0.106  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.926      ;
; 0.106  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.926      ;
; 0.106  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.926      ;
; 0.106  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.926      ;
; 0.107  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.928      ;
; 0.110  ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; -0.015     ; 0.407      ;
; 0.113  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.922      ;
; 0.115  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.920      ;
; 0.116  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.916      ;
; 0.119  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.913      ;
; 0.137  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.895      ;
; 0.144  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.894      ;
; 0.149  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.889      ;
; 0.161  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.877      ;
; 0.163  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.875      ;
; 0.181  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.851      ;
; 0.184  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.854      ;
; 0.188  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.850      ;
; 0.193  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.845      ;
; 0.232  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.806      ;
; 0.255  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.780      ;
; 0.256  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.779      ;
; 0.257  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.778      ;
; 0.266  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.772      ;
; 0.278  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.757      ;
; 0.279  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.756      ;
; 0.309  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.729      ;
; 0.318  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.006      ; 0.720      ;
; 0.338  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.697      ;
; 0.339  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.696      ;
; 0.340  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.695      ;
; 0.405  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.630      ;
; 0.405  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.630      ;
; 0.405  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.003      ; 0.630      ;
; 0.414  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.618      ;
; 0.551  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.481      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.146      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.129      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; -0.033 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.065      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.027      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.017  ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.015      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.970      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.933      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
; 0.112  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.920      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.029 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.003      ;
; 0.043 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.989      ;
; 0.064 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.968      ;
; 0.067 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.965      ;
; 0.078 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.954      ;
; 0.099 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.933      ;
; 0.102 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.930      ;
; 0.113 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.919      ;
; 0.114 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.918      ;
; 0.134 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.898      ;
; 0.136 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.896      ;
; 0.137 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.895      ;
; 0.148 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.884      ;
; 0.149 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.883      ;
; 0.171 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.171 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.172 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.860      ;
; 0.184 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.848      ;
; 0.206 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.206 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.219 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.813      ;
; 0.223 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.809      ;
; 0.228 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.804      ;
; 0.241 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.791      ;
; 0.241 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.791      ;
; 0.242 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.790      ;
; 0.258 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.774      ;
; 0.263 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.769      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.276 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.756      ;
; 0.277 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.755      ;
; 0.293 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.739      ;
; 0.298 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.734      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.302 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.730      ;
; 0.312 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.720      ;
; 0.313 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.719      ;
; 0.328 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.704      ;
; 0.333 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.699      ;
; 0.335 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.337 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.695      ;
; 0.347 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.685      ;
; 0.348 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.684      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.368 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.664      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.372 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.660      ;
; 0.382 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.650      ;
; 0.383 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.649      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.508 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.520      ;
; 0.517 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.515      ;
; 0.521 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.511      ;
; 0.521 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.511      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.640 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.392      ;
; 0.665 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 1.693 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.683      ; 0.663      ;
; 1.833 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.683      ; 0.523      ;
; 2.193 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.683      ; 0.663      ;
; 2.333 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.683      ; 0.523      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.453 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.683      ; 0.523      ;
; -1.313 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.683      ; 0.663      ;
; -0.953 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.683      ; 0.523      ;
; -0.813 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.683      ; 0.663      ;
; 0.215  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.368  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.508  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.660      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.512  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.532  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.543  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.567  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.578  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.730      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.587  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.739      ;
; 0.603  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.617  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.638  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.652  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.657  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.661  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.674  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.696  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.708  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.860      ;
; 0.709  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.731  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.883      ;
; 0.732  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.884      ;
; 0.743  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.746  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.766  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.767  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.778  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.781  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.802  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.954      ;
; 0.813  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.965      ;
; 0.816  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.968      ;
; 0.837  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.989      ;
; 0.851  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.003      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.414 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.488      ; 0.367      ;
; -0.914 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.488      ; 0.367      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.591 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.489      ; 1.191      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.564 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.215      ;
; -0.479 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.492      ; 1.306      ;
; -0.479 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.492      ; 1.306      ;
; -0.479 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.492      ; 1.306      ;
; -0.479 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.492      ; 1.306      ;
; -0.479 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.492      ; 1.306      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.091 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.489      ; 1.191      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; -0.064 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.215      ;
; 0.021  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.492      ; 1.306      ;
; 0.021  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.492      ; 1.306      ;
; 0.021  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.492      ; 1.306      ;
; 0.021  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.492      ; 1.306      ;
; 0.021  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.492      ; 1.306      ;
; 0.215  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SCLK           ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SDO            ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.397      ;
; 0.361  ; keytr:b2v_inst1|counter[4]  ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; keytr:b2v_inst1|counter[1]  ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; keytr:b2v_inst1|counter[6]  ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; keytr:b2v_inst1|counter[8]  ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.517      ;
; 0.376  ; keytr:b2v_inst1|counter[2]  ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; keytr:b2v_inst1|counter[3]  ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; keytr:b2v_inst1|counter[5]  ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; keytr:b2v_inst1|counter[7]  ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; keytr:b2v_inst1|counter[9]  ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.531      ;
; 0.449  ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.601      ;
; 0.465  ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.617      ;
; 0.475  ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.627      ;
; 0.493  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.002     ; 0.643      ;
; 0.499  ; keytr:b2v_inst1|counter[1]  ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; keytr:b2v_inst1|counter[6]  ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; keytr:b2v_inst1|counter[8]  ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.655      ;
; 0.516  ; keytr:b2v_inst1|counter[3]  ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; keytr:b2v_inst1|counter[2]  ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; keytr:b2v_inst1|counter[5]  ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; keytr:b2v_inst1|counter[7]  ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.670      ;
; 0.534  ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; keytr:b2v_inst1|counter[1]  ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; keytr:b2v_inst1|counter[6]  ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; keytr:b2v_inst1|counter[3]  ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.002     ; 0.696      ;
; 0.551  ; keytr:b2v_inst1|counter[2]  ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; keytr:b2v_inst1|counter[5]  ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; keytr:b2v_inst1|counter[7]  ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; keytr:b2v_inst1|counter[4]  ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.706      ;
; 0.569  ; keytr:b2v_inst1|counter[1]  ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.721      ;
; 0.572  ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; keytr:b2v_inst1|counter[6]  ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.587  ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.739      ;
; 0.587  ; keytr:b2v_inst1|counter[5]  ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.739      ;
; 0.587  ; keytr:b2v_inst1|counter[0]  ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.739      ;
; 0.589  ; keytr:b2v_inst1|counter[4]  ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.002      ; 0.745      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.747      ;
; 0.602  ; keytr:b2v_inst1|counter[5]  ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.002     ; 0.752      ;
; 0.603  ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; keytr:b2v_inst1|counter[8]  ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; -0.002     ; 0.755      ;
; 0.607  ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.759      ;
; 0.610  ; keytr:b2v_inst1|counter[3]  ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.762      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.178 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.636      ; 0.610      ;
; -0.170 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.802      ; 0.770      ;
; -0.166 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.798      ; 0.770      ;
; -0.159 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.802      ; 0.781      ;
; -0.155 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.798      ; 0.781      ;
; -0.134 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.663      ; 0.681      ;
; -0.114 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][9]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.692      ; 0.730      ;
; -0.107 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.724      ; 0.755      ;
; -0.103 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg2      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.720      ; 0.755      ;
; -0.102 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][7]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.564      ; 0.614      ;
; -0.097 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.724      ; 0.765      ;
; -0.093 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg1      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.720      ; 0.765      ;
; -0.082 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][0]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.652      ; 0.722      ;
; -0.053 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~portb_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.802      ; 0.887      ;
; -0.049 ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a2~porta_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.798      ; 0.887      ;
; -0.032 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.486      ; 0.606      ;
; 0.003  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.547      ; 0.702      ;
; 0.011  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][14]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.652      ; 0.815      ;
; 0.028  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~portb_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.724      ; 0.890      ;
; 0.032  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a5~porta_address_reg0      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.720      ; 0.890      ;
; 0.074  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][8]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][8]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.758      ; 0.984      ;
; 0.079  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[35][14]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[36][14]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.161      ; 1.392      ;
; 0.083  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~portb_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.405      ; 0.626      ;
; 0.087  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~porta_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.401      ; 0.626      ;
; 0.113  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[2][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.436      ; 0.701      ;
; 0.138  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.547      ; 0.837      ;
; 0.176  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~portb_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.781      ;
; 0.180  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~porta_address_reg3 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.463      ; 0.781      ;
; 0.186  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|q_b[567] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a572~porta_datain_reg9 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.135      ; 0.459      ;
; 0.197  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[5]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~portb_address_reg5 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.802      ;
; 0.197  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~portb_address_reg2 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.802      ;
; 0.201  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[5]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~porta_address_reg5 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.463      ; 0.802      ;
; 0.201  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~porta_address_reg2 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.463      ; 0.802      ;
; 0.201  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~portb_address_reg3  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.567      ; 0.906      ;
; 0.205  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~portb_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.273      ; 0.616      ;
; 0.205  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[3]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~porta_address_reg3  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.563      ; 0.906      ;
; 0.206  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~portb_address_reg1     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.405      ; 0.749      ;
; 0.208  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~portb_address_reg2     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.405      ; 0.751      ;
; 0.209  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~porta_address_reg0     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.269      ; 0.616      ;
; 0.210  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~porta_address_reg1     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.401      ; 0.749      ;
; 0.212  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a45~porta_address_reg2     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.401      ; 0.751      ;
; 0.213  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~portb_address_reg1     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.273      ; 0.624      ;
; 0.215  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[0]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]                                ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.217  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[1]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~porta_address_reg1     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.269      ; 0.624      ;
; 0.221  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~portb_address_reg1 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.826      ;
; 0.221  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[5]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~portb_address_reg5  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.567      ; 0.926      ;
; 0.223  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|q_b[927] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a942~porta_datain_reg1 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.093      ; 0.454      ;
; 0.224  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~portb_address_reg2     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.273      ; 0.635      ;
; 0.225  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~porta_address_reg1 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.463      ; 0.826      ;
; 0.225  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[5]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~porta_address_reg5  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.563      ; 0.926      ;
; 0.227  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|q_b[978] ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a984~porta_datain_reg8 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.089      ; 0.454      ;
; 0.228  ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|cntr_okf:cntr1|current_reg_q_w[2]        ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a87~porta_address_reg2     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.269      ; 0.635      ;
; 0.228  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~portb_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.467      ; 0.833      ;
; 0.232  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[4]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a38~porta_address_reg4 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.463      ; 0.833      ;
; 0.234  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~portb_address_reg2  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.567      ; 0.939      ;
; 0.237  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][8]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][8]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[43][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[44][0]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[62][0]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][0]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[1]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~portb_address_reg1  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.567      ; 0.942      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[29][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[7][4]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][5]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][13]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[11][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][12]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][12]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|cntr_dmf:cntr1|safe_q[2]             ; dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a2~porta_address_reg2  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.563      ; 0.939      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][15]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[32][15]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][6]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[26][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][4]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[25][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][2]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][2]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[21][2]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[20][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[63][5]                                                                                                              ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[64][5]                                                                                                                                      ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][9]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][9]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][9]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][9]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][8]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][11]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[6][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][11]~_Duplicate_1                                                                                                ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][11]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[8][13]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][13]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[9][13]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[10][13]~_Duplicate_1                                                                                                                        ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][0]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][0]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[55][14]                                                                                                             ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[56][14]                                                                                                                                     ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[4][15]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[5][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][1]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][1]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][6]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][6]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[0][7]~_Duplicate_1                                                                                                  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[1][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[18][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[19][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[22][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[27][7]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[28][7]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[23][4]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[24][4]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[16][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[30][3]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[31][3]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[12][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[13][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[14][5]~_Duplicate_1                                                                                                 ; dsp_subsystem:dsp_instance|fir_filter:param2|delayholder[15][5]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                 ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.060 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.348      ; 2.560      ;
; 0.087 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.599      ;
; 0.143 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.655      ;
; 0.186 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.347      ; 2.685      ;
; 0.186 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.347      ; 2.685      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.399      ;
; 0.256 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.409      ;
; 0.277 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.356      ; 2.785      ;
; 0.277 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.356      ; 2.785      ;
; 0.277 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.356      ; 2.785      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.292 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.345      ; 2.789      ;
; 0.294 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.806      ;
; 0.294 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.806      ;
; 0.294 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.806      ;
; 0.294 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.360      ; 2.806      ;
; 0.335 ; serial_to_parallel:b2v_inst37|data[1]         ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.487      ;
; 0.338 ; serial_to_parallel:b2v_inst37|data[6]         ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; serial_to_parallel:b2v_inst37|data[9]         ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.491      ;
; 0.342 ; serial_to_parallel:b2v_inst37|data[7]         ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.494      ;
; 0.343 ; serial_to_parallel:b2v_inst37|data[11]        ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.495      ;
; 0.374 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.532      ;
; 0.392 ; serial_to_parallel:b2v_inst37|lrclk_d2        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.544      ;
; 0.409 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.348      ; 2.909      ;
; 0.411 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.563      ;
; 0.433 ; serial_to_parallel:b2v_inst37|data[5]         ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.585      ;
; 0.442 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.012      ; 0.606      ;
; 0.443 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.595      ;
; 0.470 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.622      ;
; 0.502 ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.654      ;
; 0.522 ; serial_to_parallel:b2v_inst37|data[4]         ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.674      ;
; 0.529 ; serial_to_parallel:b2v_inst37|data[10]        ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.681      ;
; 0.533 ; serial_to_parallel:b2v_inst37|data[12]        ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; serial_to_parallel:b2v_inst37|data[2]         ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; serial_to_parallel:b2v_inst37|data[14]        ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.687      ;
; 0.541 ; serial_to_parallel:b2v_inst37|data[3]         ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.693      ;
; 0.545 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.697      ;
; 0.551 ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.704      ;
; 0.557 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.709      ;
; 0.560 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.348      ; 2.560      ;
; 0.587 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.599      ;
; 0.597 ; parallel_to_serial:b2v_inst38|data_buffer[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.749      ;
; 0.632 ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.784      ;
; 0.638 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.790      ;
; 0.643 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.655      ;
; 0.670 ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.822      ;
; 0.684 ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.347      ; 2.685      ;
; 0.686 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.347      ; 2.685      ;
; 0.725 ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.877      ;
; 0.744 ; dsp_subsystem:dsp_instance|output_sample[12]  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.004     ; 0.392      ;
; 0.746 ; dsp_subsystem:dsp_instance|output_sample[4]   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.004     ; 0.394      ;
; 0.756 ; parallel_to_serial:b2v_inst38|data_buffer[10] ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.004      ; 0.912      ;
; 0.777 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.356      ; 2.785      ;
; 0.777 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.356      ; 2.785      ;
; 0.777 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.356      ; 2.785      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.792 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.345      ; 2.789      ;
; 0.794 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.806      ;
; 0.794 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.806      ;
; 0.794 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.806      ;
; 0.794 ; AUD_ADCLRCK                                   ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.360      ; 2.806      ;
; 0.798 ; dsp_subsystem:dsp_instance|output_sample[5]   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.392      ;
; 0.799 ; dsp_subsystem:dsp_instance|output_sample[3]   ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.393      ;
; 0.801 ; dsp_subsystem:dsp_instance|output_sample[9]   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.395      ;
; 0.801 ; dsp_subsystem:dsp_instance|output_sample[14]  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.395      ;
; 0.802 ; dsp_subsystem:dsp_instance|output_sample[13]  ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.396      ;
; 0.803 ; dsp_subsystem:dsp_instance|output_sample[11]  ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.058     ; 0.397      ;
; 0.810 ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.962      ;
; 0.828 ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.004      ; 0.984      ;
; 0.841 ; dsp_subsystem:dsp_instance|output_sample[7]   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.018     ; 0.475      ;
; 0.845 ; dsp_subsystem:dsp_instance|output_sample[6]   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.018     ; 0.479      ;
; 0.848 ; dsp_subsystem:dsp_instance|output_sample[10]  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; -0.018     ; 0.482      ;
; 0.866 ; parallel_to_serial:b2v_inst38|lrclk_d1        ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.012      ; 1.030      ;
; 0.890 ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.042      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.215 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.367      ;
; 0.329 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.481      ;
; 0.336 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.488      ;
; 0.380 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.534      ;
; 0.443 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.595      ;
; 0.466 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.618      ;
; 0.469 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.621      ;
; 0.475 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.630      ;
; 0.475 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.630      ;
; 0.475 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.630      ;
; 0.520 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.674      ;
; 0.540 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.695      ;
; 0.541 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.696      ;
; 0.542 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.697      ;
; 0.555 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.707      ;
; 0.556 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.708      ;
; 0.562 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.720      ;
; 0.565 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.722      ;
; 0.571 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.729      ;
; 0.578 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.730      ;
; 0.591 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.743      ;
; 0.601 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.756      ;
; 0.602 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.757      ;
; 0.609 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.772      ;
; 0.623 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.778      ;
; 0.624 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.779      ;
; 0.625 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.780      ;
; 0.626 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.778      ;
; 0.630 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.785      ;
; 0.644 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.796      ;
; 0.648 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.806      ;
; 0.648 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.800      ;
; 0.659 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.814      ;
; 0.659 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.814      ;
; 0.679 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.831      ;
; 0.683 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.835      ;
; 0.687 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.845      ;
; 0.692 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.850      ;
; 0.693 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.851      ;
; 0.695 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.853      ;
; 0.696 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.854      ;
; 0.699 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.854      ;
; 0.717 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.875      ;
; 0.719 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.877      ;
; 0.722 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.877      ;
; 0.722 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.877      ;
; 0.731 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.889      ;
; 0.736 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.894      ;
; 0.743 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.895      ;
; 0.761 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.913      ;
; 0.764 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.916      ;
; 0.765 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.920      ;
; 0.767 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.922      ;
; 0.770 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.015     ; 0.407      ;
; 0.771 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.926      ;
; 0.772 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.927      ;
; 0.773 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 0.930      ;
; 0.774 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.926      ;
; 0.774 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.926      ;
; 0.774 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.926      ;
; 0.774 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.926      ;
; 0.777 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.935      ;
; 0.781 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.936      ;
; 0.827 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.003      ; 0.982      ;
; 0.828 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.980      ;
; 0.828 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.980      ;
; 0.828 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.980      ;
; 0.837 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.006      ; 0.995      ;
; 0.837 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.014     ; 0.475      ;
; 0.837 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.014     ; 0.475      ;
; 0.838 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.017     ; 0.473      ;
; 0.855 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 1.012      ;
; 0.889 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.017     ; 0.524      ;
; 0.893 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.017     ; 0.528      ;
; 0.896 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; -0.014     ; 0.534      ;
; 0.901 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.005      ; 1.058      ;
; 1.029 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.181      ;
; 1.050 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.202      ;
; 1.050 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.202      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.311 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.463      ;
; 0.359 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.519      ;
; 0.379 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.531      ;
; 0.441 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.593      ;
; 0.497 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.651      ;
; 0.505 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.671      ;
; 0.532 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.686      ;
; 0.540 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.692      ;
; 0.554 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.706      ;
; 0.567 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.721      ;
; 0.575 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.727      ;
; 0.575 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.727      ;
; 0.579 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.731      ;
; 0.589 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.741      ;
; 0.602 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.754      ;
; 0.604 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.756      ;
; 0.610 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.762      ;
; 0.624 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.776      ;
; 0.637 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.789      ;
; 0.639 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.791      ;
; 0.645 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.797      ;
; 0.672 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.826      ;
; 0.707 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.859      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.768 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.920      ;
; 0.781 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.933      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.970      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.863 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.015      ;
; 0.913 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.065      ;
; 0.913 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.065      ;
; 0.977 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.129      ;
; 0.994 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.146      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.692 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.956      ;
; -0.692 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.956      ;
; -0.692 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.956      ;
; -0.692 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.956      ;
; -0.692 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.956      ;
; -0.607 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; -0.268     ; 0.871      ;
; 0.771  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.293      ;
; 0.771  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.293      ;
; 0.771  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.293      ;
; 0.771  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.293      ;
; 0.771  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.293      ;
; 0.856  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.391      ; 1.208      ;
; 1.271  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.293      ;
; 1.271  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.293      ;
; 1.271  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.293      ;
; 1.271  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.293      ;
; 1.271  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.293      ;
; 1.356  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.391      ; 1.208      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                            ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.118 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.914      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.488      ; 1.672      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.486      ; 1.670      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.488      ; 1.672      ;
; 0.489 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.488      ; 1.672      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.488      ; 1.672      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.486      ; 1.670      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.488      ; 1.672      ;
; 0.989 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.488      ; 1.672      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.476 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.208      ;
; -0.391 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.293      ;
; -0.391 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.293      ;
; -0.391 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.293      ;
; -0.391 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.293      ;
; -0.391 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.391      ; 1.293      ;
; 0.024  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.208      ;
; 0.109  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.293      ;
; 0.109  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.293      ;
; 0.109  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.293      ;
; 0.109  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.293      ;
; 0.109  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.391      ; 1.293      ;
; 1.487  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.871      ;
; 1.572  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.956      ;
; 1.572  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.956      ;
; 1.572  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.956      ;
; 1.572  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.956      ;
; 1.572  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; -0.268     ; 0.956      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.488      ; 1.672      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.486      ; 1.670      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.488      ; 1.672      ;
; -0.109 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.488      ; 1.672      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.488      ; 1.672      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.486      ; 1.670      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.488      ; 1.672      ;
; 0.391  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.488      ; 1.672      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
; 0.762  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.914      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[14]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[15]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[15]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[18]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[18]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[19]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[19]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[20]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[20]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[21]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[21]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[22]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[22]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[23]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[23]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[24]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[24]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[25]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[25]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[26]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[26]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[27]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[27]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[28]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[28]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[29]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[29]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[2]   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[2]   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[30]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[30]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[31]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[31]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[34]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[34]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[35]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[35]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[36]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|q_b[36]  ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.754  ; 0.754  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.510  ; 0.510  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.609  ; 0.609  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 0.754  ; 0.754  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 2.170  ; 2.170  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.529  ; 0.529  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.641 ; -0.641 ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; -0.641 ; -0.641 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.017 ; -0.017 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; -0.017 ; -0.017 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.670  ; 0.670  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.670  ; 0.670  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.571  ; 0.571  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 0.426  ; 0.426  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -2.050 ; -2.050 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.060 ; -0.060 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.761  ; 0.761  ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; 0.761  ; 0.761  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.188  ; 0.188  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; 0.188  ; 0.188  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.310 ; 5.310 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.900 ; 4.900 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.911 ; 5.911 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.704 ; 4.704 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.766 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.310 ; 5.310 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.900 ; 4.900 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.958 ; 3.766 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.704 ; 4.704 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.766 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -42.999   ; -2.309  ; -1.606   ; -0.476  ; -1.627              ;
;  AUD_ADCLRCK                        ; -42.999   ; -0.211  ; N/A      ; N/A     ; -1.627              ;
;  AUD_BCLK                           ; -2.147    ; 0.060   ; N/A      ; N/A     ; -1.222              ;
;  CLOCK_50                           ; -1.106    ; -2.123  ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -2.960    ; -2.309  ; -0.681   ; -0.172  ; -0.500              ;
;  i2c:b2v_inst|END_TR                ; -1.448    ; 0.215   ; -1.606   ; -0.476  ; -0.500              ;
;  keytr:b2v_inst1|KEYON              ; -1.411    ; 0.311   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                     ; -7485.234 ; -15.438 ; -16.935  ; -3.412  ; -13806.496          ;
;  AUD_ADCLRCK                        ; -7340.645 ; -1.794  ; N/A      ; N/A     ; -13691.894          ;
;  AUD_BCLK                           ; -54.902   ; 0.000   ; N/A      ; N/A     ; -44.222             ;
;  CLOCK_50                           ; -7.021    ; -3.860  ; N/A      ; N/A     ; -13.380             ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -52.778   ; -10.739 ; -7.491   ; -1.548  ; -32.000             ;
;  i2c:b2v_inst|END_TR                ; -18.600   ; 0.000   ; -9.444   ; -2.431  ; -17.000             ;
;  keytr:b2v_inst1|KEYON              ; -11.288   ; 0.000   ; N/A      ; N/A     ; -8.000              ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 2.007  ; 2.007  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 1.585  ; 1.585  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 1.763  ; 1.763  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 2.007  ; 2.007  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; 3.736  ; 3.736  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.348  ; 1.348  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.641 ; -0.641 ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; -0.641 ; -0.641 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.588  ; 0.588  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; 0.588  ; 0.588  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; SW[*]       ; AUD_ADCLRCK         ; 0.952  ; 0.952  ; Rise       ; AUD_ADCLRCK         ;
;  SW[0]      ; AUD_ADCLRCK         ; 0.952  ; 0.952  ; Rise       ; AUD_ADCLRCK         ;
;  SW[1]      ; AUD_ADCLRCK         ; 0.774  ; 0.774  ; Rise       ; AUD_ADCLRCK         ;
;  SW[2]      ; AUD_ADCLRCK         ; 0.530  ; 0.530  ; Rise       ; AUD_ADCLRCK         ;
; AUD_ADCDAT  ; AUD_BCLK            ; -2.050 ; -2.050 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.060 ; -0.060 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.934  ; 0.934  ; Rise       ; CLOCK_50            ;
;  SW[3]      ; CLOCK_50            ; 0.934  ; 0.934  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.188  ; 0.188  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[3]      ; i2c:b2v_inst|END_TR ; 0.188  ; 0.188  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 9.698  ; 9.698  ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 8.703  ; 8.703  ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11.198 ; 11.198 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 8.452  ; 8.452  ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 7.340  ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.310 ; 5.310 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.900 ; 4.900 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.958 ; 3.766 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 4.704 ; 4.704 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.766 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 1123     ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 36       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 194      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 113      ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0            ; 1123     ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0            ; 0        ; 36       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0            ; 0        ; 0        ; 194      ;
; CLOCK_50                           ; CLOCK_50                           ; 64           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2            ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12           ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282          ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13           ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11           ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 0        ; 113      ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0            ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100          ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                  ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 1722  ; 1722 ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun  8 14:40:51 2018
Info: Command: quartus_sta DE2_i2sound -c DE2_i2sound
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_500:b2v_inst4|COUNTER_500[9] CLOCK_500:b2v_inst4|COUNTER_500[9]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name i2c:b2v_inst|END_TR i2c:b2v_inst|END_TR
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name keytr:b2v_inst1|KEYON keytr:b2v_inst1|KEYON
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -42.999
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -42.999     -7340.645 AUD_ADCLRCK 
    Info (332119):    -2.960       -52.778 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -2.147       -54.902 AUD_BCLK 
    Info (332119):    -1.448       -18.600 i2c:b2v_inst|END_TR 
    Info (332119):    -1.411       -11.288 keytr:b2v_inst1|KEYON 
    Info (332119):    -1.106        -7.021 CLOCK_50 
Info (332146): Worst-case hold slack is -2.309
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.309       -10.444 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -2.123        -3.860 CLOCK_50 
    Info (332119):    -0.211        -1.134 AUD_ADCLRCK 
    Info (332119):     0.391         0.000 AUD_BCLK 
    Info (332119):     0.391         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.669         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -1.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.606        -9.444 i2c:b2v_inst|END_TR 
    Info (332119):    -0.681        -7.491 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.447        -1.722 i2c:b2v_inst|END_TR 
    Info (332119):    -0.172        -1.548 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -13584.374 AUD_ADCLRCK 
    Info (332119):    -1.380       -13.380 CLOCK_50 
    Info (332119):    -1.222       -44.222 AUD_BCLK 
    Info (332119):    -0.500       -32.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.500       -17.000 i2c:b2v_inst|END_TR 
    Info (332119):    -0.500        -8.000 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.900     -3047.900 AUD_ADCLRCK 
    Info (332119):    -0.742       -11.595 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.416        -9.108 AUD_BCLK 
    Info (332119):    -0.170        -1.032 i2c:b2v_inst|END_TR 
    Info (332119):    -0.114        -0.912 keytr:b2v_inst1|KEYON 
    Info (332119):     0.029         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.453        -2.766 CLOCK_50 
    Info (332119):    -1.414       -10.739 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.178        -1.794 AUD_ADCLRCK 
    Info (332119):     0.060         0.000 AUD_BCLK 
    Info (332119):     0.215         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.311         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -0.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.692        -4.067 i2c:b2v_inst|END_TR 
    Info (332119):     0.118         0.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.476        -2.431 i2c:b2v_inst|END_TR 
    Info (332119):    -0.109        -0.981 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -13691.894 AUD_ADCLRCK 
    Info (332119):    -1.380       -13.380 CLOCK_50 
    Info (332119):    -1.222       -44.222 AUD_BCLK 
    Info (332119):    -0.500       -32.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.500       -17.000 i2c:b2v_inst|END_TR 
    Info (332119):    -0.500        -8.000 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Fri Jun  8 14:40:55 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


