TimeQuest Timing Analyzer report for MIC1
Mon Dec 01 10:39:27 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK'
 24. Fast Model Hold: 'CLOCK'
 25. Fast Model Minimum Pulse Width: 'CLOCK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIC1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 120.77 MHz ; 120.77 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -5.462 ; -179.037      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.684 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -114.836              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.462 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.419      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.429 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.385      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.171 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 6.136      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.131 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 6.100      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.123 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 6.080      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.116 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.072      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.107 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 6.060      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 6.059      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -5.074 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 6.026      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.964 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.929      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.952 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.917      ;
; -4.945 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.910      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.684 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.069      ; 1.487      ;
; 1.692 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.069      ; 1.495      ;
; 1.692 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.069      ; 1.495      ;
; 1.695 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.067      ; 1.496      ;
; 1.703 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.067      ; 1.504      ;
; 1.715 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.514      ;
; 1.923 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.069      ; 1.726      ;
; 1.932 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.069      ; 1.735      ;
; 1.963 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.762      ;
; 1.968 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.767      ;
; 1.969 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.768      ;
; 1.984 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.783      ;
; 1.994 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 1.793      ;
; 1.994 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.784      ;
; 1.994 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.784      ;
; 2.002 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.793      ;
; 2.007 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.797      ;
; 2.008 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 1.796      ;
; 2.013 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 1.801      ;
; 2.015 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.806      ;
; 2.019 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 1.805      ;
; 2.021 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.812      ;
; 2.041 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.830      ;
; 2.041 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 1.828      ;
; 2.044 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.833      ;
; 2.051 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.842      ;
; 2.182 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 1.979      ;
; 2.194 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 1.991      ;
; 2.209 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 2.004      ;
; 2.224 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 2.014      ;
; 2.231 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 2.021      ;
; 2.244 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 2.035      ;
; 2.315 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.126      ;
; 2.355 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 2.162      ;
; 2.613 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 2.411      ;
; 2.646 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 2.445      ;
; 2.748 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.077      ; 2.559      ;
; 2.788 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.073      ; 2.595      ;
; 3.046 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 2.844      ;
; 3.079 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 2.878      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 4.116      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.674 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.908      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.917      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.698 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.932      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.754 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.988      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.145      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
; 4.918 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 5.152      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[5]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[5]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[6]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[6]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[7]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[7]                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 4.482 ; 4.482 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 3.948 ; 3.948 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 4.134 ; 4.134 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 4.281 ; 4.281 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 4.482 ; 4.482 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 3.967 ; 3.967 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 3.966 ; 3.966 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.233 ; 4.233 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 4.042 ; 4.042 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 3.952 ; 3.952 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.814 ; 3.814 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -3.718 ; -3.718 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -3.718 ; -3.718 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -3.904 ; -3.904 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -4.051 ; -4.051 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -4.252 ; -4.252 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -3.737 ; -3.737 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -3.736 ; -3.736 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -4.003 ; -4.003 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -3.812 ; -3.812 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -3.722 ; -3.722 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -3.584 ; -3.584 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.987  ; 7.987  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 7.123  ; 7.123  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.349  ; 7.349  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.073  ; 7.073  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 7.106  ; 7.106  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.116  ; 7.116  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.447  ; 7.447  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.682  ; 7.682  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.154  ; 7.154  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.987  ; 7.987  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.407  ; 6.407  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.311 ; 10.311 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.787  ; 9.787  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 9.431  ; 9.431  ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.805  ; 9.805  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.316  ; 9.316  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.853  ; 9.853  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.375  ; 9.375  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.333  ; 9.333  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.584  ; 9.584  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.087  ; 9.087  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.610  ; 9.610  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.413  ; 9.413  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.089  ; 9.089  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.408  ; 9.408  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.411  ; 9.411  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.604  ; 9.604  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.602  ; 9.602  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.735  ; 9.735  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.351  ; 9.351  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.631  ; 9.631  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.783  ; 9.783  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.727  ; 9.727  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.501  ; 9.501  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.636  ; 9.636  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.359  ; 9.359  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.796  ; 9.796  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.106  ; 9.106  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.151  ; 9.151  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.282  ; 9.282  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.276  ; 9.276  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.591  ; 9.591  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.482  ; 9.482  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.147  ; 9.147  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.311 ; 10.311 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 11.683 ; 11.683 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 11.239 ; 11.239 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 11.460 ; 11.460 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 11.040 ; 11.040 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 11.221 ; 11.221 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 11.117 ; 11.117 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 11.563 ; 11.563 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 11.683 ; 11.683 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 11.264 ; 11.264 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 11.601 ; 11.601 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.073  ; 7.073  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 7.123  ; 7.123  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.349  ; 7.349  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.073  ; 7.073  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 7.106  ; 7.106  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.116  ; 7.116  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.447  ; 7.447  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.682  ; 7.682  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.154  ; 7.154  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.554  ; 7.554  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.407  ; 6.407  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 9.087  ; 9.087  ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.787  ; 9.787  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 9.431  ; 9.431  ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.805  ; 9.805  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.316  ; 9.316  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.853  ; 9.853  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.375  ; 9.375  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.333  ; 9.333  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.584  ; 9.584  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.087  ; 9.087  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.610  ; 9.610  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.413  ; 9.413  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.089  ; 9.089  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.408  ; 9.408  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.411  ; 9.411  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.604  ; 9.604  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.602  ; 9.602  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.735  ; 9.735  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.351  ; 9.351  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.631  ; 9.631  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.783  ; 9.783  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.727  ; 9.727  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.501  ; 9.501  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.636  ; 9.636  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.359  ; 9.359  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.796  ; 9.796  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.106  ; 9.106  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.151  ; 9.151  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.282  ; 9.282  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.276  ; 9.276  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.591  ; 9.591  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.482  ; 9.482  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.147  ; 9.147  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.311 ; 10.311 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 10.601 ; 10.601 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.605 ; 10.605 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.855 ; 10.855 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.612 ; 10.612 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 10.601 ; 10.601 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.868 ; 10.868 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.926 ; 10.926 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 11.479 ; 11.479 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.653 ; 10.653 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 11.246 ; 11.246 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.502 ; -82.551       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.039 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -114.836              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.502 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.493      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.477 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.467      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.365 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.364      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.360 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.012     ; 3.347      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.348 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.339      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.347 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.337      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.337 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.340      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.335 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.013     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.331 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.009     ; 3.321      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.284 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.283      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.282 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.008     ; 3.273      ;
; -2.275 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.274      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.039 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 0.742      ;
; 1.042 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 0.745      ;
; 1.044 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 0.747      ;
; 1.045 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 0.747      ;
; 1.050 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 0.752      ;
; 1.057 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 0.758      ;
; 1.146 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 0.849      ;
; 1.150 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.065      ; 0.853      ;
; 1.179 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.878      ;
; 1.182 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.881      ;
; 1.182 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.881      ;
; 1.185 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.875      ;
; 1.186 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.876      ;
; 1.188 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.887      ;
; 1.193 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.883      ;
; 1.194 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.051      ; 0.883      ;
; 1.194 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.051      ; 0.883      ;
; 1.196 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.895      ;
; 1.196 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.887      ;
; 1.199 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.050      ; 0.887      ;
; 1.203 ; flop[1]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.894      ;
; 1.206 ; flop[3]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.897      ;
; 1.217 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.907      ;
; 1.218 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.908      ;
; 1.219 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.051      ; 0.908      ;
; 1.227 ; flop[0]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.918      ;
; 1.269 ; flop[6]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.967      ;
; 1.278 ; flop[4]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.976      ;
; 1.284 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.974      ;
; 1.289 ; flop[2]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 0.986      ;
; 1.292 ; flop[5]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.052      ; 0.982      ;
; 1.301 ; flop[7]                                                                                                            ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.992      ;
; 1.309 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.072      ; 1.019      ;
; 1.337 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 1.043      ;
; 1.449 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.146      ;
; 1.461 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.072      ; 1.171      ;
; 1.474 ; MPC_GENERATOR:inst4|inst8                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.172      ;
; 1.489 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.068      ; 1.195      ;
; 1.601 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.298      ;
; 1.626 ; MPC_GENERATOR:inst4|inst1                                                                                          ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.324      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.668 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.806      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.676 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.814      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.683 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.821      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.774 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.912      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.780 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.918      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
; 2.787 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.925      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst1                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst4|inst8                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[4]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[5]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[5]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[6]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[6]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[7]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[7]                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 2.479 ; 2.479 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.187 ; 2.187 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.312 ; 2.312 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.383 ; 2.383 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.479 ; 2.479 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.229 ; 2.229 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.245 ; 2.245 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.340 ; 2.340 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.247 ; 2.247 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 2.194 ; 2.194 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.148 ; 2.148 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -2.067 ; -2.067 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.067 ; -2.067 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.192 ; -2.192 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.263 ; -2.263 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.359 ; -2.359 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.109 ; -2.109 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.125 ; -2.125 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.220 ; -2.220 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.127 ; -2.127 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -2.074 ; -2.074 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.028 ; -2.028 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.283 ; 4.283 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.941 ; 3.941 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.046 ; 4.046 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.909 ; 3.909 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.929 ; 3.929 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.934 ; 3.934 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.100 ; 4.100 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.208 ; 4.208 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.954 ; 3.954 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.283 ; 4.283 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.600 ; 3.600 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.952 ; 5.952 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.499 ; 5.499 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.725 ; 5.725 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.626 ; 5.626 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.327 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.640 ; 5.640 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.496 ; 5.496 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.328 ; 5.328 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.483 ; 5.483 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.481 ; 5.481 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.634 ; 5.634 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.682 ; 5.682 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.454 ; 5.454 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.678 ; 5.678 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.575 ; 5.575 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.655 ; 5.655 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.457 ; 5.457 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.726 ; 5.726 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.345 ; 5.345 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.375 ; 5.375 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.480 ; 5.480 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.635 ; 5.635 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.374 ; 5.374 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.952 ; 5.952 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.575 ; 6.575 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.357 ; 6.357 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.457 ; 6.457 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.256 ; 6.256 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.344 ; 6.344 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.301 ; 6.301 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.516 ; 6.516 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.575 ; 6.575 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.362 ; 6.362 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.520 ; 6.520 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.909 ; 3.909 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.941 ; 3.941 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.046 ; 4.046 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.909 ; 3.909 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.929 ; 3.929 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.934 ; 3.934 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.100 ; 4.100 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.208 ; 4.208 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.954 ; 3.954 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.131 ; 4.131 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.600 ; 3.600 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.327 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.499 ; 5.499 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.725 ; 5.725 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.626 ; 5.626 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.327 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.640 ; 5.640 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.496 ; 5.496 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.328 ; 5.328 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.483 ; 5.483 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.481 ; 5.481 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.634 ; 5.634 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.682 ; 5.682 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.454 ; 5.454 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.678 ; 5.678 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.575 ; 5.575 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.655 ; 5.655 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.457 ; 5.457 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.726 ; 5.726 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.345 ; 5.345 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.375 ; 5.375 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.480 ; 5.480 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.635 ; 5.635 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.374 ; 5.374 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.952 ; 5.952 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.057 ; 6.057 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.067 ; 6.067 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.185 ; 6.185 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.057 ; 6.057 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.063 ; 6.063 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.176 ; 6.176 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.224 ; 6.224 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.488 ; 6.488 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.091 ; 6.091 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.378 ; 6.378 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.462   ; 1.039 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -5.462   ; 1.039 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -179.037 ; 0.0   ; 0.0      ; 0.0     ; -114.836            ;
;  CLOCK           ; -179.037 ; 0.000 ; N/A      ; N/A     ; -114.836            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 4.482 ; 4.482 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 3.948 ; 3.948 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 4.134 ; 4.134 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 4.281 ; 4.281 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 4.482 ; 4.482 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 3.967 ; 3.967 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 3.966 ; 3.966 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.233 ; 4.233 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 4.042 ; 4.042 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 3.952 ; 3.952 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.814 ; 3.814 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -2.067 ; -2.067 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.067 ; -2.067 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.192 ; -2.192 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.263 ; -2.263 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.359 ; -2.359 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.109 ; -2.109 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.125 ; -2.125 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.220 ; -2.220 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.127 ; -2.127 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -2.074 ; -2.074 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.028 ; -2.028 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.987  ; 7.987  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 7.123  ; 7.123  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.349  ; 7.349  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.073  ; 7.073  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 7.106  ; 7.106  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.116  ; 7.116  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.447  ; 7.447  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.682  ; 7.682  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.154  ; 7.154  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.987  ; 7.987  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.407  ; 6.407  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.311 ; 10.311 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.787  ; 9.787  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 9.431  ; 9.431  ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.805  ; 9.805  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.316  ; 9.316  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.853  ; 9.853  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.375  ; 9.375  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.333  ; 9.333  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.584  ; 9.584  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.087  ; 9.087  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.610  ; 9.610  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.413  ; 9.413  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.089  ; 9.089  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.408  ; 9.408  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.411  ; 9.411  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.604  ; 9.604  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.602  ; 9.602  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.735  ; 9.735  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.351  ; 9.351  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.631  ; 9.631  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.783  ; 9.783  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.727  ; 9.727  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.501  ; 9.501  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.636  ; 9.636  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.359  ; 9.359  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.796  ; 9.796  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.106  ; 9.106  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.151  ; 9.151  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.282  ; 9.282  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.276  ; 9.276  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.591  ; 9.591  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.482  ; 9.482  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.147  ; 9.147  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.311 ; 10.311 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 11.683 ; 11.683 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 11.239 ; 11.239 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 11.460 ; 11.460 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 11.040 ; 11.040 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 11.221 ; 11.221 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 11.117 ; 11.117 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 11.563 ; 11.563 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 11.683 ; 11.683 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 11.264 ; 11.264 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 11.601 ; 11.601 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.909 ; 3.909 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.941 ; 3.941 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.046 ; 4.046 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.909 ; 3.909 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.929 ; 3.929 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.934 ; 3.934 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.100 ; 4.100 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.208 ; 4.208 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.954 ; 3.954 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.131 ; 4.131 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.600 ; 3.600 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.327 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.499 ; 5.499 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.725 ; 5.725 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.738 ; 5.738 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.511 ; 5.511 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.429 ; 5.429 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.626 ; 5.626 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.327 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.640 ; 5.640 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.496 ; 5.496 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.328 ; 5.328 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.483 ; 5.483 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.481 ; 5.481 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.631 ; 5.631 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.634 ; 5.634 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.682 ; 5.682 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.454 ; 5.454 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.582 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.708 ; 5.708 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.678 ; 5.678 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.575 ; 5.575 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.655 ; 5.655 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.457 ; 5.457 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.726 ; 5.726 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.345 ; 5.345 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.375 ; 5.375 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.480 ; 5.480 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.635 ; 5.635 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.514 ; 5.514 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.374 ; 5.374 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.952 ; 5.952 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.057 ; 6.057 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.067 ; 6.067 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.185 ; 6.185 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.057 ; 6.057 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.063 ; 6.063 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.176 ; 6.176 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.224 ; 6.224 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.488 ; 6.488 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.091 ; 6.091 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.378 ; 6.378 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 40       ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 40       ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 01 10:39:26 2025
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.462
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.462      -179.037 CLOCK 
Info (332146): Worst-case hold slack is 1.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.684         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -114.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.502       -82.551 CLOCK 
Info (332146): Worst-case hold slack is 1.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.039         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -114.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Mon Dec 01 10:39:27 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


