{
  "name": "core_arch::x86::avx512fp16::_mm_max_round_sh",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm_undefined_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Return vector of type `__m128h` with indetermination elements.\n Despite using the word \"undefined\" (following Intel's naming scheme), this non-deterministically\n picks some valid value and is not equivalent to [`mem::MaybeUninit`](crate::mem::MaybeUninit).\n In practice, this is typically equivalent to [`mem::zeroed`](crate::mem::zeroed).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_undefined_ph)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm_mask_max_round_sh": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare the lower half-precision (16-bit) floating-point elements in a and b, store the maximum value\n in the lower element of dst using writemask k (the element is copied from src when mask bit 0 is not set),\n and copy the upper 7 packed elements from a to the upper elements of dst. Exceptions can be suppressed by\n passing _MM_FROUND_NO_EXC in the sae parameter. Does not follow the IEEE Standard for Floating-Point Arithmetic\n (IEEE 754) maximum value when inputs are NaN or signed-zero values.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_max_round_sh)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 11039,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:8604:1: 8607:2",
  "src": "pub fn _mm_max_round_sh<const SAE: i32>(a: __m128h, b: __m128h) -> __m128h {\n    static_assert_sae!(SAE);\n    _mm_mask_max_round_sh::<SAE>(_mm_undefined_ph(), 0xff, a, b)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_max_round_sh(_1: core_arch::x86::__m128h, _2: core_arch::x86::__m128h) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let mut _3: core_arch::x86::__m128h;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512fp16::_mm_undefined_ph() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::_mm_mask_max_round_sh::<SAE>(move _3, u8::MAX, _1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Compare the lower half-precision (16-bit) floating-point elements in a and b, store the maximum value\n in the lower element of dst, and copy the upper 7 packed elements from a to the upper elements of dst.\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter. Does not follow the\n IEEE Standard for Floating-Point Arithmetic (IEEE 754) maximum value when inputs are NaN or signed-zero values.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_round_sh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}