#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May  8 08:32:02 2019
# Process ID: 12980
# Current directory: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.runs/synth_1
# Command line: vivado.exe -log Top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl
# Log file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.runs/synth_1/Top_level.vds
# Journal file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_level.tcl -notrace
Command: synth_design -top Top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 344.285 ; gain = 100.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_level' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:19]
INFO: [Synth 8-3491] module 'FMS' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Alarme.vhd:6' bound to instance 'FMS_i' of component 'FMS' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FMS' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Alarme.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Alarme.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Alarme.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'FMS' (1#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Alarme.vhd:21]
INFO: [Synth 8-3491] module 'Piscador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Disparar.vhd:6' bound to instance 'Piscador_i' of component 'Piscador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Piscador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Disparar.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Piscador' (2#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Disparar.vhd:14]
INFO: [Synth 8-3491] module 'Contador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:6' bound to instance 'Contador_i' of component 'Contador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Contador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Contador' (3#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:18]
INFO: [Synth 8-3491] module 'Divisor_de_clock' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Divisor_de_clk.vhd:6' bound to instance 'Divisor_de_clock_i' of component 'Divisor_de_clock' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Divisor_de_clock' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Divisor_de_clk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Divisor_de_clock' (4#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Divisor_de_clk.vhd:14]
INFO: [Synth 8-3491] module 'Mux_Display' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:6' bound to instance 'Mux_Display_i' of component 'Mux_Display' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Mux_Display' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Mux_Display' (5#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Top_level' (6#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Top_level.vhd:19]
WARNING: [Synth 8-3331] design Contador has unconnected port clk
WARNING: [Synth 8-3331] design Contador has unconnected port reset
WARNING: [Synth 8-3331] design Piscador has unconnected port reset
WARNING: [Synth 8-3331] design FMS has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 396.918 ; gain = 152.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 396.918 ; gain = 152.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 717.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 717.191 ; gain = 473.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 717.191 ; gain = 473.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 717.191 ; gain = 473.105
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_u_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element count_d_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:30]
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element an_cnt_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 717.191 ; gain = 473.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FMS 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Piscador 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Divisor_de_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Mux_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Divisor_de_clock_i/counter2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Divisor_de_clock_i/temp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Divisor_de_clock_i/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Divisor_de_clock_i/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Contador_i/count_u_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element Contador_i/count_d_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Contador.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element Mux_Display_i/an_cnt_reg was removed.  [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Mux_Display.vhd:34]
INFO: [Synth 8-3886] merging instance 'FMS_i/disp_A_reg[0]' (FDE) to 'FMS_i/disp_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'FMS_i/disp_A_reg[1]' (FDE) to 'FMS_i/disp_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FMS_i/disp_A_reg[3] )
WARNING: [Synth 8-3332] Sequential element (FMS_i/disp_A_reg[3]) is unused and will be removed from module Top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 717.191 ; gain = 473.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 718.082 ; gain = 473.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 718.230 ; gain = 474.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |    25|
|4     |LUT2   |     3|
|5     |LUT3   |     4|
|6     |LUT4   |    25|
|7     |LUT5   |    99|
|8     |LUT6   |     7|
|9     |FDCE   |   112|
|10    |FDPE   |     5|
|11    |FDRE   |     9|
|12    |IBUF   |    15|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   352|
|2     |  Contador_i         |Contador         |    34|
|3     |  Divisor_de_clock_i |Divisor_de_clock |   164|
|4     |  FMS_i              |FMS              |    16|
|5     |  Mux_Display_i      |Mux_Display      |    67|
|6     |  Piscador_i         |Piscador         |    29|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 739.863 ; gain = 175.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 739.863 ; gain = 495.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 741.047 ; gain = 509.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 741.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 08:33:06 2019...
