module module_0 (
    output [id_1 : id_1] id_2,
    input id_3,
    output [1 : id_2] id_4,
    input [id_3 : id_1  &  id_3] id_5,
    input id_6,
    input id_7
);
  logic id_8;
  assign id_1 = id_6;
  id_9 id_10 (
      .id_6(id_3),
      .id_8(id_4),
      .id_5(id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  id_5 id_6 (
      .id_4(id_3),
      .id_4(1)
  );
  id_7 id_8 (
      .id_1(1),
      .id_4(id_3)
  );
  assign id_3 = id_4 ? id_4 : id_4;
endmodule
