#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Feb 14 09:16:12 2016
# Process ID: 9548
# Current directory: F:/update2/pyr_test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6232 F:\update2\pyr_test_2\pyr_test_2.xpr
# Log file: F:/update2/pyr_test_2/vivado.log
# Journal file: F:/update2/pyr_test_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/update2/pyr_test_2/pyr_test_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Peachy/Desktop/pyr_test_2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'F:/update2/SeniorProj/PyramidCon_x/solution2/impl/ip', nor could it be found using path 'C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/update2/SeniorProj/PyramidCon_x/solution2/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2016/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pyr_test2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pyr_test2_pyrconstuct_top_0_1

open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 823.680 ; gain = 201.273
open_bd_design {F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- pitchaya:hls:pyrconstuct_top:1.0 - pyrconstuct_top_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pyr_test2> from BD file <F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 939.813 ; gain = 116.133
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {256} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {8'b00000000,tdata[23:0]}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.M_HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.TKEEP_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'TKEEP Remap String(TKEEP_REMAP)' with value '1'b0' for BD Cell '/axis_subset_converter_0'. Error: undersized remap specification: 1 bits specified, 4 bits required !
INFO: [IP_Flow 19-3438] Customization errors found on '/axis_subset_converter_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'TKEEP Remap String(TKEEP_REMAP)' with value '1'b0' for BD Cell '/axis_subset_converter_0'. Error: undersized remap specification: 1 bits specified, 4 bits required !
Customization errors found on '/axis_subset_converter_0'. Restoring to previous valid configuration.

INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.TKEEP_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
endgroup
startgroup
set_property -dict [list CONFIG.M_HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.M_HAS_TKEEP {0} CONFIG.TKEEP_REMAP {1'b0}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
endgroup
startgroup
endgroup
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  F:/update/PyramidCon_x/solution2/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/update/PyramidCon_x/solution2/impl/ip'.
open_bd_design {F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets pyrconstuct_top_0_pyrFilOut_V_M_real_V] [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_cells pyrconstuct_top_0]
startgroup
create_bd_cell -type ip -vlnv pitchaya:hls:pyrconstuct_top:1.0 pyrconstuct_top_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_real_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_real_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_real_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_real_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_imag_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_real_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_real_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /pyrconstuct_top_0/pyrFilOut_V_M_real_V. Setting parameter on /pyrconstuct_top_0/pyrFilOut_V_M_real_V failed
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins pyrconstuct_top_0/ap_clk]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins pyrconstuct_top_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /pyrconstuct_top_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins pyrconstuct_top_0/nL]
connect_bd_net [get_bd_pins pyrconstuct_top_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pyrconstuct_top_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins pyrconstuct_top_0/imgIn] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins pyrconstuct_top_0/pyrFilOut_V_M_real_V] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
startgroup
endgroup
set_property location {5 1660 420} [get_bd_cells axi_dma_0]
startgroup
endgroup
save_bd_design
Wrote  : <F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

generate_target all [get_files  F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
INFO: [BD 41-1662] The design 'pyr_test2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/pyrconstuct_top_0/pyrFilOut_V_M_imag_V_TREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.v
Verilog Output written to : F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2_wrapper.v
Wrote  : <F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] pyr_test2_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_axis_subset_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
WARNING: [IP_Flow 19-519] IP 'pyr_test2_pyrconstuct_top_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pyr_test2_pyrconstuct_top_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pyrconstuct_top_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pyr_test2_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pyr_test2_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
Exporting to file F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2.hwh
Generated Block Design Tcl file F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hw_handoff/pyr_test2_bd.tcl
Generated Hardware Definition File F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1189.289 ; gain = 171.918
export_ip_user_files -of_objects [get_files F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -directory F:/update2/pyr_test_2/pyr_test_2.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 2
[Sun Feb 14 09:28:47 2016] Launched synth_1...
Run output will be captured here: F:/update2/pyr_test_2/pyr_test_2.runs/synth_1/runme.log
[Sun Feb 14 09:28:47 2016] Launched impl_1...
Run output will be captured here: F:/update2/pyr_test_2/pyr_test_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/update2/pyr_test_2/.Xil/Vivado-9548-DESKTOP-SG5D71V/dcp/pyr_test2_wrapper_early.xdc]
Finished Parsing XDC File [F:/update2/pyr_test_2/.Xil/Vivado-9548-DESKTOP-SG5D71V/dcp/pyr_test2_wrapper_early.xdc]
Parsing XDC File [F:/update2/pyr_test_2/.Xil/Vivado-9548-DESKTOP-SG5D71V/dcp/pyr_test2_wrapper_late.xdc]
Finished Parsing XDC File [F:/update2/pyr_test_2/.Xil/Vivado-9548-DESKTOP-SG5D71V/dcp/pyr_test2_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1409.602 ; gain = 29.223
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1409.602 ; gain = 29.223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1515.117 ; gain = 294.121
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Feb 14 10:22:28 2016] Launched impl_1...
Run output will be captured here: F:/update2/pyr_test_2/pyr_test_2.runs/impl_1/runme.log
file copy -force F:/update2/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef F:/update2/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace F:/update2/pyr_test_2/pyr_test_2.sdk -hwspec F:/update2/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/update2/pyr_test_2/pyr_test_2.sdk -hwspec F:/update2/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
startgroup
set_property -dict [list CONFIG.HAS_ACLKEN {1}] [get_bd_cells axis_subset_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.HAS_ACLKEN {0}] [get_bd_cells axis_subset_converter_0]
endgroup
save_bd_design
Wrote  : <F:/update2/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 14 10:58:13 2016...
