Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6vcx75t-2-ff484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/tp_pkg.vhd" into library work
Parsing package <tp_pkg>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/sequenceur.vhd" into library work
Parsing entity <sequenceur>.
Parsing architecture <rtl> of entity <sequenceur>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <rtl> of entity <rom>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/MUL.vhd" into library work
Parsing entity <mul>.
Parsing architecture <rtl> of entity <mul>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/DPRAM.vhd" into library work
Parsing entity <DPRAM>.
Parsing architecture <rtl> of entity <dpram>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/accu_tile.vhd" into library work
Parsing entity <accu_tile>.
Parsing architecture <rtl> of entity <accu_tile>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/Tile.vhd" into library work
Parsing entity <Tile>.
Parsing architecture <rtl> of entity <tile>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/accu_tot.vhd" into library work
Parsing entity <accu_tot>.
Parsing architecture <rtl> of entity <accu_tot>.
Parsing VHDL file "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <accu_tot> (architecture <rtl>) from library <work>.

Elaborating entity <Tile> (architecture <rtl>) from library <work>.

Elaborating entity <DPRAM> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/martin/Desktop/TP_strategie_synthese/DPRAM.vhd" Line 43: Assignment to buff_ina ignored, since the identifier is never used

Elaborating entity <ROM> (architecture <rtl>) from library <work>.

Elaborating entity <mul> (architecture <rtl>) from library <work>.

Elaborating entity <accu_tile> (architecture <rtl>) from library <work>.

Elaborating entity <sequenceur> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/martin/Desktop/TP_strategie_synthese/sequenceur.vhd" Line 124. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" Line 91: Assignment to s_done ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd".
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[1].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[2].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[3].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[4].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[5].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[6].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[7].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[8].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[9].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[10].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[11].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[12].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[13].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[14].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[15].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[16].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[17].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[18].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[19].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[20].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[21].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[22].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[23].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[24].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[25].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[26].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[27].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[28].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[29].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[30].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[31].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[32].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[33].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[34].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[35].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[36].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[37].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[38].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[39].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[40].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[41].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[42].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[43].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[44].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[45].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[46].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[47].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[48].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[49].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[50].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[51].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[52].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[53].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[54].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[55].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[56].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[57].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[58].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[59].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[60].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[61].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[62].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[63].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[64].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[65].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[66].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[67].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[68].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[69].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[70].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[71].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[72].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[73].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[74].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[75].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[76].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[77].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[78].tile_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/Desktop/TP_strategie_synthese/TOP.vhd" line 79: Output port <done> of the instance <gen_tiles[79].tile_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <accu_tot>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/accu_tot.vhd".
    Found 119-bit register for signal <data_out>.
    Found 119-bit register for signal <buff_data_out>.
    Found 1-bit register for signal <s_done>.
    Found 119-bit adder for signal <_n0580> created at line 36.
    Found 119-bit adder for signal <_n0581> created at line 36.
    Found 119-bit adder for signal <_n0582> created at line 36.
    Found 119-bit adder for signal <_n0583> created at line 36.
    Found 119-bit adder for signal <_n0584> created at line 36.
    Found 119-bit adder for signal <_n0585> created at line 36.
    Found 119-bit adder for signal <_n0586> created at line 36.
    Found 119-bit adder for signal <_n0587> created at line 36.
    Found 119-bit adder for signal <_n0588> created at line 36.
    Found 119-bit adder for signal <_n0589> created at line 36.
    Found 119-bit adder for signal <_n0590> created at line 36.
    Found 119-bit adder for signal <_n0591> created at line 36.
    Found 119-bit adder for signal <_n0592> created at line 36.
    Found 119-bit adder for signal <_n0593> created at line 36.
    Found 119-bit adder for signal <_n0594> created at line 36.
    Found 119-bit adder for signal <_n0595> created at line 36.
    Found 119-bit adder for signal <_n0596> created at line 36.
    Found 119-bit adder for signal <_n0597> created at line 36.
    Found 119-bit adder for signal <_n0598> created at line 36.
    Found 119-bit adder for signal <_n0599> created at line 36.
    Found 119-bit adder for signal <_n0600> created at line 36.
    Found 119-bit adder for signal <_n0601> created at line 36.
    Found 119-bit adder for signal <_n0602> created at line 36.
    Found 119-bit adder for signal <_n0603> created at line 36.
    Found 119-bit adder for signal <_n0604> created at line 36.
    Found 119-bit adder for signal <_n0605> created at line 36.
    Found 119-bit adder for signal <_n0606> created at line 36.
    Found 119-bit adder for signal <_n0607> created at line 36.
    Found 119-bit adder for signal <_n0608> created at line 36.
    Found 119-bit adder for signal <_n0609> created at line 36.
    Found 119-bit adder for signal <_n0610> created at line 36.
    Found 119-bit adder for signal <_n0611> created at line 36.
    Found 119-bit adder for signal <_n0612> created at line 36.
    Found 119-bit adder for signal <_n0613> created at line 36.
    Found 119-bit adder for signal <_n0614> created at line 36.
    Found 119-bit adder for signal <_n0615> created at line 36.
    Found 119-bit adder for signal <_n0616> created at line 36.
    Found 119-bit adder for signal <_n0617> created at line 36.
    Found 119-bit adder for signal <_n0618> created at line 36.
    Found 119-bit adder for signal <_n0619> created at line 36.
    Found 119-bit adder for signal <_n0620> created at line 36.
    Found 119-bit adder for signal <_n0621> created at line 36.
    Found 119-bit adder for signal <_n0622> created at line 36.
    Found 119-bit adder for signal <_n0623> created at line 36.
    Found 119-bit adder for signal <_n0624> created at line 36.
    Found 119-bit adder for signal <_n0625> created at line 36.
    Found 119-bit adder for signal <_n0626> created at line 36.
    Found 119-bit adder for signal <_n0627> created at line 36.
    Found 119-bit adder for signal <_n0628> created at line 36.
    Found 119-bit adder for signal <_n0629> created at line 36.
    Found 119-bit adder for signal <_n0630> created at line 36.
    Found 119-bit adder for signal <_n0631> created at line 36.
    Found 119-bit adder for signal <_n0632> created at line 36.
    Found 119-bit adder for signal <_n0633> created at line 36.
    Found 119-bit adder for signal <_n0634> created at line 36.
    Found 119-bit adder for signal <_n0635> created at line 36.
    Found 119-bit adder for signal <_n0636> created at line 36.
    Found 119-bit adder for signal <_n0637> created at line 36.
    Found 119-bit adder for signal <_n0638> created at line 36.
    Found 119-bit adder for signal <_n0639> created at line 36.
    Found 119-bit adder for signal <_n0640> created at line 36.
    Found 119-bit adder for signal <_n0641> created at line 36.
    Found 119-bit adder for signal <_n0642> created at line 36.
    Found 119-bit adder for signal <_n0643> created at line 36.
    Found 119-bit adder for signal <_n0644> created at line 36.
    Found 119-bit adder for signal <_n0645> created at line 36.
    Found 119-bit adder for signal <_n0646> created at line 36.
    Found 119-bit adder for signal <_n0647> created at line 36.
    Found 119-bit adder for signal <_n0648> created at line 36.
    Found 119-bit adder for signal <_n0649> created at line 36.
    Found 119-bit adder for signal <_n0650> created at line 36.
    Found 119-bit adder for signal <_n0651> created at line 36.
    Found 119-bit adder for signal <_n0652> created at line 36.
    Found 119-bit adder for signal <_n0653> created at line 36.
    Found 119-bit adder for signal <_n0654> created at line 36.
    Found 119-bit adder for signal <_n0655> created at line 36.
    Found 119-bit adder for signal <_n0656> created at line 36.
    Found 119-bit adder for signal <_n0657> created at line 36.
    Found 119-bit adder for signal <_n0658> created at line 36.
    Found 119-bit adder for signal <buff_data_out[118]_GND_6_o_add_79_OUT> created at line 36.
    Summary:
	inferred  80 Adder/Subtractor(s).
	inferred 239 D-type flip-flop(s).
Unit <accu_tot> synthesized.

Synthesizing Unit <Tile>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/Tile.vhd".
    Summary:
	no macro.
Unit <Tile> synthesized.

Synthesizing Unit <DPRAM>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/DPRAM.vhd".
    Found 32x12-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 12-bit register for signal <Z_8_o_dff_6_OUT>.
    Found 1-bit register for signal <ena_clka_DFF_133>.
    Found 1-bit register for signal <ena_clka_DFF_134>.
    Found 1-bit register for signal <ena_clka_DFF_135>.
    Found 1-bit register for signal <ena_clka_DFF_136>.
    Found 1-bit register for signal <ena_clka_DFF_137>.
    Found 1-bit register for signal <ena_clka_DFF_138>.
    Found 1-bit register for signal <ena_clka_DFF_139>.
    Found 1-bit register for signal <ena_clka_DFF_140>.
    Found 1-bit register for signal <ena_clka_DFF_141>.
    Found 1-bit register for signal <ena_clka_DFF_142>.
    Found 1-bit register for signal <ena_clka_DFF_143>.
    Found 1-bit register for signal <ena_clka_DFF_144>.
    Found 12-bit register for signal <Z_8_o_dff_11_OUT>.
    Found 1-bit register for signal <enb_clkb_DFF_145>.
    Found 1-bit register for signal <enb_clkb_DFF_146>.
    Found 1-bit register for signal <enb_clkb_DFF_147>.
    Found 1-bit register for signal <enb_clkb_DFF_148>.
    Found 1-bit register for signal <enb_clkb_DFF_149>.
    Found 1-bit register for signal <enb_clkb_DFF_150>.
    Found 1-bit register for signal <enb_clkb_DFF_151>.
    Found 1-bit register for signal <enb_clkb_DFF_152>.
    Found 1-bit register for signal <enb_clkb_DFF_153>.
    Found 1-bit register for signal <enb_clkb_DFF_154>.
    Found 1-bit register for signal <enb_clkb_DFF_155>.
    Found 1-bit register for signal <enb_clkb_DFF_156>.
    Found 1-bit tristate buffer for signal <douta<11>> created at line 43
    Found 1-bit tristate buffer for signal <douta<10>> created at line 43
    Found 1-bit tristate buffer for signal <douta<9>> created at line 43
    Found 1-bit tristate buffer for signal <douta<8>> created at line 43
    Found 1-bit tristate buffer for signal <douta<7>> created at line 43
    Found 1-bit tristate buffer for signal <douta<6>> created at line 43
    Found 1-bit tristate buffer for signal <douta<5>> created at line 43
    Found 1-bit tristate buffer for signal <douta<4>> created at line 43
    Found 1-bit tristate buffer for signal <douta<3>> created at line 43
    Found 1-bit tristate buffer for signal <douta<2>> created at line 43
    Found 1-bit tristate buffer for signal <douta<1>> created at line 43
    Found 1-bit tristate buffer for signal <douta<0>> created at line 43
    Found 1-bit tristate buffer for signal <doutb<11>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<10>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<9>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<8>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<7>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<6>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<5>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<4>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<3>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<2>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<1>> created at line 58
    Found 1-bit tristate buffer for signal <doutb<0>> created at line 58
    Summary:
	inferred   1 RAM(s).
	inferred  48 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <DPRAM> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/ROM.vhd".
    Found 11-bit register for signal <data>.
    Found 16x11-bit Read Only RAM for signal <addr[3]_GND_57_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <ROM> synthesized.

Synthesizing Unit <mul>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/MUL.vhd".
    Found 24-bit register for signal <buff_calc>.
    Found 1-bit register for signal <done>.
    Found 13-bit adder for signal <n0016> created at line 37.
    Found 13x11-bit multiplier for signal <BUS_0001_multipl[10]_MuLt_1_OUT> created at line 37.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mul> synthesized.

Synthesizing Unit <accu_tile>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/accu_tile.vhd".
    Found 5-bit register for signal <counter_accu_tile>.
    Found 39-bit register for signal <buff_data_out>.
    Found 1-bit register for signal <done>.
    Found 39-bit adder for signal <buff_data_out[38]_GND_60_o_add_3_OUT> created at line 53.
    Found 5-bit adder for signal <counter_accu_tile[4]_GND_60_o_add_4_OUT> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <accu_tile> synthesized.

Synthesizing Unit <sequenceur>.
    Related source file is "/home/martin/Desktop/TP_strategie_synthese/sequenceur.vhd".
    Found 6-bit register for signal <counter_data_to_write>.
    Found 5-bit register for signal <counter_nbr_multiplication>.
    Found 1-bit register for signal <start_mul>.
    Found 1-bit register for signal <ena>.
    Found 1-bit register for signal <enb>.
    Found 1-bit register for signal <en_rom>.
    Found 5-bit register for signal <addra>.
    Found 5-bit register for signal <addrb>.
    Found 1-bit register for signal <wea>.
    Found 1-bit register for signal <web>.
    Found 4-bit register for signal <addr_rom>.
    Found 1-bit register for signal <start_accu>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_46_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <counter_data_to_write[5]_GND_61_o_add_1_OUT> created at line 80.
    Found 5-bit adder for signal <PWR_36_o_counter_nbr_multiplication[4]_add_13_OUT> created at line 105.
    Found 5-bit adder for signal <counter_nbr_multiplication[4]_GND_61_o_add_15_OUT> created at line 113.
    Found 6-bit comparator greater for signal <counter_data_to_write[5]_PWR_36_o_LessThan_3_o> created at line 82
    Found 5-bit comparator greater for signal <counter_nbr_multiplication[4]_PWR_36_o_LessThan_15_o> created at line 112
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sequenceur> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 160
 16x11-bit single-port Read Only RAM                   : 80
 32x12-bit dual-port RAM                               : 80
# Multipliers                                          : 80
 13x11-bit multiplier                                  : 80
# Adders/Subtractors                                   : 560
 119-bit adder                                         : 80
 13-bit adder                                          : 80
 39-bit adder                                          : 80
 5-bit adder                                           : 240
 6-bit adder                                           : 80
# Registers                                            : 3443
 1-bit register                                        : 2561
 11-bit register                                       : 80
 119-bit register                                      : 2
 12-bit register                                       : 160
 24-bit register                                       : 80
 39-bit register                                       : 80
 4-bit register                                        : 80
 5-bit register                                        : 320
 6-bit register                                        : 80
# Comparators                                          : 160
 5-bit comparator greater                              : 80
 6-bit comparator greater                              : 80
# Multiplexers                                         : 1280
 1-bit 2-to-1 multiplexer                              : 80
 12-bit 2-to-1 multiplexer                             : 320
 24-bit 2-to-1 multiplexer                             : 80
 39-bit 2-to-1 multiplexer                             : 160
 4-bit 2-to-1 multiplexer                              : 80
 5-bit 2-to-1 multiplexer                              : 480
 6-bit 2-to-1 multiplexer                              : 80
# Tristates                                            : 1920
 1-bit tristate buffer                                 : 1920
# FSMs                                                 : 80

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM_1> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 

Synthesizing (advanced) Unit <DPRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     weB            | connected to internal node          | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <dinb>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DPRAM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3231 - The small RAM <Mram_addr[3]_GND_57_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

Synthesizing (advanced) Unit <accu_tile>.
The following registers are absorbed into accumulator <buff_data_out>: 1 register on signal <buff_data_out>.
The following registers are absorbed into counter <counter_accu_tile>: 1 register on signal <counter_accu_tile>.
Unit <accu_tile> synthesized (advanced).

Synthesizing (advanced) Unit <accu_tot>.
The following registers are absorbed into accumulator <buff_data_out>: 1 register on signal <buff_data_out>.
Unit <accu_tot> synthesized (advanced).

Synthesizing (advanced) Unit <mul>.
	Adder/Subtractor <Madd_n0016> in block <mul> and  <Mmult_BUS_0001_multipl[10]_MuLt_1_OUT> in block <mul> are combined into a MULT with pre-adder <Mmult_BUS_0001_multipl[10]_MuLt_1_OUT1>.
Unit <mul> synthesized (advanced).

Synthesizing (advanced) Unit <sequenceur>.
The following registers are absorbed into counter <counter_data_to_write>: 1 register on signal <counter_data_to_write>.
The following registers are absorbed into counter <counter_nbr_multiplication>: 1 register on signal <counter_nbr_multiplication>.
Unit <sequenceur> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 160
 16x11-bit single-port distributed Read Only RAM       : 80
 32x12-bit dual-port distributed RAM                   : 80
# MACs                                                 : 80
 13x11-to-24-bit Mult with pre-adder                   : 80
# Adders/Subtractors                                   : 160
 119-bit adder                                         : 80
 5-bit adder                                           : 80
# Counters                                             : 240
 5-bit up counter                                      : 160
 6-bit up counter                                      : 80
# Accumulators                                         : 81
 119-bit up accumulator                                : 1
 39-bit up loadable accumulator                        : 80
# Registers                                            : 8520
 Flip-Flops                                            : 8520
# Comparators                                          : 160
 5-bit comparator greater                              : 80
 6-bit comparator greater                              : 80
# Multiplexers                                         : 960
 1-bit 2-to-1 multiplexer                              : 80
 12-bit 2-to-1 multiplexer                             : 320
 24-bit 2-to-1 multiplexer                             : 80
 39-bit 2-to-1 multiplexer                             : 80
 4-bit 2-to-1 multiplexer                              : 80
 5-bit 2-to-1 multiplexer                              : 320
# FSMs                                                 : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ena_clka_DFF_135> in Unit <DPRAM> is equivalent to the following 11 FFs/Latches, which will be removed : <ena_clka_DFF_133> <ena_clka_DFF_134> <ena_clka_DFF_136> <ena_clka_DFF_137> <ena_clka_DFF_138> <ena_clka_DFF_139> <ena_clka_DFF_142> <ena_clka_DFF_140> <ena_clka_DFF_141> <ena_clka_DFF_143> <ena_clka_DFF_144> 
INFO:Xst:2261 - The FF/Latch <enb_clkb_DFF_145> in Unit <DPRAM> is equivalent to the following 11 FFs/Latches, which will be removed : <enb_clkb_DFF_148> <enb_clkb_DFF_146> <enb_clkb_DFF_147> <enb_clkb_DFF_149> <enb_clkb_DFF_150> <enb_clkb_DFF_151> <enb_clkb_DFF_152> <enb_clkb_DFF_155> <enb_clkb_DFF_153> <enb_clkb_DFF_154> <enb_clkb_DFF_156> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gen_tiles[79].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[78].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[77].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[76].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[75].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[74].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[73].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[72].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[71].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[70].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[69].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[68].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[67].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[66].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[65].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[64].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[63].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[62].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[61].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[60].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[59].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[58].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[57].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[56].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[55].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[54].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[53].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[52].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[51].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[50].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[49].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[48].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[47].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[46].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[45].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[44].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[43].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[42].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[41].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[40].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[39].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[38].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[37].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[36].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[35].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[34].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[33].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[32].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[31].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[30].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[29].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[28].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[27].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[26].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[25].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[24].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[23].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[22].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[21].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[20].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[19].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[18].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[17].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[16].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[15].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[14].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[13].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[12].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[11].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[10].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[9].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[8].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[7].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[6].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[5].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[4].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[3].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[2].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[1].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <gen_tiles[0].tile_i/SEQ/FSM_0> on signal <state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00
 load_ram           | 01
 config_calculation | 10
 calculation        | 11
--------------------------------
INFO:Xst:2261 - The FF/Latch <data_4> in Unit <ROM> is equivalent to the following 6 FFs/Latches, which will be removed : <data_5> <data_6> <data_7> <data_8> <data_9> <data_10> 
INFO:Xst:2261 - The FF/Latch <en_rom> in Unit <sequenceur> is equivalent to the following FF/Latch, which will be removed : <enb> 
WARNING:Xst:2042 - Unit DPRAM: 24 internal tristates are replaced by logic (pull-up yes): douta<0>, douta<10>, douta<11>, douta<1>, douta<2>, douta<3>, douta<4>, douta<5>, douta<6>, douta<7>, douta<8>, douta<9>, doutb<0>, doutb<10>, doutb<11>, doutb<1>, doutb<2>, doutb<3>, doutb<4>, doutb<5>, doutb<6>, doutb<7>, doutb<8>, doutb<9>.

Optimizing unit <top> ...

Optimizing unit <DPRAM> ...

Optimizing unit <ROM> ...

Optimizing unit <mul> ...

Optimizing unit <accu_tile> ...

Optimizing unit <sequenceur> ...

Optimizing unit <accu_tot> ...
WARNING:Xst:2677 - Node <gen_tiles[1].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[2].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[3].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[4].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[5].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[6].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[7].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[8].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[9].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[10].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[11].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[12].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[13].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[14].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[15].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[16].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[17].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[18].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[19].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[20].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[21].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[22].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[23].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[24].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[25].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[26].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[27].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[28].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[29].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[30].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[31].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[32].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[33].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[34].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[35].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[36].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[37].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[38].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[39].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[40].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[41].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[42].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[43].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[44].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[45].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[46].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[47].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[48].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[49].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[50].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[51].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[52].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[53].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[54].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[55].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[56].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[57].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[58].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[59].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[60].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[61].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[62].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[63].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[64].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[65].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[66].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[67].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[68].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[69].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[70].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[71].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[72].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[73].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[74].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[75].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[76].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[77].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[78].tile_i/ACCU/done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_tiles[79].tile_i/ACCU/done> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 129.
Optimizing block <top> to meet ratio 100 (+ 5) of 11640 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top>, final ratio is 129.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41120
 Flip-Flops                                            : 41120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 85064
#      GND                         : 81
#      INV                         : 401
#      LUT2                        : 8685
#      LUT3                        : 3994
#      LUT4                        : 33733
#      LUT5                        : 2361
#      LUT6                        : 22000
#      MUXCY                       : 5887
#      MUXF7                       : 1920
#      VCC                         : 1
#      XORCY                       : 6001
# FlipFlops/Latches                : 41120
#      FD                          : 2241
#      FDC                         : 1920
#      FDCE                        : 3640
#      FDE                         : 31920
#      FDR                         : 320
#      FDRE                        : 1079
# Clock Buffers                    : 16
#      BUFG                        : 15
#      BUFGP                       : 1
# IO Buffers                       : 293
#      IBUF                        : 173
#      OBUF                        : 120
# DSPs                             : 80
#      DSP48E1                     : 80

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:           41120  out of  93120    44%  
 Number of Slice LUTs:                71174  out of  46560   152% (*) 
    Number used as Logic:             71174  out of  46560   152% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  78574
   Number with an unused Flip Flop:   37454  out of  78574    47%  
   Number with an unused LUT:          7400  out of  78574     9%  
   Number of fully used LUT-FF pairs: 33720  out of  78574    42%  
   Number of unique control sets:      3286

IO Utilization: 
 Number of IOs:                         294
 Number of bonded IOBs:                 294  out of    240   122% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of DSP48E1s:                     80  out of    288    27%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                            | Load  |
-------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
clk                                                                                              | BUFGP                                            | 10480 |
gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[0].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[1].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[2].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[3].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[4].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[5].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[6].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[7].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[8].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_01:O)  | BUFG(*)(gen_tiles[9].tile_i/DPRAM_1/memory_FF_0) | 384   |
gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_01:O)| BUFG(*)(gen_tiles[10].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_01:O)| BUFG(*)(gen_tiles[11].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_01:O)| BUFG(*)(gen_tiles[12].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_01:O)| BUFG(*)(gen_tiles[13].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_01:O)| BUFG(*)(gen_tiles[14].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[15].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[16].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[17].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[18].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[19].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[20].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[21].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[22].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[23].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[24].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[25].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[26].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[27].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[28].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[29].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[30].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[31].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[32].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[33].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[34].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[35].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[36].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[37].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[38].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[39].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[40].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[41].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[42].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[43].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[44].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[45].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[46].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[47].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[48].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[49].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[50].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[51].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[52].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[53].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[54].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[55].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[56].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[57].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[58].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[59].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[60].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[61].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[62].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[63].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[64].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[65].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[66].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[67].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[68].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[69].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[70].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[71].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[72].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[73].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[74].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[75].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[76].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[77].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[78].tile_i/DPRAM_1/memory_FF_0)| 384   |
gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_0(gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_01:O)| NONE(*)(gen_tiles[79].tile_i/DPRAM_1/memory_FF_0)| 384   |
-------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
(*) These 80 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.230ns (Maximum Frequency: 97.751MHz)
   Minimum input arrival time before clock: 10.183ns
   Maximum output required time after clock: 0.671ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.230ns (frequency: 97.751MHz)
  Total number of paths / destination ports: 1418037164448603 / 17199
-------------------------------------------------------------------------
Delay:               10.230ns (Levels of Logic = 132)
  Source:            gen_tiles[9].tile_i/ACCU/buff_data_out_0 (FF)
  Destination:       accu/buff_data_out_118 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: gen_tiles[9].tile_i/ACCU/buff_data_out_0 to accu/buff_data_out_118
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.317   0.438  gen_tiles[9].tile_i/ACCU/buff_data_out_0 (gen_tiles[9].tile_i/ACCU/buff_data_out_0)
     LUT4:I2->O            1   0.061   0.000  accu/Madd__n0633_lut<0> (accu/Madd__n0633_lut<0>)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0633_cy<0> (accu/Madd__n0633_cy<0>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<1> (accu/Madd__n0633_cy<1>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<2> (accu/Madd__n0633_cy<2>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<3> (accu/Madd__n0633_cy<3>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<4> (accu/Madd__n0633_cy<4>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<5> (accu/Madd__n0633_cy<5>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<6> (accu/Madd__n0633_cy<6>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<7> (accu/Madd__n0633_cy<7>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<8> (accu/Madd__n0633_cy<8>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<9> (accu/Madd__n0633_cy<9>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<10> (accu/Madd__n0633_cy<10>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<11> (accu/Madd__n0633_cy<11>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<12> (accu/Madd__n0633_cy<12>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<13> (accu/Madd__n0633_cy<13>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<14> (accu/Madd__n0633_cy<14>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<15> (accu/Madd__n0633_cy<15>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<16> (accu/Madd__n0633_cy<16>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<17> (accu/Madd__n0633_cy<17>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<18> (accu/Madd__n0633_cy<18>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<19> (accu/Madd__n0633_cy<19>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<20> (accu/Madd__n0633_cy<20>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<21> (accu/Madd__n0633_cy<21>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<22> (accu/Madd__n0633_cy<22>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<23> (accu/Madd__n0633_cy<23>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<24> (accu/Madd__n0633_cy<24>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<25> (accu/Madd__n0633_cy<25>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<26> (accu/Madd__n0633_cy<26>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<27> (accu/Madd__n0633_cy<27>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<28> (accu/Madd__n0633_cy<28>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<29> (accu/Madd__n0633_cy<29>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<30> (accu/Madd__n0633_cy<30>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<31> (accu/Madd__n0633_cy<31>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<32> (accu/Madd__n0633_cy<32>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<33> (accu/Madd__n0633_cy<33>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<34> (accu/Madd__n0633_cy<34>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<35> (accu/Madd__n0633_cy<35>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<36> (accu/Madd__n0633_cy<36>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<37> (accu/Madd__n0633_cy<37>)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0633_xor<38> (accu/_n0633<38>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n063538 (accu/Madd__n063538)
     LUT2:I1->O            1   0.061   0.000  accu/Madd__n0635_lut<0>39 (accu/Madd__n0635_lut<0>39)
     MUXCY:S->O            0   0.248   0.000  accu/Madd__n0635_cy<0>_38 (accu/Madd__n0635_cy<0>39)
     XORCY:CI->O           1   0.204   0.426  accu/Madd__n0635_xor<0>_39 (accu/_n0635<40>)
     LUT2:I0->O            1   0.061   0.000  accu/Madd__n0639_lut<40> (accu/Madd__n0639_lut<40>)
     MUXCY:S->O            0   0.248   0.000  accu/Madd__n0639_cy<40> (accu/Madd__n0639_cy<40>)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0639_xor<41> (accu/_n0639<41>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n064041 (accu/Madd__n064041)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0640_lut<0>42 (accu/Madd__n0640_lut<0>42)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0640_cy<0>_41 (accu/Madd__n0640_cy<0>42)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_42 (accu/Madd__n0640_cy<0>43)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_43 (accu/Madd__n0640_cy<0>44)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_44 (accu/Madd__n0640_cy<0>45)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_45 (accu/Madd__n0640_cy<0>46)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_46 (accu/Madd__n0640_cy<0>47)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_47 (accu/Madd__n0640_cy<0>48)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_48 (accu/Madd__n0640_cy<0>49)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_49 (accu/Madd__n0640_cy<0>50)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_50 (accu/Madd__n0640_cy<0>51)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_51 (accu/Madd__n0640_cy<0>52)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_52 (accu/Madd__n0640_cy<0>53)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_53 (accu/Madd__n0640_cy<0>54)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_54 (accu/Madd__n0640_cy<0>55)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_55 (accu/Madd__n0640_cy<0>56)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_56 (accu/Madd__n0640_cy<0>57)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_57 (accu/Madd__n0640_cy<0>58)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_58 (accu/Madd__n0640_cy<0>59)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_59 (accu/Madd__n0640_cy<0>60)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_60 (accu/Madd__n0640_cy<0>61)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_61 (accu/Madd__n0640_cy<0>62)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_62 (accu/Madd__n0640_cy<0>63)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_63 (accu/Madd__n0640_cy<0>64)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_64 (accu/Madd__n0640_cy<0>65)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_65 (accu/Madd__n0640_cy<0>66)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_66 (accu/Madd__n0640_cy<0>67)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_67 (accu/Madd__n0640_cy<0>68)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_68 (accu/Madd__n0640_cy<0>69)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_69 (accu/Madd__n0640_cy<0>70)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_70 (accu/Madd__n0640_cy<0>71)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_71 (accu/Madd__n0640_cy<0>72)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_72 (accu/Madd__n0640_cy<0>73)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_73 (accu/Madd__n0640_cy<0>74)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_74 (accu/Madd__n0640_cy<0>75)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_75 (accu/Madd__n0640_cy<0>76)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_76 (accu/Madd__n0640_cy<0>77)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_77 (accu/Madd__n0640_cy<0>78)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_78 (accu/Madd__n0640_cy<0>79)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_79 (accu/Madd__n0640_cy<0>80)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_80 (accu/Madd__n0640_cy<0>81)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_81 (accu/Madd__n0640_cy<0>82)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_82 (accu/Madd__n0640_cy<0>83)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_83 (accu/Madd__n0640_cy<0>84)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_84 (accu/Madd__n0640_cy<0>85)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_85 (accu/Madd__n0640_cy<0>86)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_86 (accu/Madd__n0640_cy<0>87)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_87 (accu/Madd__n0640_cy<0>88)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_88 (accu/Madd__n0640_cy<0>89)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_89 (accu/Madd__n0640_cy<0>90)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_90 (accu/Madd__n0640_cy<0>91)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_91 (accu/Madd__n0640_cy<0>92)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_92 (accu/Madd__n0640_cy<0>93)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_93 (accu/Madd__n0640_cy<0>94)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_94 (accu/Madd__n0640_cy<0>95)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_95 (accu/Madd__n0640_cy<0>96)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_96 (accu/Madd__n0640_cy<0>97)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_97 (accu/Madd__n0640_cy<0>98)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_98 (accu/Madd__n0640_cy<0>99)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_99 (accu/Madd__n0640_cy<0>100)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_100 (accu/Madd__n0640_cy<0>101)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_101 (accu/Madd__n0640_cy<0>102)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_102 (accu/Madd__n0640_cy<0>103)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_103 (accu/Madd__n0640_cy<0>104)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_104 (accu/Madd__n0640_cy<0>105)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_105 (accu/Madd__n0640_cy<0>106)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_106 (accu/Madd__n0640_cy<0>107)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_107 (accu/Madd__n0640_cy<0>108)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_108 (accu/Madd__n0640_cy<0>109)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_109 (accu/Madd__n0640_cy<0>110)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_110 (accu/Madd__n0640_cy<0>111)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_111 (accu/Madd__n0640_cy<0>112)
     XORCY:CI->O           2   0.204   0.517  accu/Madd__n0640_xor<0>_112 (accu/_n0640<113>)
     LUT3:I0->O            1   0.061   0.357  accu/Madd__n0657113 (accu/Madd__n0657113)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0657_lut<0>114 (accu/Madd__n0657_lut<0>114)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0657_cy<0>_113 (accu/Madd__n0657_cy<0>114)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0657_xor<0>_114 (accu/_n0657<115>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n0658115 (accu/Madd__n0658115)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0658_lut<0>116 (accu/Madd__n0658_lut<0>116)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0658_cy<0>_115 (accu/Madd__n0658_cy<0>116)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0658_xor<0>_116 (accu/_n0658<117>)
     LUT2:I1->O            1   0.061   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_lut<117> (accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_lut<117>)
     MUXCY:S->O            0   0.248   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_cy<117> (accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_cy<117>)
     XORCY:CI->O           1   0.204   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_xor<118> (accu/buff_data_out[118]_GND_6_o_add_79_OUT<118>)
     FDCE:D                   -0.002          accu/data_out_118
    ----------------------------------------
    Total                     10.230ns (5.971ns logic, 4.259ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[0].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[0].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[0].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[1].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[1].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[1].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[2].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[2].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[2].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[3].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[3].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[3].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[4].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[4].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[4].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[5].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[5].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[5].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[6].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[6].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[6].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[7].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[7].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[7].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[8].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[8].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[8].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[9].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[9].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[9].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[10].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[10].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[10].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[11].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[11].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[11].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[12].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[12].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[12].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[13].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[13].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[13].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[14].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[14].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[14].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[15].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[15].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[15].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[16].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[16].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[16].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[17].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[17].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[17].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[18].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[18].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[18].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[19].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[19].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[19].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[20].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[20].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[20].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[21].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[21].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[21].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[22].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[22].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[22].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[23].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[23].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[23].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[24].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[24].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[24].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[25].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[25].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[25].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[26].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[26].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[26].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[27].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[27].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[27].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[28].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[28].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[28].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[29].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[29].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[29].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[30].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[30].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[30].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[31].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[31].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[31].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[32].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[32].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[32].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[33].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[33].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[33].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[34].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[34].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[34].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[35].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[35].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[35].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[36].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[36].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[36].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[37].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[37].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[37].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[38].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[38].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[38].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[39].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[39].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[39].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[40].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[40].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[40].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[41].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[41].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[41].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[42].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[42].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[42].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[43].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[43].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[43].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[44].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[44].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[44].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[45].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[45].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[45].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[46].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[46].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[46].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[47].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[47].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[47].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[48].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[48].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[48].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[49].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[49].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[49].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[50].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[50].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[50].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[51].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[51].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[51].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[52].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[52].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[52].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[53].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[53].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[53].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[54].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[54].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[54].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[55].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[55].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[55].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[56].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[56].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[56].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[57].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[57].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[57].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[58].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[58].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[58].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[59].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[59].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[59].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[60].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[60].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[60].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[61].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[61].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[61].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[62].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[62].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[62].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[63].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[63].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[63].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[64].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[64].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[64].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[65].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[65].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[65].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[66].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[66].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[66].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[67].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[67].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[67].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[68].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[68].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[68].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[69].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[69].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[69].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[70].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[70].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[70].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[71].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[71].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[71].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[72].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[72].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[72].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[73].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[73].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[73].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[74].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[74].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[74].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[75].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[75].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[75].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[76].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[76].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[76].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[77].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[77].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[77].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[78].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[78].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[78].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_0'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              0.965ns (Levels of Logic = 3)
  Source:            input_data<0> (PAD)
  Destination:       gen_tiles[79].tile_i/DPRAM_1/memory_FF_0 (FF)
  Destination Clock: gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_0 rising

  Data Path: input_data<0> to gen_tiles[79].tile_i/DPRAM_1/memory_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          5120   0.003   0.901  input_data_0_IBUF (input_data_0_IBUF)
     begin scope: 'gen_tiles[79].tile_i/DPRAM_1:dina<0>'
     LUT4:I1->O            1   0.061   0.000  memory_DATAEQN_01 (memory_DataEqn_0)
     FDE:D                    -0.002          memory_FF_0
    ----------------------------------------
    Total                      0.965ns (0.064ns logic, 0.901ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1418037163971310 / 12998
-------------------------------------------------------------------------
Offset:              10.183ns (Levels of Logic = 133)
  Source:            select_out<8> (PAD)
  Destination:       accu/buff_data_out_118 (FF)
  Destination Clock: clk rising

  Data Path: select_out<8> to accu/buff_data_out_118
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.003   0.705  select_out_8_IBUF (select_out_8_IBUF)
     LUT4:I0->O            1   0.061   0.000  accu/Madd__n0633_lut<0> (accu/Madd__n0633_lut<0>)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0633_cy<0> (accu/Madd__n0633_cy<0>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<1> (accu/Madd__n0633_cy<1>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<2> (accu/Madd__n0633_cy<2>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<3> (accu/Madd__n0633_cy<3>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<4> (accu/Madd__n0633_cy<4>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<5> (accu/Madd__n0633_cy<5>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<6> (accu/Madd__n0633_cy<6>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<7> (accu/Madd__n0633_cy<7>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<8> (accu/Madd__n0633_cy<8>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<9> (accu/Madd__n0633_cy<9>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<10> (accu/Madd__n0633_cy<10>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<11> (accu/Madd__n0633_cy<11>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<12> (accu/Madd__n0633_cy<12>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<13> (accu/Madd__n0633_cy<13>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<14> (accu/Madd__n0633_cy<14>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<15> (accu/Madd__n0633_cy<15>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<16> (accu/Madd__n0633_cy<16>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<17> (accu/Madd__n0633_cy<17>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<18> (accu/Madd__n0633_cy<18>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<19> (accu/Madd__n0633_cy<19>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<20> (accu/Madd__n0633_cy<20>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<21> (accu/Madd__n0633_cy<21>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<22> (accu/Madd__n0633_cy<22>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<23> (accu/Madd__n0633_cy<23>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<24> (accu/Madd__n0633_cy<24>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<25> (accu/Madd__n0633_cy<25>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<26> (accu/Madd__n0633_cy<26>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<27> (accu/Madd__n0633_cy<27>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<28> (accu/Madd__n0633_cy<28>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<29> (accu/Madd__n0633_cy<29>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<30> (accu/Madd__n0633_cy<30>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<31> (accu/Madd__n0633_cy<31>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<32> (accu/Madd__n0633_cy<32>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<33> (accu/Madd__n0633_cy<33>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<34> (accu/Madd__n0633_cy<34>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<35> (accu/Madd__n0633_cy<35>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<36> (accu/Madd__n0633_cy<36>)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0633_cy<37> (accu/Madd__n0633_cy<37>)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0633_xor<38> (accu/_n0633<38>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n063538 (accu/Madd__n063538)
     LUT2:I1->O            1   0.061   0.000  accu/Madd__n0635_lut<0>39 (accu/Madd__n0635_lut<0>39)
     MUXCY:S->O            0   0.248   0.000  accu/Madd__n0635_cy<0>_38 (accu/Madd__n0635_cy<0>39)
     XORCY:CI->O           1   0.204   0.426  accu/Madd__n0635_xor<0>_39 (accu/_n0635<40>)
     LUT2:I0->O            1   0.061   0.000  accu/Madd__n0639_lut<40> (accu/Madd__n0639_lut<40>)
     MUXCY:S->O            0   0.248   0.000  accu/Madd__n0639_cy<40> (accu/Madd__n0639_cy<40>)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0639_xor<41> (accu/_n0639<41>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n064041 (accu/Madd__n064041)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0640_lut<0>42 (accu/Madd__n0640_lut<0>42)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0640_cy<0>_41 (accu/Madd__n0640_cy<0>42)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_42 (accu/Madd__n0640_cy<0>43)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_43 (accu/Madd__n0640_cy<0>44)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_44 (accu/Madd__n0640_cy<0>45)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_45 (accu/Madd__n0640_cy<0>46)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_46 (accu/Madd__n0640_cy<0>47)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_47 (accu/Madd__n0640_cy<0>48)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_48 (accu/Madd__n0640_cy<0>49)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_49 (accu/Madd__n0640_cy<0>50)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_50 (accu/Madd__n0640_cy<0>51)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_51 (accu/Madd__n0640_cy<0>52)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_52 (accu/Madd__n0640_cy<0>53)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_53 (accu/Madd__n0640_cy<0>54)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_54 (accu/Madd__n0640_cy<0>55)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_55 (accu/Madd__n0640_cy<0>56)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_56 (accu/Madd__n0640_cy<0>57)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_57 (accu/Madd__n0640_cy<0>58)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_58 (accu/Madd__n0640_cy<0>59)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_59 (accu/Madd__n0640_cy<0>60)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_60 (accu/Madd__n0640_cy<0>61)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_61 (accu/Madd__n0640_cy<0>62)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_62 (accu/Madd__n0640_cy<0>63)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_63 (accu/Madd__n0640_cy<0>64)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_64 (accu/Madd__n0640_cy<0>65)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_65 (accu/Madd__n0640_cy<0>66)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_66 (accu/Madd__n0640_cy<0>67)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_67 (accu/Madd__n0640_cy<0>68)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_68 (accu/Madd__n0640_cy<0>69)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_69 (accu/Madd__n0640_cy<0>70)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_70 (accu/Madd__n0640_cy<0>71)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_71 (accu/Madd__n0640_cy<0>72)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_72 (accu/Madd__n0640_cy<0>73)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_73 (accu/Madd__n0640_cy<0>74)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_74 (accu/Madd__n0640_cy<0>75)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_75 (accu/Madd__n0640_cy<0>76)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_76 (accu/Madd__n0640_cy<0>77)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_77 (accu/Madd__n0640_cy<0>78)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_78 (accu/Madd__n0640_cy<0>79)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_79 (accu/Madd__n0640_cy<0>80)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_80 (accu/Madd__n0640_cy<0>81)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_81 (accu/Madd__n0640_cy<0>82)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_82 (accu/Madd__n0640_cy<0>83)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_83 (accu/Madd__n0640_cy<0>84)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_84 (accu/Madd__n0640_cy<0>85)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_85 (accu/Madd__n0640_cy<0>86)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_86 (accu/Madd__n0640_cy<0>87)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_87 (accu/Madd__n0640_cy<0>88)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_88 (accu/Madd__n0640_cy<0>89)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_89 (accu/Madd__n0640_cy<0>90)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_90 (accu/Madd__n0640_cy<0>91)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_91 (accu/Madd__n0640_cy<0>92)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_92 (accu/Madd__n0640_cy<0>93)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_93 (accu/Madd__n0640_cy<0>94)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_94 (accu/Madd__n0640_cy<0>95)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_95 (accu/Madd__n0640_cy<0>96)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_96 (accu/Madd__n0640_cy<0>97)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_97 (accu/Madd__n0640_cy<0>98)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_98 (accu/Madd__n0640_cy<0>99)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_99 (accu/Madd__n0640_cy<0>100)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_100 (accu/Madd__n0640_cy<0>101)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_101 (accu/Madd__n0640_cy<0>102)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_102 (accu/Madd__n0640_cy<0>103)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_103 (accu/Madd__n0640_cy<0>104)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_104 (accu/Madd__n0640_cy<0>105)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_105 (accu/Madd__n0640_cy<0>106)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_106 (accu/Madd__n0640_cy<0>107)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_107 (accu/Madd__n0640_cy<0>108)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_108 (accu/Madd__n0640_cy<0>109)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_109 (accu/Madd__n0640_cy<0>110)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_110 (accu/Madd__n0640_cy<0>111)
     MUXCY:CI->O           1   0.017   0.000  accu/Madd__n0640_cy<0>_111 (accu/Madd__n0640_cy<0>112)
     XORCY:CI->O           2   0.204   0.517  accu/Madd__n0640_xor<0>_112 (accu/_n0640<113>)
     LUT3:I0->O            1   0.061   0.357  accu/Madd__n0657113 (accu/Madd__n0657113)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0657_lut<0>114 (accu/Madd__n0657_lut<0>114)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0657_cy<0>_113 (accu/Madd__n0657_cy<0>114)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0657_xor<0>_114 (accu/_n0657<115>)
     LUT3:I2->O            1   0.061   0.357  accu/Madd__n0658115 (accu/Madd__n0658115)
     LUT4:I3->O            1   0.061   0.000  accu/Madd__n0658_lut<0>116 (accu/Madd__n0658_lut<0>116)
     MUXCY:S->O            1   0.248   0.000  accu/Madd__n0658_cy<0>_115 (accu/Madd__n0658_cy<0>116)
     XORCY:CI->O           2   0.204   0.362  accu/Madd__n0658_xor<0>_116 (accu/_n0658<117>)
     LUT2:I1->O            1   0.061   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_lut<117> (accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_lut<117>)
     MUXCY:S->O            0   0.248   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_cy<117> (accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_cy<117>)
     XORCY:CI->O           1   0.204   0.000  accu/Madd_buff_data_out[118]_GND_6_o_add_79_OUT_xor<118> (accu/buff_data_out[118]_GND_6_o_add_79_OUT<118>)
     FDCE:D                   -0.002          accu/data_out_118
    ----------------------------------------
    Total                     10.183ns (5.657ns logic, 4.526ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              0.671ns (Levels of Logic = 1)
  Source:            accu/s_done (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: accu/s_done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.317   0.351  accu/s_done (accu/s_done)
     OBUF:I->O                 0.003          done_OBUF (done)
    ----------------------------------------
    Total                      0.671ns (0.320ns logic, 0.351ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk                                           |   10.230|         |         |         |
gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_0|    2.543|         |         |         |
gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_0 |    2.543|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[0].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[10].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[11].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[12].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[13].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[14].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[15].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[16].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[17].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[18].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[19].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[1].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[20].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[21].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[22].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[23].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[24].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[25].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[26].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[27].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[28].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[29].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[2].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[30].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[31].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[32].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[33].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[34].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[35].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[36].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[37].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[38].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[39].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[3].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[40].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[41].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[42].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[43].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[44].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[45].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[46].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[47].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[48].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[49].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[4].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[50].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[51].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[52].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[53].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[54].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[55].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[56].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[57].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[58].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[59].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[5].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[60].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[61].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[62].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[63].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[64].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[65].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[66].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[67].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[68].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[69].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[6].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[70].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[71].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[72].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[73].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[74].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[75].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[76].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[77].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[78].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[79].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[7].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[8].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_tiles[9].tile_i/DPRAM_1/memory_clockEqn_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.250|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 66.00 secs
 
--> 


Total memory usage is 928096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   84 (   0 filtered)
Number of infos    :  246 (   0 filtered)

