INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mingl/Desktop/test/VHDL/extra_training/3_fifo/synfifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
