--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! nit/alien_2_alive_next_and000010  SLICE_X20Y23.Y    SLICE_X21Y23.F2  !
 ! nit/alien_2_alive_next_and000010  SLICE_X20Y23.Y    SLICE_X20Y23.F3  !
 ! nit/alien_2_alive_next_and000048  SLICE_X20Y22.X    SLICE_X20Y23.F1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 166255 paths analyzed, 1279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.555ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X21Y25.CE), 11261 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.553ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X18Y32.G2      net (fanout=10)       0.432   graph_unit/rom_addr_alien_boss<3>
    SLICE_X18Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mmux_rom_bit_alien_boss_9_SW0
    SLICE_X16Y34.G4      net (fanout=1)        0.356   N811
    SLICE_X16Y34.X       Tif5x                 1.000   N175
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0
    SLICE_X11Y41.G1      net (fanout=1)        0.893   N175
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.F4      net (fanout=5)        0.352   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X21Y25.CE      net (fanout=1)        0.731   graph_unit/alien_2_alive_reg_not0001
    SLICE_X21Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.553ns (8.124ns logic, 8.429ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y35.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y35.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X19Y32.G1      net (fanout=1)        0.420   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.F4      net (fanout=5)        0.352   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X21Y25.CE      net (fanout=1)        0.731   graph_unit/alien_2_alive_reg_not0001
    SLICE_X21Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.506ns (7.966ns logic, 8.540ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.458ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y34.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y34.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00008
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X19Y32.F2      net (fanout=1)        0.372   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.F4      net (fanout=5)        0.352   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y25.X       Tilo                  0.612   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X21Y25.CE      net (fanout=1)        0.731   graph_unit/alien_2_alive_reg_not0001
    SLICE_X21Y25.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.458ns (7.966ns logic, 8.492ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_boss_alive_reg (SLICE_X20Y24.CE), 11471 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.198ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X18Y32.G2      net (fanout=10)       0.432   graph_unit/rom_addr_alien_boss<3>
    SLICE_X18Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mmux_rom_bit_alien_boss_9_SW0
    SLICE_X16Y34.G4      net (fanout=1)        0.356   N811
    SLICE_X16Y34.X       Tif5x                 1.000   N175
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0
    SLICE_X11Y41.G1      net (fanout=1)        0.893   N175
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.F1      net (fanout=5)        0.435   graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_not00011
    SLICE_X20Y24.CE      net (fanout=1)        0.245   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X20Y24.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.198ns (8.172ns logic, 8.026ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.151ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y35.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y35.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X19Y32.G1      net (fanout=1)        0.420   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.F1      net (fanout=5)        0.435   graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_not00011
    SLICE_X20Y24.CE      net (fanout=1)        0.245   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X20Y24.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.151ns (8.014ns logic, 8.137ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_boss_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.103ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_boss_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y34.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y34.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00008
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X19Y32.F2      net (fanout=1)        0.372   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.F1      net (fanout=5)        0.435   graph_unit/alien_2_alive_next_and000010
    SLICE_X20Y24.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_not00011
    SLICE_X20Y24.CE      net (fanout=1)        0.245   graph_unit/alien_boss_alive_reg_not0001
    SLICE_X20Y24.CLK     Tceck                 0.483   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.103ns (8.014ns logic, 8.089ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_alive_reg (SLICE_X20Y21.CE), 11269 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.062ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X18Y32.G2      net (fanout=10)       0.432   graph_unit/rom_addr_alien_boss<3>
    SLICE_X18Y32.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mmux_rom_bit_alien_boss_9_SW0
    SLICE_X16Y34.G4      net (fanout=1)        0.356   N811
    SLICE_X16Y34.X       Tif5x                 1.000   N175
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F_SW0
    SLICE_X11Y41.G1      net (fanout=1)        0.893   N175
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.G2      net (fanout=5)        0.125   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.Y       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y21.CE      net (fanout=1)        0.467   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y21.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.062ns (8.124ns logic, 7.938ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.015ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y35.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y35.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X19Y32.G1      net (fanout=1)        0.420   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.G2      net (fanout=5)        0.125   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.Y       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y21.CE      net (fanout=1)        0.467   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y21.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.015ns (7.966ns logic, 8.049ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.967ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_4
    SLICE_X18Y34.G1      net (fanout=39)       3.116   vga_sync_unit/v_count_reg<4>
    SLICE_X18Y34.Y       Tilo                  0.660   N82
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X19Y34.F1      net (fanout=10)       0.245   graph_unit/rom_addr_alien_boss<3>
    SLICE_X19Y34.X       Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00008
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X19Y32.F2      net (fanout=1)        0.372   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X19Y32.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.F3      net (fanout=1)        1.127   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X11Y41.X       Tif5x                 0.890   N95
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_SW0_SW0
    SLICE_X20Y33.G1      net (fanout=1)        1.253   N95
    SLICE_X20Y33.Y       Tilo                  0.660   N130
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X20Y22.G2      net (fanout=7)        1.079   graph_unit/rd_alien_boss_on
    SLICE_X20Y22.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_boss_hits_counter_next_and00001
    SLICE_X20Y22.F4      net (fanout=7)        0.064   graph_unit/alien_boss_hits_counter_next_and0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000048
                                                       graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.F4      net (fanout=5)        0.078   graph_unit/alien_2_alive_next_and000048
    SLICE_X21Y23.X       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.G4      net (fanout=1)        0.075   graph_unit/alien_2_alive_next_and00003
    SLICE_X20Y23.Y       Tilo                  0.660   graph_unit/alien_2_alive_next_and0000
                                                       graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.G2      net (fanout=5)        0.125   graph_unit/alien_2_alive_next_and000010
    SLICE_X21Y23.Y       Tilo                  0.612   graph_unit/alien_2_alive_next_and00003
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X20Y21.CE      net (fanout=1)        0.467   graph_unit/alien_alive_reg_not0001
    SLICE_X20Y21.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.967ns (7.966ns logic, 8.001ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X2Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y13.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X2Y12.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X2Y12.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/result (SLICE_X2Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.004 - 0.007)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/flipflops_1 to keyboard_unit/debounce_ps2_clk/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_1
    SLICE_X2Y32.BY       net (fanout=3)        0.348   keyboard_unit/debounce_ps2_clk/flipflops<1>
    SLICE_X2Y32.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_clk/result
                                                       keyboard_unit/debounce_ps2_clk/result
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.544ns logic, 0.348ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/mod2_reg (SLICE_X17Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.YQ      Tcko                  0.409   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X17Y18.BY      net (fanout=11)       0.377   vga_sync_unit/mod2_reg
    SLICE_X17Y18.CLK     Tckdi       (-Th)    -0.117   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.526ns logic, 0.377ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X12Y14.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X12Y14.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<1>/SR
  Logical resource: counter_unit/dig0_reg_1/SR
  Location pin: SLICE_X12Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.555|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 166255 paths, 0 nets, and 4270 connections

Design statistics:
   Minimum period:  16.555ns{1}   (Maximum frequency:  60.405MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 14:35:47 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



