/********************************************************************
 * File:   bcm84823.h
 * Name:   Raghu Boreda
 * Description: register defines of BCM84823
 * Copyright (c) 2010 by Cisco Systems, Inc.
 * All rights reserved.
 *********************************************************************/
#ifndef _BCM84823_H_
#define _BCM84823_H_
// Note: To access XFI registers, write 1.FFFF.0 = 1 (OP = 00)
// To switch back to SFI registers, write 1.FFFF.0 = 0. 
// Generic Defines.
#define BCM84823_PMA_PMD_ADDR	0x01
#define BCM84823_PCS_ADDR	0x03
#define BCM84823_1GE_ADDR	0x07

#define BCM84823_UD_1_2_3_ADDR	0x01
#define BCM84823_UD_4_ADDR	0x04
#define BCM84823_UD_30_ADDR	0x1E

#define BCM84823_UCODE_LATEST_VER 0x183

enum _DEV_84823_XFI_BLOCK_ {
    BCM84823_XFI_L_PCS = 1,
    BCM84823_XFI_L_PMD = 2,
};

////////////////////////////////////////////////////////////////////////
// PMA/PMD address Device Address 00001
////////////////////////////////////////////////////////////////////////
#define BCM84823_PMD_CTRL 0x00
#define BCM84823_PMD_CTRL_FLD_RESET		(1<<15)	
#define BCM84823_PMD_CTRL_FLD_SPEED_SELECT1	(1<<13)
#define BCM84823_PMD_CTRL_FLD_LOW_POWER	        (1<<11)
#define BCM84823_PMD_CTRL_FLD_SPEED_SELECT0	(1<<6)
#define BCM84823_PMD_CTRL_FLD_SPEED_10GBS	(0xF<<2)
#define BCM84823_PMD_CTRL_FLD_PMD_LPBK	        (1<<0)

#define BCM84823_PMD_STATUS 0x0001
#define BCM84823_PMD_STATUS_FLD_LOCAL_FAULT		(1<<7)
#define BCM84823_PMD_STATUS_FLD_RX_LINK_STATUS		(1<<2)
#define BCM84823_PMD_STATUS_FLD_LOW_POWER_ABILITY	(1<<1)

#define BCM84823_PMD_DEV_ID0		0x0002
#define BCM84823_PMD_DEV_ID0_DFLT	0x0362
#define BCM84823_PMD_DEV_ID1		0x0003
#define BCM84823_PMD_DEV_ID1_DFLT	0x5C60
#define BCM84823_PMD_SPEED_ABILITY	0x0004
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_10G	        (1<<0)
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_2BASE_TL     (1<<1)
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_10PASS_TS	(1<<2)
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_1000M        (1<<4)
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_100M	        (1<<5)
#define BCM84823_PMD_SPEED_ABILITY_FLD_CAP_10M	        (1<<6)

#define BCM84823_PMD_PKG0_DEVICES	0x0005
#define BCM84823_PMD_PKG0_DEVICES_FLD_ANEG_PRESENT	(1<<7)
#define BCM84823_PMD_PKG0_DEVICES_FLD_TC_PRESENT	(1<<6)
#define BCM84823_PMD_PKG0_DEVICES_FLD_DTE_XS_PRESENT	(1<<5)
#define BCM84823_PMD_PKG0_DEVICES_FLD_PHY_XS_PRESENT	(1<<4)
#define BCM84823_PMD_PKG0_DEVICES_FLD_PCS_PRESENT	(1<<3)
#define BCM84823_PMD_PKG0_DEVICES_FLD_WIS_PRESENT	(1<<2)
#define BCM84823_PMD_PKG0_DEVICES_FLD_PMD_PRESENT	(1<<1)
#define BCM84823_PMD_PKG0_DEVICES_FLD_CLAUSE22_PRESENT  	(1<<0)

#define BCM84823_PMD_PKG1_DEVICES	0x0006
#define BCM84823_PMD_PKG1_DEVICES_FLD_VENDOR_DEV0_PRESENT (1<<15)
#define BCM84823_PMD_PKG1_DEVICES_FLD_VENDOR_DEV1_PRESENT (1<<14)
#define BCM84823_PMD_PKG1_DEVICES_FLD_CL22_EXT_PRESENT	 (1<<13)

#define BCM84823_PMD_CTRL2	0x0007
#define BCM84823_PMD_CTRL2_FLD_PMA_TYPE_SEL (0xF<<0)

#define BCM84823_PMD_STATUS2	0x0008
#define BCM84823_PMD_STATUS2_FLD_DEVICE_PRESENT		(3 << 14)
#define BCM84823_PMD_STATUS2_FLD_TX_LOCAL_FAULT_ABILITY	(1 << 13)
#define BCM84823_PMD_STATUS2_FLD_RX_LOCAL_FAULT_ABILITY	(1 << 12)
#define BCM84823_PMD_STATUS2_FLD_TX_LOCAL_FAULT		(1 << 11)
#define BCM84823_PMD_STATUS2_FLD_RX_LOCAL_FAULT		(1 << 10)
#define BCM84823_PMD_STATUS2_FLD_EXTENDED_ABILITY	(1 << 9)
#define BCM84823_PMD_STATUS2_FLD_TX_DISABLE_ABILITY	(1 << 8)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_SR_ABILITY	(1 << 7)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_LR_ABILITY	(1 << 6)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_ER_ABILITY	(1 << 5)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_LX4_ABILITY	(1 << 4)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_SW_ABILITY	(1 << 3)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_LW_ABILITY	(1 << 2)
#define BCM84823_PMD_STATUS2_FLD_10G_BASE_EW_ABILITY	(1 << 1)
#define BCM84823_PMD_STATUS2_FLD_PMA_LOOPBACK_ABILITY	(1 << 0)


#define BCM84823_PMD_TX_DISABLE	0x09
#define BCM84823_PMD_TX_DISABLE_FLD_TX_DISABLE3		(1 << 4)
#define BCM84823_PMD_TX_DISABLE_FLD_TX_DISABLE2		(1 << 3)
#define BCM84823_PMD_TX_DISABLE_FLD_TX_DISABLE1		(1 << 2)
#define BCM84823_PMD_TX_DISABLE_FLD_TX_DISABLE0		(1 << 1)
#define BCM84823_PMD_TX_DISABLE_FLD_GLOBAL_TX_DISABLE	(1 << 0)

#define BCM84823_PMD_RX_SIGNAL_DETECT   0x0A
#define BCM84823_PMD_RX_SIGNAL_DETECT_FLD_SIGNAL_3		(1 << 4)
#define BCM84823_PMD_RX_SIGNAL_DETECT_FLD_SIGNAL_2		(1 << 3)
#define BCM84823_PMD_RX_SIGNAL_DETECT_FLD_SIGNAL_1		(1 << 2)
#define BCM84823_PMD_RX_SIGNAL_DETECT_FLD_SIGNAL_0		(1 << 1)
#define BCM84823_PMD_RX_SIGNAL_DETECT_FLD_GLOBAL_RX_SIGNAL	(1 << 0)

#define BCM84823_PMD_EXTENDED_ABILITY   0x000B
#define BCM84823_PMD_EXTD_ABILITY_FLD_10BASET		        (1 << 8)
#define BCM84823_PMD_EXTD_ABILITY_FLD_100BASETX		        (1 << 7)
#define BCM84823_PMD_EXTD_ABILITY_FLD_1000BASEKX	        (1 << 6)
#define BCM84823_PMD_EXTD_ABILITY_FLD_1000BASET		        (1 << 5)
#define BCM84823_PMD_EXTD_ABILITY_FLD_10GBASEKR		        (1 << 4)
#define BCM84823_PMD_EXTD_ABILITY_FLD_10GBASEKX4	        (1 << 3)
#define BCM84823_PMD_EXTD_ABILITY_FLD_10GBASET		        (1 << 2)
#define BCM84823_PMD_EXTD_ABILITY_FLD_10GBASELRM	        (1 << 1)
#define BCM84823_PMD_EXTD_ABILITY_FLD_10GBASECX4	        (1 << 0)

#define BCM84823_PMD_OUI_0	0x0E
#define BCM84823_PMD_OUI_1	0x0F

#define BCM84823_10GBASET_STATUS	        0x81
#define BCM84823_10GBASET_PAIR_SWAP_POL	        0x82
#define BCM84823_10GBASET_TX_PWR_BCKOFF        	0x83
#define BCM84823_10GBASET_TEST_MODE	        0x84
#define BCM84823_10GBASET_SKEW_DLY_PART0        0x91
#define BCM84823_10GBASET_SKEW_DLY_PART1        0x92
/* NON IEEE address */
#define BCM84823_DNLD_PROC_CONTROL     0xA817
#define BCM84823_DNLD_STATUS           0xA818
#define BCM84823_DNLD_ADDR_LO          0xA819
#define BCM84823_DNLD_ADDR_HI          0xA81A
#define BCM84823_DNLD_DATA_LO          0xA81B
#define BCM84823_DNLD_DATA_HI          0xA81C

#define BCM84823_10GBASET_CTL_LED1_MASK_LOW     0xA82C
#define BCM84823_10GBASET_CTL_LED_FLD_LINK_10G      (1<<7) 
#define BCM84823_10GBASET_CTL_LED_FLD_LINK_10G_XFI  (1<<6) 
#define BCM84823_10GBASET_CTL_LED_FLD_LED_ON        (1<<5) 
#define BCM84823_10GBASET_CTL_LED_FLD_PCS_TX_ACT    (1<<2) 
#define BCM84823_10GBASET_CTL_LED_FLD_PCS_RX_ACT    (1<<1) 
#define BCM84823_10GBASET_CTL_LED_FLD_LINK_ENA      (1<<0) 

#define BCM84823_10GBASET_CTL_LED1_BLINK        0xA82E
#define BCM84823_10GBASET_CTL_LED2_MASK_LOW     0xA82F
#define BCM84823_10GBASET_CTL_LED2_BLINK        0xA831
#define BCM84823_10GBASET_CTL_LED3_MASK_LOW     0xA832
#define BCM84823_10GBASET_CTL_LED3_BLINK        0xA834
#define BCM84823_10GBASET_CTL_LED4_MASK_LOW     0xA835
#define BCM84823_10GBASET_CTL_LED4_BLINK        0xA837
#define BCM84823_10GBASET_CTL_LED5_MASK_LOW     0xA838
#define BCM84823_10GBASET_CTL_LED5_BLINK        0xA83A
#define BCM84823_10GBASET_LED_CONTROL           0xA83B
#define BCM84823_10GBASET_LED_CONTROL_FLD_LED_SEL_10G  (1<<15)           
#define BCM84823_10GBASET_LED_CONTROL_FLD_LED_OE_N(x)  (1<<(3*(x)-1))           
#define BCM84823_10GBASET_LED_CONTROL_FLD_LED_CTL(y, x) ((y)<<(3*((x)-1))) 

#define BCM84823_10GBASET_LED_CONTROL_SRC       0xA83C

////////////////////////////////////////////////////////////////////////
// PCS Address Space.
////////////////////////////////////////////////////////////////////////
#define BCM84823_PCS_CTRL 0x00
#define BCM84823_PCS_CTRL_FLD_RESET	    (1<<15)	
#define BCM84823_PCS_CTRL_FLD_LOOPBACK	    (1<<14)
#define BCM84823_PCS_CTRL_FLD_SPEED_SELECT1  (1<<13)
#define BCM84823_PCS_CTRL_FLD_LOW_POWER	    (1<<11)
#define BCM84823_PCS_CTRL_FLD_CLK_STOPPABLE  (1<<10)
#define BCM84823_PCS_CTRL_FLD_SPEED_SELECT0  (1<<6)
#define BCM84823_PCS_CTRL_FLD_SPEED_10GBS    (0xF<<2)

#define BCM84823_PCS_STATUS 0x01
#define BCM84823_PCS_STATUS_FLD_LOCAL_FAULT		(1<<7)
#define BCM84823_PCS_STATUS_FLD_RX_LINK_STATUS		(1<<2)
#define BCM84823_PCS_STATUS_FLD_LOW_POWER_ABILITY	(1<<1)

#define BCM84823_PCS_DEV_ID0		0x02
#define BCM84823_PCS_DEV_ID0_DFLT	0x0362
#define BCM84823_PCS_DEV_ID1		0x03
#define BCM84823_PCS_DEV_ID1_DFLT	0x5C60

#define BCM84823_PCS_SPEED_ABILITY	0x04
#define BCM84823_PCS_SPEED_ABILITY_FLD_10G_CAPABLE	(1<<0)

#define BCM84823_PCS_PKG0_DEVICES        0x05
#define BCM84823_PCS_PKG0_DEVICES_FLD_DTE_XS_PRESENT           (1<<5)
#define BCM84823_PCS_PKG0_DEVICES_FLD_PHY_XS_PRESENT           (1<<4)
#define BCM84823_PCS_PKG0_DEVICES_FLD_PCS_PRESENT              (1<<3)
#define BCM84823_PCS_PKG0_DEVICES_FLD_WIS_PRESENT              (1<<2)
#define BCM84823_PCS_PKG0_DEVICES_FLD_PMD_PRESENT              (1<<1)
#define BCM84823_PCS_PKG0_DEVICES_FLD_CLAUSE22_PRESENT         (1<<0)

#define BCM84823_PCS_PKG1_DEVICES	0x06
#define BCM84823_PCS_PKG1_DEVICES_FLD_VENDOR_DEV0_PRESENT      (1<<15)
#define BCM84823_PCS_PKG1_DEVICES_FLD_VENDOR_DEV1_PRESENT      (1<<14)

#define BCM84823_PCS_CTRL2		0x07
#define BCM84823_PCS_CTRL2_FLD_PCS_TYPE_SEL  (3<<0)

#define BCM84823_PCS_STATUS2		0x08
#define BCM84823_PCS_STATUS2_FLD_DEVICE_PRESENT			(3 << 14)
#define BCM84823_PCS_STATUS2_FLD_TX_LOCAL_FAULT			(1 << 11)
#define BCM84823_PCS_STATUS2_FLD_RX_LOCAL_FAULT			(1 << 10)
#define BCM84823_PCS_STATUS2_FLD_10GBASE_W_CAPABLE		(1 << 2)
#define BCM84823_PCS_STATUS2_FLD_10GBASE_X_CAPABLE		(1 << 1)
#define BCM84823_PCS_STATUS2_FLD_10GBASE_R_CAPABLE		(1 << 0)

#define BCM84823_PCS_OUI_0	0x0E
#define BCM84823_PCS_OUI_1	0x0F
#define BCM84823_EEE_CAPABILITY	0x14

#define BCM84823_PCS_10GBASE_T_STATUS1	0x20
#define BCM84823_PCS_10GBASE_T_STATUS1_FLD_RX_LINK_STATUS	(1 << 12)
#define BCM84823_PCS_10GBASE_T_STATUS1_FLD_PRBS31_ABLE	(1 << 2)
#define BCM84823_PCS_10GBASE_T_STATUS1_FLD_HI_BER		(1 << 1)
#define BCM84823_PCS_10GBASE_T_STATUS1_FLD_BLOCK_LOCK	(1 << 0)

#define BCM84823_PCS_10GBASE_T_STATUS2	0x21
#define BCM84823_PCS_10GBASE_T_STATUS2_FLD_LATCH_BLK_LOCK	(1 << 15)
#define BCM84823_PCS_10GBASE_T_STATUS2_FLD_LATCH_HI_BER		(1 << 14)
#define BCM84823_PCS_10GBASE_T_STATUS2_FLD_BER		(0x3F << 8)
#define BCM84823_PCS_10GBASE_T_STATUS2_FLD_ERR_BLK_CNT	(0xFF << 0)

#define BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B0	0x26
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B1	0x27
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B2	0x28
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B3	0x29

#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL	0x2A
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_PRBS9_CHK_ENA	(1 << 6)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_PRBS31_CHK_ENA	(1 << 5)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_PRBS31_TX_ENA	(1 << 4)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_JITTER_TX_ENA	(1 << 3)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_JITTER_RX_PATTERN	(1 << 2)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_JITTER_TEST_PATTERN (1 << 1)
#define BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL_FLD_JITTER_DATA_PATTERN (1 << 0)

#define BCM84823_PCS_10GBASE_R_JITTER_TEST_ERROR_COUNTER	0x2B

/* AN Registers Descriptions (DEVAD = 7) */
#define BCM84823_AN_10GBASE_T_STATUS	0x0
#define BCM84823_AN_10GBASE_T_CTRL	0x1
#define BCM84823_AN_10GBASE_T_CTRL1	0x20
#define BCM84823_AN_10GBASE_T_STATUS1	0x21
#define BCM84823_AN_EEE_ADVERTISE	0x3C


// User define register devices.
#define BCM84823_UD_2WIRE_CTRL		0x8000
#define BCM84823_UD_2WIRE_CTRL_FLD_2W_MASTER_ENA	(1 << 15)
#define BCM84823_UD_2WIRE_CTRL_FLD_2W_FLUSH	(1 << 14)
#define BCM84823_UD_2WIRE_CTRL_FLD_NVM_CHSUM_OK	(1 << 11)
#define BCM84823_UD_2WIRE_CTRL_FLD_SLAVE_CMD	(1 << 5)
#define BCM84823_UD_2WIRE_CTRL_FLD_2W_STATUS	(3 << 2)
#define BCM84823_UD_2WIRE_CTRL_FLD_EXTENDED_R_W	(3 << 0)

#define BCM84823_UD_2WIRE_CS		0x8001
#define BCM84823_UD_2WIRE_CS_FLD_NVM_CHSUM	(0xFF<<0)
#define BCM84823_UD_2WIRE_TRANSFER_SZ	0x8002
#define BCM84823_UD_2WIRE_TRANSFER_SZ_FLD_2W_CONFIG (0x3<<14)
#define BCM84823_UD_2WIRE_TRANSFER_SZ_FLD_IMC_XFER_CNT (0x3FFF<<0)

#define BCM84823_UD_2WIRE_NVM_ADDR	0x8003

#define BCM84823_UD_2WIRE_INTERNAL_ADDR	0x8004
#define BCM84823_UD_2WIRE_SLAVE_ID	0x8005
#define BCM84823_UD_2WIRE_SLAVE_ID_FLD_IMC_SL_DEV_ADD	(0x7F<<9)
#define BCM84823_UD_2WIRE_SLAVE_ID_FLD_IMC_2W_SPEED	(1<<8)
#define BCM84823_UD_2WIRE_SLAVE_ID_FLD_IMC_XFER_DEVID	(0xFF)
#define BCM84823_UD_2WIRE_SLAVE_ID_FLD_DEV_ADD_SHIFT   9

#define BCM84823_UD_2WIRE_ADDR_WR_PTR	0x8006

#define BCM84823_UD_RX_ALARM		0x9000
#define BCM84823_UD_RX_ALARM_FLD_XFI_1G_ALARM_ENA	(1 << 15)
#define BCM84823_UD_RX_ALARM_FLD_XFI_PMD_RX_FLT_ENA	(1 << 14)
#define BCM84823_UD_RX_ALARM_FLD_XFI_PCS_RX_FLT_ENA	(1 << 13)
#define BCM84823_UD_RX_ALARM_FLD_MOD_ABS_FLT_ENA		(1 << 5)
#define BCM84823_UD_RX_ALARM_FLD_PMD_RX_FLT_ENA		(1 << 4)
#define BCM84823_UD_RX_ALARM_FLD_PCS_RX_FLT_ENA		(1 << 3)
#define BCM84823_UD_RX_ALARM_FLD_1G_LINK_ALARM_ENA	(1 << 2)

#define BCM84823_UD_TX_ALARM		0x9001
#define BCM84823_UD_TX_ALARM_FLD_XFI_PMA_TX_FLT_ENA	(1 << 14)
#define BCM84823_UD_TX_ALARM_FLD_XFI_PCS_TX_FLT_ENA	(1 << 13)
#define BCM84823_UD_TX_ALARM_FLD_TX_FLT_ENA	(1 << 6)
#define BCM84823_UD_TX_ALARM_FLD_PMA_TX_FLT_ENA	(1 << 4)
#define BCM84823_UD_TX_ALARM_FLD_PCS_TX_FLT_ENA	(1 << 3)

#define BCM84823_UD_LASI_CTRL	0x9002
#define BCM84823_UD_LASI_CTRL_FLD_RX_ALARM_ENA		(1 << 2)
#define BCM84823_UD_LASI_CTRL_FLD_TX_ALARM_ENA		(1 << 1)
#define BCM84823_UD_LASI_CTRL_FLD_LS_ALARM_ENA		(1 << 0)

#define BCM84823_UD_RX_ALARM_STATUS	0x9003
#define BCM84823_UD_RX_ALARM_STATUS_FLD_XFI_1G_ALARM	(1 << 15)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_XFI_PMD_RX_FLT	(1 << 14)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_XFI_PCS_RX_FLT	(1 << 13)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_MOD_ABS_FLT	(1 << 5)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_PMD_FLT		(1 << 4)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_PCSR_FLT	        (1 << 3)
#define BCM84823_UD_RX_ALARM_STATUS_FLD_1G_LINK_FLT	(1 << 2)

#define BCM84823_UD_TX_ALARM_STATUS	0x9004
#define BCM84823_UD_TX_ALARM_STATUS_FLD_XFI_PMA_TX_FLT	(1 << 14)
#define BCM84823_UD_TX_ALARM_STATUS_FLD_XFI_PCS_TX_FLT	(1 << 13)
#define BCM84823_UD_TX_ALARM_STATUS_FLD_TX_FLT	(1 << 6)
#define BCM84823_UD_TX_ALARM_STATUS_FLD_PMA_TX_FLT	(1 << 4)
#define BCM84823_UD_TX_ALARM_STATUS_FLD_PCS_TX_FLT	(1 << 3)

#define BCM84823_UD_LASI_STATUS	0x9005
#define BCM84823_UD_LASI_STATUS_FLD_RX_ALARM	(1 << 2)
#define BCM84823_UD_LASI_STATUS_FLD_TX_ALARM	(1 << 1)
#define BCM84823_UD_LASI_STATUS_FLD_LS_ALARM	(1 << 0)

#define BCM84823_UD_TX_FLAG_CTRL	0x9006
#define BCM84823_UD_RX_FLAG_CTRL	0x9007
/* PMD Control Registers */

#define BCM84823_UD_PHY_STATUS		0xC804
#define BCM84823_UD_PHY_STATUS_FLD_X_LKDTCMU_BAR	(1<<15)
#define BCM84823_UD_PHY_STATUS_FLD_X_LKDTCMU	(1<<7)
#define BCM84823_UD_PHY_STATUS_FLD_X_OPLOSB	(1<<6)
#define BCM84823_UD_PHY_STATUS_FLD_P_LOSB	(1<<5)
#define BCM84823_UD_PHY_STATUS_FLD_P_LKDTCMU	(1<<3)
#define BCM84823_UD_PHY_STATUS_FLD_P_LKDTCDR	(1<<2)

#define BCM84823_UD_PCS_DIGITAL_CTRL	0xC808
#define BCM84823_UD_PCS_DIGITAL_CTRL_FLD_FAULT_MODE	(1 << 15)
#define BCM84823_UD_PCS_DIGITAL_CTRL_FLD_PWR_DOWN	(1 << 14)
#define BCM84823_UD_PCS_DIGITAL_CTRL_FLD_EXT_FLT_EN	(1 << 12)
#define BCM84823_UD_PCS_DIGITAL_CTRL_FLD_FORCE_LKDTCMU	(1 << 11)
#define BCM84823_UD_PCS_DIGITAL_CTRL_FLD_GPIO_SEL	(7 << 4)
#define BCM84823_UD_PCS_DIGITAL_CTRL_LED_LINK_UP	        (6 << 4)

#define BCM84823_UD_PCS_DIGITAL_STATUS	0xC809
#define BCM84823_UD_PCS_DIGITAL_STATUS_FLD_TEF_W_OVF	(1 << 3)
#define BCM84823_UD_PCS_DIGITAL_STATUS_FLD_TEF_R_OVF	(1 << 2)
#define BCM84823_UD_PCS_DIGITAL_STATUS_FLD_REF_W_OVF	(1 << 1)
#define BCM84823_UD_PCS_DIGITAL_STATUS_FLD_REF_R_OVF	(1 << 0)

#define BCM84823_UD_TEST_CTRL		0xC80A
#define BCM84823_UD_TEST_CTRL_FLD_TX_PRBS7_EN	(1 << 12)
#define BCM84823_UD_TEST_CTRL_FLD_TX_SCRB_DIS	(1 << 11)
#define BCM84823_UD_TEST_CTRL_FLD_RX_DESCRB_DIS	(1 << 10)
#define BCM84823_UD_TEST_CTRL_FLD_TX_GBOX_RD_ON	(1 << 9)
#define BCM84823_UD_TEST_CTRL_FLD_RX_GBOX_RD_ON	(1 << 8)
#define BCM84823_UD_TEST_CTRL_FLD_DIG_LPBK	(1 << 5)
#define BCM84823_UD_BIST_CTRL		0xC80B
#define BCM84823_UD_BIST_CTRL_FLD_PBIST_ON			(1 << 15)
#define BCM84823_UD_BIST_CTRL_FLD_XBIST_ON			(1 << 14)
#define BCM84823_UD_BIST_CTRL_FLD_XFI_TX_BIST_ENA        	(1 << 9)
#define BCM84823_UD_BIST_CTRL_FLD_XFI_RX_BIST_ENA        	(1 << 8)
#define BCM84823_UD_BIST_CTRL_FLD_PMD_TX_BIST_ENA		(1 << 7)
#define BCM84823_UD_BIST_CTRL_FLD_PMD_RX_BIST_ENA		(1 << 6)
#define BCM84823_UD_BIST_CTRL_FLD_BIST_INJECT_ERROR		(1 << 5)
#define BCM84823_UD_BIST_CTRL_FLD_BIST_VTYPE			(3 << 3)
#define BCM84823_UD_BIST_CTRL_FLD_BIST_RESULT_SEL		(1 << 1)
#define BCM84823_UD_BIST_CTRL_FLD_BIST_IPG_SEL			(1 << 0)

#define BCM84823_UD_GPIO_CTRL		0xC80E
#define BCM84823_UD_GPIO_CTRL_FLD_IN_GP_DAT	(3 << 8)
#define BCM84823_UD_GPIO_CTRL_FLD_OUT_GP_DS	(1 << 4)
#define BCM84823_UD_GPIO_CTRL_FLD_OUT_GP_DAT	(3)

#define BCM84823_UD_PRBS31_WIN_0		0xC80F
#define BCM84823_UD_PRBS31_WIN_1		0xC810
#define BCM84823_UD_PRBS31_WIN_2		0xC811
#define BCM84823_UD_BIST_PKT_SIZE	0xC817
#define BCM84823_UD_BIST_TX_CNT_CTRL	0xC818
#define BCM84823_UD_XFI_BIST_ERROR	0xC81A
#define BCM84823_UD_PCS_BIST_ERROR	0xC81B

#define BCM84823_UD_SPEED_LINK_DETECT_STATUS  0xC820
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_PCS_LKDWN10G (1<<15)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_PCS_LKDWN1G  (1<<13)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_AN_ENABLE    (1<<11)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_AN_COMPLETE  (1<<10)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_MODE_10G     (1<<6)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_MODE_1G      (1<<4)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_PCS_10G      (1<<2)
#define BCM84823_UD_SPEED_LINK_DETECT_STATUS_FLD_PCS_1G       (1<<0)

#define BCM84823_UD_AN_SPEED_CTRL	0xC822
#define BCM84823_UD_AN_SPEED_CTRL_FLD_AN_ENABLE    (1<<11)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_XFI_MAN_HW_RST_N    (1<<10)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_XFI_MAN_DP_RST_N    (1<<9)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_XFI_MAN_RG_RST_N    (1<<8)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_SEL_MODE_10G        (1<<6)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_SEL_MODE_1G         (1<<4)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_PCS_SPEED10G        (1<<2)
#define BCM84823_UD_AN_SPEED_CTRL_FLD_PCS_SPEED1G         (1<<0)

#define BCM84823_UD_GP_REG_0	        0xC840
#define BCM84823_UD_GP_REG_0_FLD_TX_SYNC_MODE_EN	         (1<<0)

#define BCM84823_UD_SPI_PORT_CTRL        0xC848
#define BCM84823_UD_SPI_PORT_CTRL_FLD_SPI_BOOT	     (1 << 14)
#define BCM84823_UD_SPI_PORT_CTRL_FLD_SPI_DNLD_DONE   (1 << 13)

#define BCM84823_UD_TEMP_SENSOR          0xC852
#define BCM84823_UD_TEMP_SENSOR_FLD_TEMP_VALUE        (0x1FF)

#define BCM84823_UD_OPTICAL_CFG          0xC8E4
#define BCM84823_UD_OPTICAL_CFG_FLD_MAN_OPLOSBI_EN    (1<<15)
#define BCM84823_UD_OPTICAL_CFG_FLD_MAN_OPLOSB_EN     (1<<14)
#define BCM84823_UD_OPTICAL_CFG_FLD_TXONOFF_PWRDN_DIS (1<<12)
#define BCM84823_UD_OPTICAL_CFG_FLD_OPT_LOSBI         (1<<7)
#define BCM84823_UD_OPTICAL_CFG_FLD_MD_OPT_LOSB       (1<<6)
/* User-defined XFI Registers - XFI PMD Control Registers */
#define BCM84823_UD_XFI_RX_CTRL_0	0xC900
#define BCM84823_UD_XFI_RX_CTRL_0_FLD_THRES_POL	     (1<<12)
#define BCM84823_UD_XFI_RX_CTRL_0_FLD_EQ	             (0xF<<4)

#define BCM84823_UD_XFI_RX_CTRL_1	0xC901
#define BCM84823_UD_XFI_RX_CTRL_1_FLD_THRES_VAL	     (0x7FFF)

#define BCM84823_UD_XFI_RX_CTRL_2	0xC903
#define BCM84823_UD_XFI_RX_CTRL_2_FLD_PWR_DN	     (1<<11)
#define BCM84823_UD_XFI_RX_CTRL_2_FLD_TEST_RX	     (1<<3)

#define BCM84823_UD_XFI_PLL_CTRL 	0xC904
#define BCM84823_UD_XFI_PLL_CTRL_FLD_I_R_PAR 	(0x7<<6)
#define BCM84823_UD_XFI_PLL_CTRL_FLD_I_CHG_PMP 	(0xF<<2)

#define BCM84823_UD_XFI_PLL_STATUS	0xC909
#define BCM84823_UD_XFI_PLL_STATUS_FLD_PLL_LKDT	(1<<5)

#define BCM84823_UD_XFI_TX_CTRL_0	0xC90A
#define BCM84823_UD_XFI_TX_CTRL_0_I_DRIVER	     (0xF<<12)
#define BCM84823_UD_XFI_TX_CTRL_0_I_PRE_DRIVER	     (0xF<<8)

#define BCM84823_UD_XFI_TX_CTRL_1	0xC90B
#define BCM84823_UD_XFI_TX_CTRL_1_FLD_MAIN_TAP        (0x1F<<11)
#define BCM84823_UD_XFI_TX_CTRL_1_FLD_TX_PWRDN        (1<<10)

#define BCM84823_UD_XFI_TX_CTRL_2	0xC90C
#define BCM84823_UD_XFI_TX_CTRL_2_FLD_POSTCUR_TAP     (0xF<<4)

#define BCM84823_UD_XFI_CDR_CTRL_0	0xC90D
#define BCM84823_UD_XFI_CDR_CTRL_0_FLD_PMD_LOS_EN     (1<<1)
#define BCM84823_UD_XFI_CDR_CTRL_0_FLD_INTEG_OOR_EN   (1)

#define BCM84823_UD_XFI_CDR_CTRL_1	0xC90F
#define BCM84823_UD_XFI_CDR_CTRL_1_FLD_PHS_OVERRD     (1<<15)
#define BCM84823_UD_XFI_CDR_CTRL_1_FLD_PHS_STRB       (1<<14)
#define BCM84823_UD_XFI_CDR_CTRL_1_FLD_PHS_INC        (1<<13)
#define BCM84823_UD_XFI_CDR_CTRL_1_FLD_PHS_DEC        (1<<12)
#define BCM84823_UD_XFI_CDR_CTRL_1_FLD_PHS_DELTA      (0xF<<8)

#define BCM84823_UD_XFI_PHY_CTRL_STATUS	0xC919
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_CDR_STATE    (0x7<<13)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_DIG_OPT_LOS  (1<<5)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_OPT_LOS_INTR (1<<4)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_DIG_PMD_LOS  (1<<3)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_PMD_LOS_INTR (1<<2)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_CDR_LOL_STAT (1<<1)
#define BCM84823_UD_XFI_PHY_CTRL_STATUS_FLD_CDR_LOL_INTR (1)

/* TX PREEMPHASIS AND Microcontroller Control/Status Registers */
#define BCM84823_UD_PMD_TX_CTRL		0xCA00
#define BCM84823_UD_PMD_TX_CTRL_0	0xCA01
#define BCM84823_UD_PMD_TX_CTRL_0_FLD_I_DRIVER      (0xF<<12)
#define BCM84823_UD_PMD_TX_CTRL_0_FLD_I_PRE_DRIVER  (0xF<<8)

#define BCM84823_UD_PMD_TX_CTRL_1	0xCA02
#define BCM84823_UD_PMD_TX_CTRL_1_FLD_MAIN_TAP4_0   (0x1F<<11)
#define BCM84823_UD_PMD_TX_CTRL_1_FLD_TX_PWRDN      (1<<10)

#define BCM84823_UD_PMD_TX_CTRL_2	0xCA05
#define BCM84823_UD_PMD_TX_CTRL_2_FLD_TAP_SEL	    (1<<15)
#define BCM84823_UD_PMD_TX_CTRL_2_FLD_POSTCURSOR_TAP (0xF<<4)

#define BCM84823_EDC_CTRL_STATUS		0xCA10
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_BPASS        (1 << 12)
#define BCM84823_EDC_CTRL_STATUS_FLD_SEQ_DEF_BYPASS  (1 << 11)
#define BCM84823_EDC_CTRL_STATUS_FLD_EQ_BYPASS	    (1 << 10)
#define BCM84823_EDC_CTRL_STATUS_FLD_PGA_CLK_SEL     (1 << 9)
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_REF_CLK_SEL  (1 << 8)
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_CLK_SEL	    (3 << 6)
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_DEBUF	    (3 << 4)
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_REBOOT	    (1 << 3)
#define BCM84823_EDC_CTRL_STATUS_FLD_UC_RESET	    (1 << 2)
#define BCM84823_EDC_CTRL_STATUS_FLD_SOFT_RESET      (1 << 1)
#define BCM84823_EDC_CTRL_STATUS_FLD_GLOBAL_RESET    (1 << 0)

#define BCM84823_BOOT_STATUS		0xCA11
#define BCM84823_MSG_IN		        0xCA12
#define BCM84823_MSG_OUT		        0xCA13
#define BCM84823_EDC_GP_REG_0		0xCA18
#define BCM84823_EDC_GP_REG_1		0xCA19
#define BCM84823_EDC_GP_REG_2		0xCA1A
#define BCM84823_EDC_GP_REG_3		0xCA1B
#define BCM84823_EDC_GP_REG_4		0xCA1C

#define BCM84823_EDC_MISC_CTRL_1		0xCA23
#define BCM84823_EDC_MISC_CTRL_1_FLD_RCLK_EN         (1<<10)

#define BCM84823_EDC_MISC_CTRL_2		0xCA24
#define BCM84823_EDC_MISC_CTRL_2_FLD_RCLK_DIV16_EN   (1<<14)

#define BCM84823_EDC_EQ_CTRL		0xCA65
#define BCM84823_EDC_EQ_CTRL_FLD_EQ_STAT_UPDATE      (1<<8)
#define BCM84823_EDC_EQ_CTRL_FLD_EQ_SLICER_SEL       (0x1F)

#define BCM84823_EDC_EQ_STAT		0xCA6D
#define BCM84823_EDC_EQ_STAT_FLD_EQ_SLICER_VAL       (0x1FFF)

#define BCM84823_EDC_MISC_CTRL_3		0xCA85
#define BCM84823_EDC_MISC_CTRL_3_FLD_SER_BOOT_CTL    (1)

#define BCM84823_EDC_GP_REG_5		0xCA88
#define BCM84823_EDC_GP_REG_6		0xCA89
#define BCM84823_EDC_GP_REG_7		0xCA8A
#define BCM84823_EDC_GP_REG_8		0xCA8B
#define BCM84823_EDC_GP_REG_9		0xCA8C

#define BCM84823_EDC_GEN_CTRL		0xCAA1
#define BCM84823_EDC_GEN_CTRL_FLD_M8051_RST          (1)
/* PCS User Registers (Device 1) */
#define BCM84823_UD_PMD_STATUS		0xCD04
#define BCM84823_UD_PMD_STATUS_FLD_P_LOSBI_BAR       (1<<14)
#define BCM84823_UD_PMD_STATUS_FLD_P_LOSB_BAR        (1<<13)
#define BCM84823_UD_PMD_STATUS_FLD_P_LKDTCMU_BAR     (1<<11)
#define BCM84823_UD_PMD_STATUS_FLD_P_LKDTCDR_BAR     (1<<10)
#define BCM84823_UD_PMD_STATUS_FLD_P_LINKLPBK_CLS    (1<<8)
#define BCM84823_UD_PMD_STATUS_FLD_P_LOSBI           (1<<6)
#define BCM84823_UD_PMD_STATUS_FLD_P_LOSB            (1<<5)
#define BCM84823_UD_PMD_STATUS_FLD_P_LKDTCMU         (1<<3)
#define BCM84823_UD_PMD_STATUS_FLD_P_LKDTCDR         (1<<2)

#define BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL	0xCD08
#define BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL_FLD_PCS_TX_INVERT (1<<10)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL_FLD_PCS_RX_INVERT (1<<9)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL_FLD_LPBK_ERR_DIS (1<<3)

#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS	0xCD09
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_T64_GBOX_OVF   (1<<15)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_T64_INIT_ERROR (1<<14)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_T64_C_ERROR    (1<<13)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_T64_D_ERROR    (1<<12)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_T64_T_ERROR    (1<<11)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_GBOX_OVF   (1<<10)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_SYNC_ACQ   (1<<9)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_LOS        (1<<8)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_INIT_ERROR (1<<7)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_C_ERROR    (1<<6)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_D_ERROR    (1<<5)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_T_ERROR    (1<<4)
#define BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS_FLD_R64_JIT_PAT_DET 1

#define BCM84823_UD_PMD_TEST_CTRL	        0xCD0A
#define BCM84823_UD_PMD_TEST_CTRL_FLD_TX_GPTPAT_ENA	(1<<15)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_TX_6SQWAVE_ENA	(1<<14)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_BIST_IERR	        (1<<13)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_TX_SCRB_DIS	(1<<11)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_RX_DESCRB_DIS	(1<<10)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_RX_BUF_RD_ON	(1<<9)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_RX_BUF_RD_SEL	(3<<7)    
#define BCM84823_UD_PMD_TEST_CTRL_FLD_PMD_PMA_LINELPBK   (1<<0)	

#define BCM84823_UD_PMD_GP_TXPAT_0	0xCD0C
#define BCM84823_UD_PMD_GP_TXPAT_1	0xCD0D
#define BCM84823_UD_PRBS31_TEST_WINDOW_0	0xCD0F
#define BCM84823_UD_PRBS31_TEST_WINDOW_1	0xCD10
#define BCM84823_UD_PRBS31_TEST_WINDOW_2	0xCD11
#define BCM84823_UD_PMD_RX_INT_DATA      	0xCD12
#define BCM84823_UD_PMD_TX_PHASE_FIFO      	0xCD13
#define BCM84823_UD_PMD_TX_PHASE_FIFO_FLD_SYNCETH_PFIFO_CLSN  (1<<8)
#define BCM84823_UD_PMD_TX_PHASE_FIFO_FLD_SYNCETH_PFIFO_RST_N (1<<7)
#define BCM84823_UD_PMD_TX_PHASE_FIFO_FLD_SYNCETH_PFIFO_GAP   (7<<4)
#define BCM84823_UD_PMD_TX_PHASE_FIFO_FLD_TXPFIFO_CLSN        (1<<3)
#define BCM84823_UD_PMD_TX_PHASE_FIFO_FLD_TXPFIFO_RST_PCS_N   (1)

#define BCM84823_UD_PMD_PRBS_CTRL_0      	0xCD14
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_RX_PRBS_INV         (1<<15)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_RX_PRBS_SEL         (7<<12)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_REMOTE_PRBS_LPBK_EN (1<<8)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_USER_PRBS_EN        (1<<7)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_AUTODETECT_DIS      (1<<6)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_PRBS_UNLOCK_DIS     (1<<5)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_INVERT_TX_PRBS      (1<<4)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_INVERT_RX_PRBS      (1<<3)
#define BCM84823_UD_PMD_PRBS_CTRL_0_FLD_PRBS_SEL            (7)

#define BCM84823_UD_PMD_PRBS_STATUS_0      	0xCD15
#define BCM84823_UD_PMD_PRBS_STATUS_0_FLD_PRBS_LOCK    	(1<<15)
#define BCM84823_UD_PMD_PRBS_STATUS_0_FLD_PRBS_RX_ERROR  (0x7FFF<<15)

#define BCM84823_UD_PMD_PATT_INS_CTRL      	0xCD18
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_UDRCD_MOD_PWR_CTRL_TXDIS_EN (1<<10)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_UDRCD_MOD_ABS_TXDIS_EN      (1<<9)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_CMUPLL_LKDT_EN              (1<<7)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_CDRLKDT_EN                  (1<<6)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_LINKDOWN_EN                 (1<<5)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_TX10G_SHUTDOWN_EN           (1<<4)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_TX1G_SHUTDOWN_EN            (1<<3)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_FORCE_PATTERN               (1<<2)
#define BCM84823_UD_PMD_PATT_INS_CTRL_FLD_FORCE_TX_LOCAL_FAULT_MODE    (3)

#define BCM84823_UD_PMD_GP_1             	0xCD30
#define BCM84823_UD_PMD_GP_2             	0xCD31


////////////////////////////////////////////////////////////////////////
// 1000BASE-T/100BASE-Tx/10BASE-T Mode 
// Device Address=00111 Register definitions
////////////////////////////////////////////////////////////////////////
#define BCM84823_UD_1GE_MII_CTRL		0xFFE0
#define BCM84823_UD_1GE_CTRL_FLD_RESET               (1<<15)
#define BCM84823_UD_1GE_CTRL_FLD_LOOPBACK            (1<<14)
#define BCM84823_UD_1GE_CTRL_FLD_SPEED_SELECT1       (1<<13)
#define BCM84823_UD_1GE_CTRL_FLD_AN_ENA              (1<<12)
#define BCM84823_UD_1GE_CTRL_FLD_POWER_DOWN          (1<<11)
#define BCM84823_UD_1GE_CTRL_FLD_ISOLATE             (1<<10)
#define BCM84823_UD_1GE_CTRL_FLD_RESTART_AN          (1<<9)
#define BCM84823_UD_1GE_CTRL_FLD_DUPLEX_MODE         (1<<8)
#define BCM84823_UD_1GE_CTRL_FLD_COLSN_TEST          (1<<7)
#define BCM84823_UD_1GE_CTRL_FLD_SPEED_SELECT0       (1<<6)
#define BCM84823_UD_1GE_CTRL_FLD_UNIDIR_ENA          (1<<5)

#define BCM84823_UD_1GE_MII_STATUS       0xFFE1
#define BCM84823_UD_1GE_STATUS_FLD_UNIDIRECT_ABILITY        (1<<7)
#define BCM84823_UD_1GE_STATUS_FLD_MF_PREAMBLE_SUP          (1<<6)
#define BCM84823_UD_1GE_STATUS_FLD_ANEG_COMPLETE            (1<<5)
#define BCM84823_UD_1GE_STATUS_FLD_REMOTE_FLT               (1<<4)
#define BCM84823_UD_1GE_STATUS_FLD_ANEG_ABILITY             (1<<3)
#define BCM84823_UD_1GE_STATUS_FLD_LINK_STATUS              (1<<2)
#define BCM84823_UD_1GE_STATUS_FLD_JABBER_DETECT            (1<<1)
#define BCM84823_UD_1GE_STATUS_FLD_EXTD_CAPABILITY          (1<<0)

#define BCM84823_UD_1GE_DEV_ID0		0xFFE2
#define BCM84823_UD_1GE_DEV_ID0_DFLT	0x143
#define BCM84823_UD_1GE_DEV_ID1		0xFFE3
#define BCM84823_UD_1GE_DEV_ID1_DFLT	0x5C60

#define BCM84823_UD_1GE_ANEG_ADVERT	0xFFE4
#define BCM84823_UD_1GE_ANEG_ADVERT_FLD_NEXT_PAGE	   (1<<15)
#define BCM84823_UD_1GE_ANEG_ADVERT_FLD_REMOTE_FAULT	   (3<<12)
#define BCM84823_UD_1GE_ANEG_ADVERT_FLD_PAUSE	           (3<<7)
#define BCM84823_UD_1GE_ANEG_ADVERT_FLD_HALF_DUPLEX	   (1<<6)
#define BCM84823_UD_1GE_ANEG_ADVERT_FLD_FULL_DUPLEX	   (1<<5)

#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY	0xFFE5
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_NEXT_PAGE	   (1<<15)
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_ACK	   (1<<14)
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_REMOTE_FAULT  (3<<12)
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_PAUSE         (3<<7)
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_HALF_DUPLEX   (1<<6)
#define BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY_FLD_FULL_DUPLEX   (1<<5)

#define BCM84823_UD_1GE_ANEG_EXPANSION	0xFFE6
#define BCM84823_UD_1GE_ANEG_EXPANSION_FLD_NEXT_PAGE_ABLE   (1<<2)
#define BCM84823_UD_1GE_ANEG_EXPANSION_FLD_PAGE_RCVD	   (1<<1)

#define BCM84823_UD_1GE_ANEG_NEXT_PAGE	0xFFE7
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_NEXT_PAGE        (1<<15)
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_ACK	           (1<<14)
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_MSG_PAGE         (1<<13)
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_ACK_2	           (1<<12)
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_TOGGLE	   (1<<11)
#define BCM84823_UD_1GE_ANEG_NEXT_PAGE_FLD_MSG	           (0x7FF)

#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG	0xFFE8
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_LP_RCVD_NEXT_PG    (1<<15)
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_ACK	           (1<<14)
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_MSG_PAGE           (1<<13)
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_ACK_2	           (1<<12)
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_TOGGLE	           (1<<11)
#define BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG_FLD_MSG	           (0x7FF)

#define BCM84823_UD_1000BASE_T_CONTROL	                0xFFE9
#define BCM84823_UD_1000BASE_T_STATUS	                0xFFEA

#define BCM84823_UD_1GE_EXT_STATUS	0xFFEF
#define BCM84823_UD_1000BASE_T_EXT_CONTROL	        0xFFF0
#define BCM84823_UD_1000BASE_T_EXT_STATUS	        0xFFF1
#define BCM84823_UD_1000BASE_T_RCV_ERR_CNTR	        0xFFF2
#define BCM84823_UD_1000BASE_T_FALSE_CR_SENSE_CNTR      0xFFF3
#define BCM84823_UD_1000BASE_T_RCVR_NOT_OK_CNTR         0xFFF4
#define BCM84823_UD_1000BASE_T_EXPANSION_REG_ACC        0xFFF7
#define BCM84823_UD_1000BASE_T_AUX_CTRL_SHDW_VAL_ACC    0xFFF8
#define BCM84823_UD_1000BASE_T_AUX_STAT_SUMMARY         0xFFF9
#define BCM84823_UD_1000BASE_T_INT_STAT                 0xFFFA
#define BCM84823_UD_1000BASE_T_INT_MASK                 0xFFFB
#define BCM84823_UD_1000BASE_T_1CH_ACC                  0xFFFC


#define BCM84823_UD_1GE_MISC_2	        0x8309
#define BCM84823_UD_1GE_MISC_2_FLD_FORCED_SPD_EN    (1<<5)

#define BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL	        0x830A
#define BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL_FLD_IPG_SEL         (7<<9)
#define BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL_FLD_PKT_SZ          (0x3F<<3)
#define BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL_FLD_BIST_EN         (1<<1)
#define BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL_FLD_SEL_PATGEN_DATA (1)

#define BCM84823_UD_1GE_HOST_BIST_CTRL	                0x830C
#define BCM84823_UD_1GE_HOST_BIST_CTRL_FLD_CLEAR_PKT_CNT          (1<<14)

#define BCM84823_UD_1GE_HOST_BIST_TX_PKT_CNT	        0x830D
#define BCM84823_UD_1GE_HOST_BIST_RX_PKT_CNT	        0x830E

/* User Defined Registers ( DEVICE = 30 ) */
#define BCM84823_UD_USER_CTRL	                        0x4005
#define BCM84823_UD_USER_CTRL_1	                        0x4006
#define BCM84823_UD_PAIR_SWAP_CTRL                      0x4009
#define BCM84823_UD_AUTO_GREEN_CTRL1                    0x400A
#define BCM84823_UD_AUTO_GREEN_TH_HIGH                  0x400B
#define BCM84823_UD_AUTO_GREEN_TH_LOW                   0x400C
#define BCM84823_UD_STATUS                              0x400D
#define BCM84823_UD_STATUS_FLD_SPIROM_CRC_CHK	        (0x3<<14)
#define BCM84823_UD_STATUS_FLD_MAC_LINK_STAT	        (1<<13)
#define BCM84823_UD_STATUS_FLD_LINE_ACTIVE_DEV	        (0x3<<11)
#define BCM84823_UD_STATUS_FLD_MAC_INT_LINK	        (0x3<<9)
#define BCM84823_UD_STATUS_FLD_XAUI_L_LINK_STAT	        (1<<8)
#define BCM84823_UD_STATUS_FLD_XAUI_L_SPEED             (0x3<<6)
#define BCM84823_UD_STATUS_FLD_CU_LINK_STAT	        (1<<5)
#define BCM84823_UD_STATUS_FLD_CU_SPEED	                (0x3<<3)
#define BCM84823_UD_STATUS_FLD_PRIORITY	                (1<<2)
#define BCM84823_UD_STATUS_FLD_CU_DETECTED	        (1<<1)
#define BCM84823_UD_STATUS_FLD_RSVD	                (1<<0)

#define BCM84823_UD_FIRMWARE_VER                        0x400F
#define BCM84823_UD_CONFIG_STRAP_PINS                   0x401A
#define BCM84823_UD_0X40A8                              0x40A8
#define BCM84823_UD_XAUI_RESET_CTL                      0x4083
#define BCM84823_UD_XAUI_STATUS                         0x4085
#define BCM84823_UD_MDIO_CTRL0                          0x4110
#define BCM84823_UD_MDIO_CTRL1                          0x4111
#define BCM84823_UD_MDIO_CTRL2                          0x4113
#define BCM84823_UD_0X4131                              0x4131

#endif
