**********
* Copyright Intusoft 1996-1997
* All Rights Reserved
**********
**********
*SRC=CD4011;C4011_DEF;CMOS;CD4xxx;2 input NAND gate
*SYM=NAND2
*NAME=D_Nand;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 3;5 6 4;8 9 10;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4011_DEF D_Nand(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4023;C4023_Def;CMOS;CD4xxx;3 input NAND gate
*SYM=NAND3
*NAME=D_Nand;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 8 9;3 4 5 6;11 12 13 10:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4023_Def D_Nand(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4012;C4012_Def;CMOS;CD4xxx;4 input NAND gate
*SYM=NAND4
*NAME=D_Nand;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout 14PIN 2 3 4 5 1;9 10 11 12 13:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4012_Def D_Nand(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4081;C4081_Def;CMOS;CD4xxx;2 input AND gate
*SYM=AND2
*NAME=D_And;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 3;5 6 4;8 9 10;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4081_Def D_And(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4073;C4073_Def;CMOS;CD4xxx;3 input AND gate
*SYM=AND3
*NAME=D_And;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 8 9;3 4 5 6;11 12 13 10:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4073_Def D_And(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4082;C4082_Def;CMOS;CD4xxx;4 input AND gate
*SYM=AND4
*NAME=D_and;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout 14PIN 2 3 4 5 1;9 10 11 12 13:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4082_Def D_And(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4071;C4071_Def;CMOS;CD4xxx;2 input OR gate
*SYM=OR2
*NAME=D_or;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 3;5 6 4;8 9 10;12 13 11:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4071_Def D_or(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4075;C4075_Def;CMOS;CD4xxx;3 input OR gate
*SYM=OR3
*NAME=D_or;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout 14PIN 1 2 8 9;3 4 5 6;11 12 13 10:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4075_Def D_or(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********
*SRC=CD4072;C4072_Def;CMOS;CD4xxx;4 input OR gate
*SYM=OR4
*NAME=D_or;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout 14PIN 2 3 4 5 1;9 10 11 12 13:VCC=14 GND=7
*PARAM=rise_delay;rise delay;real;125n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;125n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;5p;-;no;-;yes
.MODEL C4072_Def D_or(Rise_Delay=125N Fall_Delay=125N Input_Load=5P)
**********

