[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = /home/summer/microchip/Libero_SoC_v2023.2/Libero/lib/modelsimpro/precompiled/vlog/smartfusion2
presynth = presynth
COREPWM_LIB = ../component/Actel/DirectCore/corepwm/4.1.106/mti/lib_vlog_obs/COREPWM_LIB
COREAPB3_LIB = COREAPB3_LIB
COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/user_vlog/COREAHBLITE_LIB
COREAHBTOAPB3_LIB = COREAHBTOAPB3_LIB
CORESPI_LIB = CORESPI_LIB
COREAHBLSRAM_LIB = COREAHBLSRAM_LIB

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
