CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'MemInst' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_2\component.xml'.
Applying current project options...
Finished applying current project options.
Resolving generics for 'MemInst'...
WARNING:sim - A core named 'MemInst' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'MemInst'...
Delivering associated files for 'MemInst'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'MemInst'...
Generating implementation netlist for 'MemInst'...
INFO:sim - Pre-processing HDL files for 'MemInst'...
Running synthesis for 'MemInst'
