
MCU-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2cc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b34  0800f4a0  0800f4a0  0001f4a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ffd4  0800ffd4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800ffd4  0800ffd4  0001ffd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ffdc  0800ffdc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ffdc  0800ffdc  0001ffdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ffe0  0800ffe0  0001ffe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800ffe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009e18  20000078  0801005c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009e90  0801005c  00029e90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000278e9  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004dbb  00000000  00000000  00047991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c88  00000000  00000000  0004c750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a98  00000000  00000000  0004e3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a4a7  00000000  00000000  0004fe70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023956  00000000  00000000  0007a317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe742  00000000  00000000  0009dc6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019c3af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ce4  00000000  00000000  0019c400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f484 	.word	0x0800f484

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	0800f484 	.word	0x0800f484

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__gedf2>:
 80009ac:	f04f 3cff 	mov.w	ip, #4294967295
 80009b0:	e006      	b.n	80009c0 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__ledf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	e002      	b.n	80009c0 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__cmpdf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009d6:	d01b      	beq.n	8000a10 <__cmpdf2+0x54>
 80009d8:	b001      	add	sp, #4
 80009da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009de:	bf0c      	ite	eq
 80009e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009e4:	ea91 0f03 	teqne	r1, r3
 80009e8:	bf02      	ittt	eq
 80009ea:	ea90 0f02 	teqeq	r0, r2
 80009ee:	2000      	moveq	r0, #0
 80009f0:	4770      	bxeq	lr
 80009f2:	f110 0f00 	cmn.w	r0, #0
 80009f6:	ea91 0f03 	teq	r1, r3
 80009fa:	bf58      	it	pl
 80009fc:	4299      	cmppl	r1, r3
 80009fe:	bf08      	it	eq
 8000a00:	4290      	cmpeq	r0, r2
 8000a02:	bf2c      	ite	cs
 8000a04:	17d8      	asrcs	r0, r3, #31
 8000a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a0a:	f040 0001 	orr.w	r0, r0, #1
 8000a0e:	4770      	bx	lr
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__cmpdf2+0x64>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d107      	bne.n	8000a30 <__cmpdf2+0x74>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d1d6      	bne.n	80009d8 <__cmpdf2+0x1c>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d0d3      	beq.n	80009d8 <__cmpdf2+0x1c>
 8000a30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdrcmple>:
 8000a38:	4684      	mov	ip, r0
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4663      	mov	r3, ip
 8000a44:	e000      	b.n	8000a48 <__aeabi_cdcmpeq>
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdcmpeq>:
 8000a48:	b501      	push	{r0, lr}
 8000a4a:	f7ff ffb7 	bl	80009bc <__cmpdf2>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	bf48      	it	mi
 8000a52:	f110 0f00 	cmnmi.w	r0, #0
 8000a56:	bd01      	pop	{r0, pc}

08000a58 <__aeabi_dcmpeq>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff fff4 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a60:	bf0c      	ite	eq
 8000a62:	2001      	moveq	r0, #1
 8000a64:	2000      	movne	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmplt>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffea 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a74:	bf34      	ite	cc
 8000a76:	2001      	movcc	r0, #1
 8000a78:	2000      	movcs	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmple>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffe0 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpge>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffce 	bl	8000a38 <__aeabi_cdrcmple>
 8000a9c:	bf94      	ite	ls
 8000a9e:	2001      	movls	r0, #1
 8000aa0:	2000      	movhi	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmpgt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffc4 	bl	8000a38 <__aeabi_cdrcmple>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_d2iz>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d215      	bcs.n	8000af2 <__aeabi_d2iz+0x36>
 8000ac6:	d511      	bpl.n	8000aec <__aeabi_d2iz+0x30>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d912      	bls.n	8000af8 <__aeabi_d2iz+0x3c>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d105      	bne.n	8000b04 <__aeabi_d2iz+0x48>
 8000af8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	bf08      	it	eq
 8000afe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_d2uiz>:
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	d211      	bcs.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b14:	d211      	bcs.n	8000b3a <__aeabi_d2uiz+0x2e>
 8000b16:	d50d      	bpl.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b20:	d40e      	bmi.n	8000b40 <__aeabi_d2uiz+0x34>
 8000b22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_d2uiz+0x3a>
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2f>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b54:	bf24      	itt	cs
 8000b56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5e:	d90d      	bls.n	8000b7c <__aeabi_d2f+0x30>
 8000b60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b74:	bf08      	it	eq
 8000b76:	f020 0001 	biceq.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b80:	d121      	bne.n	8000bc6 <__aeabi_d2f+0x7a>
 8000b82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b86:	bfbc      	itt	lt
 8000b88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	4770      	bxlt	lr
 8000b8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b96:	f1c2 0218 	rsb	r2, r2, #24
 8000b9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba6:	bf18      	it	ne
 8000ba8:	f040 0001 	orrne.w	r0, r0, #1
 8000bac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb8:	ea40 000c 	orr.w	r0, r0, ip
 8000bbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc4:	e7cc      	b.n	8000b60 <__aeabi_d2f+0x14>
 8000bc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bca:	d107      	bne.n	8000bdc <__aeabi_d2f+0x90>
 8000bcc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bda:	4770      	bxne	lr
 8000bdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b974 	b.w	8000eec <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468e      	mov	lr, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14d      	bne.n	8000cc6 <__udivmoddi4+0xaa>
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	d969      	bls.n	8000d04 <__udivmoddi4+0xe8>
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	b152      	cbz	r2, 8000c4c <__udivmoddi4+0x30>
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	f1c2 0120 	rsb	r1, r2, #32
 8000c3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c46:	ea41 0e03 	orr.w	lr, r1, r3
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	0c21      	lsrs	r1, r4, #16
 8000c52:	fbbe f6f8 	udiv	r6, lr, r8
 8000c56:	fa1f f78c 	uxth.w	r7, ip
 8000c5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c62:	fb06 f107 	mul.w	r1, r6, r7
 8000c66:	4299      	cmp	r1, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x64>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c72:	f080 811f 	bcs.w	8000eb4 <__udivmoddi4+0x298>
 8000c76:	4299      	cmp	r1, r3
 8000c78:	f240 811c 	bls.w	8000eb4 <__udivmoddi4+0x298>
 8000c7c:	3e02      	subs	r6, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c88:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb00 f707 	mul.w	r7, r0, r7
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	d90a      	bls.n	8000cae <__udivmoddi4+0x92>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca0:	f080 810a 	bcs.w	8000eb8 <__udivmoddi4+0x29c>
 8000ca4:	42a7      	cmp	r7, r4
 8000ca6:	f240 8107 	bls.w	8000eb8 <__udivmoddi4+0x29c>
 8000caa:	4464      	add	r4, ip
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb2:	1be4      	subs	r4, r4, r7
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	b11d      	cbz	r5, 8000cc0 <__udivmoddi4+0xa4>
 8000cb8:	40d4      	lsrs	r4, r2
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0xc2>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	f000 80ef 	beq.w	8000eae <__udivmoddi4+0x292>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd6:	4630      	mov	r0, r6
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	fab3 f683 	clz	r6, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d14a      	bne.n	8000d7c <__udivmoddi4+0x160>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xd4>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 80f9 	bhi.w	8000ee2 <__udivmoddi4+0x2c6>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e0      	beq.n	8000cc0 <__udivmoddi4+0xa4>
 8000cfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d02:	e7dd      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000d04:	b902      	cbnz	r2, 8000d08 <__udivmoddi4+0xec>
 8000d06:	deff      	udf	#255	; 0xff
 8000d08:	fab2 f282 	clz	r2, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 8092 	bne.w	8000e36 <__udivmoddi4+0x21a>
 8000d12:	eba1 010c 	sub.w	r1, r1, ip
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d26:	fb07 1113 	mls	r1, r7, r3, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb0e f003 	mul.w	r0, lr, r3
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x12c>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x12a>
 8000d40:	4288      	cmp	r0, r1
 8000d42:	f200 80cb 	bhi.w	8000edc <__udivmoddi4+0x2c0>
 8000d46:	4643      	mov	r3, r8
 8000d48:	1a09      	subs	r1, r1, r0
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1110 	mls	r1, r7, r0, r1
 8000d54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d58:	fb0e fe00 	mul.w	lr, lr, r0
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x156>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d68:	d202      	bcs.n	8000d70 <__udivmoddi4+0x154>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f200 80bb 	bhi.w	8000ee6 <__udivmoddi4+0x2ca>
 8000d70:	4608      	mov	r0, r1
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d7a:	e79c      	b.n	8000cb6 <__udivmoddi4+0x9a>
 8000d7c:	f1c6 0720 	rsb	r7, r6, #32
 8000d80:	40b3      	lsls	r3, r6
 8000d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d92:	431c      	orrs	r4, r3
 8000d94:	40f9      	lsrs	r1, r7
 8000d96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000da2:	0c20      	lsrs	r0, r4, #16
 8000da4:	fa1f fe8c 	uxth.w	lr, ip
 8000da8:	fb09 1118 	mls	r1, r9, r8, r1
 8000dac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db0:	fb08 f00e 	mul.w	r0, r8, lr
 8000db4:	4288      	cmp	r0, r1
 8000db6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x1b8>
 8000dbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc4:	f080 8088 	bcs.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dc8:	4288      	cmp	r0, r1
 8000dca:	f240 8085 	bls.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dce:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd2:	4461      	add	r1, ip
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ddc:	fb09 1110 	mls	r1, r9, r0, r1
 8000de0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	458e      	cmp	lr, r1
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x1e2>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df4:	d26c      	bcs.n	8000ed0 <__udivmoddi4+0x2b4>
 8000df6:	458e      	cmp	lr, r1
 8000df8:	d96a      	bls.n	8000ed0 <__udivmoddi4+0x2b4>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4461      	add	r1, ip
 8000dfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e02:	fba0 9402 	umull	r9, r4, r0, r2
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	42a1      	cmp	r1, r4
 8000e0c:	46c8      	mov	r8, r9
 8000e0e:	46a6      	mov	lr, r4
 8000e10:	d356      	bcc.n	8000ec0 <__udivmoddi4+0x2a4>
 8000e12:	d053      	beq.n	8000ebc <__udivmoddi4+0x2a0>
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x212>
 8000e16:	ebb3 0208 	subs.w	r2, r3, r8
 8000e1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e22:	fa22 f306 	lsr.w	r3, r2, r6
 8000e26:	40f1      	lsrs	r1, r6
 8000e28:	431f      	orrs	r7, r3
 8000e2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2e:	2600      	movs	r6, #0
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	fa21 f303 	lsr.w	r3, r1, r3
 8000e44:	4091      	lsls	r1, r2
 8000e46:	4301      	orrs	r1, r0
 8000e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e54:	fb07 3610 	mls	r6, r7, r0, r3
 8000e58:	0c0b      	lsrs	r3, r1, #16
 8000e5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e62:	429e      	cmp	r6, r3
 8000e64:	fa04 f402 	lsl.w	r4, r4, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x260>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e72:	d22f      	bcs.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e74:	429e      	cmp	r6, r3
 8000e76:	d92d      	bls.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1b9b      	subs	r3, r3, r6
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e84:	fb07 3316 	mls	r3, r7, r6, r3
 8000e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x28a>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__udivmoddi4+0x2b0>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d914      	bls.n	8000ecc <__udivmoddi4+0x2b0>
 8000ea2:	3e02      	subs	r6, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eac:	e738      	b.n	8000d20 <__udivmoddi4+0x104>
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e705      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e3      	b.n	8000c80 <__udivmoddi4+0x64>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6f8      	b.n	8000cae <__udivmoddi4+0x92>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d2a9      	bcs.n	8000e14 <__udivmoddi4+0x1f8>
 8000ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7a3      	b.n	8000e14 <__udivmoddi4+0x1f8>
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e7ea      	b.n	8000ea6 <__udivmoddi4+0x28a>
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	e794      	b.n	8000dfe <__udivmoddi4+0x1e2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	e7d1      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ed8:	46d0      	mov	r8, sl
 8000eda:	e77b      	b.n	8000dd4 <__udivmoddi4+0x1b8>
 8000edc:	3b02      	subs	r3, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	e732      	b.n	8000d48 <__udivmoddi4+0x12c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e709      	b.n	8000cfa <__udivmoddi4+0xde>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e742      	b.n	8000d72 <__udivmoddi4+0x156>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <Set_Resolution_A4988>:
 */
#include "A4988_Drive.h"
#include "math.h"
#include "main.h"
#include "stm32f7xx_hal.h"
void Set_Resolution_A4988(A4988_Drive* drive, int resolution){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
	//	Setting the resolution of the driver.
	//	@param resolution: Resolution.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(resolution){
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	f200 809a 	bhi.w	8001038 <Set_Resolution_A4988+0x148>
 8000f04:	a201      	add	r2, pc, #4	; (adr r2, 8000f0c <Set_Resolution_A4988+0x1c>)
 8000f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0a:	bf00      	nop
 8000f0c:	08000f21 	.word	0x08000f21
 8000f10:	08000f59 	.word	0x08000f59
 8000f14:	08000f91 	.word	0x08000f91
 8000f18:	08000fc9 	.word	0x08000fc9
 8000f1c:	08001001 	.word	0x08001001
		case FULL_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_RESET);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	69d8      	ldr	r0, [r3, #28]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f005 f9ec 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_RESET);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a18      	ldr	r0, [r3, #32]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f005 f9e4 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f005 f9dc 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 1;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2201      	movs	r2, #1
 8000f54:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000f56:	e08b      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case HALF_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	69d8      	ldr	r0, [r3, #28]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f60:	2201      	movs	r2, #1
 8000f62:	4619      	mov	r1, r3
 8000f64:	f005 f9d0 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_RESET);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a18      	ldr	r0, [r3, #32]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f70:	2200      	movs	r2, #0
 8000f72:	4619      	mov	r1, r3
 8000f74:	f005 f9c8 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000f80:	2200      	movs	r2, #0
 8000f82:	4619      	mov	r1, r3
 8000f84:	f005 f9c0 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 2;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000f8e:	e06f      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case QUARTER_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_RESET);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69d8      	ldr	r0, [r3, #28]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f98:	2200      	movs	r2, #0
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f005 f9b4 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a18      	ldr	r0, [r3, #32]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4619      	mov	r1, r3
 8000fac:	f005 f9ac 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000fb8:	2200      	movs	r2, #0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f005 f9a4 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 4;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000fc6:	e053      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case ONE_EIGHTH_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69d8      	ldr	r0, [r3, #28]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f005 f998 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a18      	ldr	r0, [r3, #32]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f005 f990 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_RESET);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f005 f988 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 8;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2208      	movs	r2, #8
 8000ffc:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8000ffe:	e037      	b.n	8001070 <Set_Resolution_A4988+0x180>
		case ONE_SIXTEENTH_STEP:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69d8      	ldr	r0, [r3, #28]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001008:	2201      	movs	r2, #1
 800100a:	4619      	mov	r1, r3
 800100c:	f005 f97c 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a18      	ldr	r0, [r3, #32]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	f005 f974 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_SET);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001028:	2201      	movs	r2, #1
 800102a:	4619      	mov	r1, r3
 800102c:	f005 f96c 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 16;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2210      	movs	r2, #16
 8001034:	631a      	str	r2, [r3, #48]	; 0x30
			break;
 8001036:	e01b      	b.n	8001070 <Set_Resolution_A4988+0x180>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_MS1), drive->PIN_MS1, GPIO_PIN_SET);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69d8      	ldr	r0, [r3, #28]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001040:	2201      	movs	r2, #1
 8001042:	4619      	mov	r1, r3
 8001044:	f005 f960 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS2), drive->PIN_MS2, GPIO_PIN_SET);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a18      	ldr	r0, [r3, #32]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001050:	2201      	movs	r2, #1
 8001052:	4619      	mov	r1, r3
 8001054:	f005 f958 	bl	8006308 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(*&(drive->PORT_MS3), drive->PIN_MS3, GPIO_PIN_SET);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001060:	2201      	movs	r2, #1
 8001062:	4619      	mov	r1, r3
 8001064:	f005 f950 	bl	8006308 <HAL_GPIO_WritePin>
			drive->RESOLUTION = 16;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2210      	movs	r2, #16
 800106c:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <Set_Direction_A4988>:
void Set_Direction_A4988(A4988_Drive* drive, int direction){
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
	//	Setting the direction of rotation.
	//	@param direction: 1 - Right, 2 - Left, default - Right.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(direction){
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d003      	beq.n	8001090 <Set_Direction_A4988+0x18>
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d009      	beq.n	80010a2 <Set_Direction_A4988+0x2a>
 800108e:	e011      	b.n	80010b4 <Set_Direction_A4988+0x3c>
		case 1:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_SET);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6958      	ldr	r0, [r3, #20]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	8b1b      	ldrh	r3, [r3, #24]
 8001098:	2201      	movs	r2, #1
 800109a:	4619      	mov	r1, r3
 800109c:	f005 f934 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 80010a0:	e011      	b.n	80010c6 <Set_Direction_A4988+0x4e>
		case 2:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_RESET);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6958      	ldr	r0, [r3, #20]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	8b1b      	ldrh	r3, [r3, #24]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f005 f92b 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 80010b2:	e008      	b.n	80010c6 <Set_Direction_A4988+0x4e>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_DIR), drive->PIN_DIR, GPIO_PIN_SET);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6958      	ldr	r0, [r3, #20]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	8b1b      	ldrh	r3, [r3, #24]
 80010bc:	2201      	movs	r2, #1
 80010be:	4619      	mov	r1, r3
 80010c0:	f005 f922 	bl	8006308 <HAL_GPIO_WritePin>
	}
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <Enable_A4988>:
void Enable_A4988(A4988_Drive* drive, int signal){
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	6039      	str	r1, [r7, #0]
	//	Enable controler.
	//	@param signal: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(signal){
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d003      	beq.n	80010e6 <Enable_A4988+0x18>
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d009      	beq.n	80010f8 <Enable_A4988+0x2a>
 80010e4:	e011      	b.n	800110a <Enable_A4988+0x3c>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_RESET);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80010ee:	2200      	movs	r2, #0
 80010f0:	4619      	mov	r1, r3
 80010f2:	f005 f909 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 80010f6:	e011      	b.n	800111c <Enable_A4988+0x4e>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_SET);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001100:	2201      	movs	r2, #1
 8001102:	4619      	mov	r1, r3
 8001104:	f005 f900 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 8001108:	e008      	b.n	800111c <Enable_A4988+0x4e>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_ENABLE), drive->PIN_ENABLE, GPIO_PIN_SET);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001112:	2201      	movs	r2, #1
 8001114:	4619      	mov	r1, r3
 8001116:	f005 f8f7 	bl	8006308 <HAL_GPIO_WritePin>
	}
}
 800111a:	bf00      	nop
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <Reset_A4988>:
void Reset_A4988(A4988_Drive* drive, int reset){
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
	//	Reset controler.
	//	@param reset: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(reset){
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d003      	beq.n	800113c <Reset_A4988+0x18>
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d00a      	beq.n	8001150 <Reset_A4988+0x2c>
 800113a:	e013      	b.n	8001164 <Reset_A4988+0x40>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_SET);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001146:	2201      	movs	r2, #1
 8001148:	4619      	mov	r1, r3
 800114a:	f005 f8dd 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 800114e:	e013      	b.n	8001178 <Reset_A4988+0x54>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_RESET);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800115a:	2200      	movs	r2, #0
 800115c:	4619      	mov	r1, r3
 800115e:	f005 f8d3 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 8001162:	e009      	b.n	8001178 <Reset_A4988+0x54>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_RESET), drive->PIN_RESET, GPIO_PIN_RESET);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	f005 f8c9 	bl	8006308 <HAL_GPIO_WritePin>
	}
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <Sleep_A4988>:
void Sleep_A4988(A4988_Drive* drive, int sleep){
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	//	Enable sleep mode.
	//	@param sleep: ENABLE_DRIVE - 1, DISABLE_DRIVE - 2, default - disable.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	switch(sleep){
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d003      	beq.n	8001198 <Sleep_A4988+0x18>
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2b02      	cmp	r3, #2
 8001194:	d00a      	beq.n	80011ac <Sleep_A4988+0x2c>
 8001196:	e013      	b.n	80011c0 <Sleep_A4988+0x40>
		case ENABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_SET);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011a2:	2201      	movs	r2, #1
 80011a4:	4619      	mov	r1, r3
 80011a6:	f005 f8af 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 80011aa:	e013      	b.n	80011d4 <Sleep_A4988+0x54>
		case DISABLE_DRIVE:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_RESET);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011b6:	2200      	movs	r2, #0
 80011b8:	4619      	mov	r1, r3
 80011ba:	f005 f8a5 	bl	8006308 <HAL_GPIO_WritePin>
			break;
 80011be:	e009      	b.n	80011d4 <Sleep_A4988+0x54>
		default:
			HAL_GPIO_WritePin(*&(drive->PORT_SLEEP), drive->PIN_SLEEP, GPIO_PIN_RESET);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80011ca:	2200      	movs	r2, #0
 80011cc:	4619      	mov	r1, r3
 80011ce:	f005 f89b 	bl	8006308 <HAL_GPIO_WritePin>
	}
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <Set_Speed>:
	//
	float step_res_ = 360/(float)(drive->STEPS);
	float angle = (distance*step_res_)/((float)(drive->STEP_mm_RESOLUTION));
	Rotate_A4988(drive, angle);
}
void Set_Speed(A4988_Drive* drive, int rpm){
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
	//	Sets the speed of rotor.
	//	@param rpm: Revolutions per minute
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	if(rpm > 0){
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	dd59      	ble.n	80012a0 <Set_Speed+0xc4>
		uint16_t arr_val = TIM_CLK/(((drive->TIM_STEP->Instance->PSC+1)*rpm*drive->RESOLUTION/60))-1;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f4:	3301      	adds	r3, #1
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	fb02 f303 	mul.w	r3, r2, r3
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	4a45      	ldr	r2, [pc, #276]	; (800131c <Set_Speed+0x140>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	4a44      	ldr	r2, [pc, #272]	; (8001320 <Set_Speed+0x144>)
 800120e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001212:	b29b      	uxth	r3, r3
 8001214:	3b01      	subs	r3, #1
 8001216:	81fb      	strh	r3, [r7, #14]
		uint16_t pulse_val = arr_val / 2;
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	81bb      	strh	r3, [r7, #12]
		__HAL_TIM_SET_AUTORELOAD(drive->TIM_STEP, arr_val);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	89fa      	ldrh	r2, [r7, #14]
 8001226:	62da      	str	r2, [r3, #44]	; 0x2c
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122c:	89fa      	ldrh	r2, [r7, #14]
 800122e:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL, pulse_val);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <Set_Speed+0x68>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	89ba      	ldrh	r2, [r7, #12]
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
	}else{
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
	}
}
 8001242:	e065      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL, pulse_val);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001248:	2b04      	cmp	r3, #4
 800124a:	d105      	bne.n	8001258 <Set_Speed+0x7c>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	89bb      	ldrh	r3, [r7, #12]
 8001254:	6393      	str	r3, [r2, #56]	; 0x38
 8001256:	e05b      	b.n	8001310 <Set_Speed+0x134>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800125c:	2b08      	cmp	r3, #8
 800125e:	d105      	bne.n	800126c <Set_Speed+0x90>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	89bb      	ldrh	r3, [r7, #12]
 8001268:	63d3      	str	r3, [r2, #60]	; 0x3c
 800126a:	e051      	b.n	8001310 <Set_Speed+0x134>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001270:	2b0c      	cmp	r3, #12
 8001272:	d105      	bne.n	8001280 <Set_Speed+0xa4>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	89bb      	ldrh	r3, [r7, #12]
 800127c:	6413      	str	r3, [r2, #64]	; 0x40
 800127e:	e047      	b.n	8001310 <Set_Speed+0x134>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001284:	2b10      	cmp	r3, #16
 8001286:	d105      	bne.n	8001294 <Set_Speed+0xb8>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	89bb      	ldrh	r3, [r7, #12]
 8001290:	6593      	str	r3, [r2, #88]	; 0x58
 8001292:	e03d      	b.n	8001310 <Set_Speed+0x134>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	89bb      	ldrh	r3, [r7, #12]
 800129c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800129e:	e037      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d105      	bne.n	80012b4 <Set_Speed+0xd8>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2200      	movs	r2, #0
 80012b0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80012b2:	e02d      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d105      	bne.n	80012c8 <Set_Speed+0xec>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	2300      	movs	r3, #0
 80012c4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80012c6:	e023      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d105      	bne.n	80012dc <Set_Speed+0x100>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	2300      	movs	r3, #0
 80012d8:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80012da:	e019      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012e0:	2b0c      	cmp	r3, #12
 80012e2:	d105      	bne.n	80012f0 <Set_Speed+0x114>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	2300      	movs	r3, #0
 80012ec:	6413      	str	r3, [r2, #64]	; 0x40
}
 80012ee:	e00f      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012f4:	2b10      	cmp	r3, #16
 80012f6:	d105      	bne.n	8001304 <Set_Speed+0x128>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	2300      	movs	r3, #0
 8001300:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001302:	e005      	b.n	8001310 <Set_Speed+0x134>
		__HAL_TIM_SET_COMPARE(drive->TIM_STEP, drive->TIM_STEP_CHANNEL,0);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	2300      	movs	r3, #0
 800130c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800130e:	e7ff      	b.n	8001310 <Set_Speed+0x134>
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	88888889 	.word	0x88888889
 8001320:	044aa200 	.word	0x044aa200

08001324 <Init_A4988>:
void Init_A4988(A4988_Drive* drive){
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	//
	//	Initialize the drive.
	//	@param drive: Pointer to structure.
	//	@return: none
	//
	HAL_TIM_Base_Start_IT(drive->TIM_COUNTER_SLAVE);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001330:	4618      	mov	r0, r3
 8001332:	f006 ff85 	bl	8008240 <HAL_TIM_Base_Start_IT>
	Set_Resolution_A4988(drive, HALF_STEP);
 8001336:	2102      	movs	r1, #2
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff fdd9 	bl	8000ef0 <Set_Resolution_A4988>
	Set_Direction_A4988(drive, RIGHT_DIR);
 800133e:	2101      	movs	r1, #1
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff fe99 	bl	8001078 <Set_Direction_A4988>
	Enable_A4988(drive, ENABLE_DRIVE);
 8001346:	2101      	movs	r1, #1
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fec0 	bl	80010ce <Enable_A4988>
	Reset_A4988(drive, ENABLE_DRIVE);
 800134e:	2101      	movs	r1, #1
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff fee7 	bl	8001124 <Reset_A4988>
	Sleep_A4988(drive, DISABLE_DRIVE);
 8001356:	2102      	movs	r1, #2
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ff11 	bl	8001180 <Sleep_A4988>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	font = font_t;
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <GFX_SetFont+0x1c>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6013      	str	r3, [r2, #0]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000094 	.word	0x20000094

08001388 <GFX_SetFontSize>:

void GFX_SetFontSize(uint8_t size_t)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
	if(size_t != 0)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d002      	beq.n	800139e <GFX_SetFontSize+0x16>
		size = size_t;
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <GFX_SetFontSize+0x24>)
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	7013      	strb	r3, [r2, #0]
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000000 	.word	0x20000000

080013b0 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b089      	sub	sp, #36	; 0x24
 80013b4:	af02      	add	r7, sp, #8
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	4611      	mov	r1, r2
 80013bc:	461a      	mov	r2, r3
 80013be:	460b      	mov	r3, r1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	4613      	mov	r3, r2
 80013c4:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2b7e      	cmp	r3, #126	; 0x7e
 80013ca:	f200 80a3 	bhi.w	8001514 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]
 80013d2:	e096      	b.n	8001502 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80013d4:	4b51      	ldr	r3, [pc, #324]	; (800151c <GFX_DrawChar+0x16c>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	3b20      	subs	r3, #32
 80013dc:	494f      	ldr	r1, [pc, #316]	; (800151c <GFX_DrawChar+0x16c>)
 80013de:	6809      	ldr	r1, [r1, #0]
 80013e0:	3101      	adds	r1, #1
 80013e2:	7809      	ldrb	r1, [r1, #0]
 80013e4:	fb03 f101 	mul.w	r1, r3, r1
 80013e8:	7dfb      	ldrb	r3, [r7, #23]
 80013ea:	440b      	add	r3, r1
 80013ec:	3302      	adds	r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80013f4:	2300      	movs	r3, #0
 80013f6:	757b      	strb	r3, [r7, #21]
 80013f8:	e078      	b.n	80014ec <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 80013fa:	7dbb      	ldrb	r3, [r7, #22]
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	2b00      	cmp	r3, #0
 8001402:	d032      	beq.n	800146a <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001404:	4b46      	ldr	r3, [pc, #280]	; (8001520 <GFX_DrawChar+0x170>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d113      	bne.n	8001434 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 800140c:	7dfb      	ldrb	r3, [r7, #23]
 800140e:	b29a      	uxth	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	b29b      	uxth	r3, r3
 8001414:	4413      	add	r3, r2
 8001416:	b29b      	uxth	r3, r3
 8001418:	b218      	sxth	r0, r3
 800141a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800141e:	b29a      	uxth	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	b29b      	uxth	r3, r3
 8001424:	4413      	add	r3, r2
 8001426:	b29b      	uxth	r3, r3
 8001428:	b21b      	sxth	r3, r3
 800142a:	79ba      	ldrb	r2, [r7, #6]
 800142c:	4619      	mov	r1, r3
 800142e:	f000 fa2f 	bl	8001890 <SSD1306_DrawPixel>
 8001432:	e052      	b.n	80014da <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001434:	7dfb      	ldrb	r3, [r7, #23]
 8001436:	4a3a      	ldr	r2, [pc, #232]	; (8001520 <GFX_DrawChar+0x170>)
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	fb03 f202 	mul.w	r2, r3, r2
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	18d0      	adds	r0, r2, r3
 8001442:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001446:	4a36      	ldr	r2, [pc, #216]	; (8001520 <GFX_DrawChar+0x170>)
 8001448:	7812      	ldrb	r2, [r2, #0]
 800144a:	fb03 f202 	mul.w	r2, r3, r2
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	18d1      	adds	r1, r2, r3
 8001452:	4b33      	ldr	r3, [pc, #204]	; (8001520 <GFX_DrawChar+0x170>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b29a      	uxth	r2, r3
 8001458:	4b31      	ldr	r3, [pc, #196]	; (8001520 <GFX_DrawChar+0x170>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b29c      	uxth	r4, r3
 800145e:	79bb      	ldrb	r3, [r7, #6]
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	4623      	mov	r3, r4
 8001464:	f000 f9bd 	bl	80017e2 <GFX_DrawFillRectangle>
 8001468:	e037      	b.n	80014da <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800146a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800146e:	2b00      	cmp	r3, #0
 8001470:	d133      	bne.n	80014da <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 8001472:	4b2b      	ldr	r3, [pc, #172]	; (8001520 <GFX_DrawChar+0x170>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d114      	bne.n	80014a4 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 800147a:	7dfb      	ldrb	r3, [r7, #23]
 800147c:	b29a      	uxth	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	b29b      	uxth	r3, r3
 8001482:	4413      	add	r3, r2
 8001484:	b29b      	uxth	r3, r3
 8001486:	b218      	sxth	r0, r3
 8001488:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800148c:	b29a      	uxth	r2, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	b29b      	uxth	r3, r3
 8001492:	4413      	add	r3, r2
 8001494:	b29b      	uxth	r3, r3
 8001496:	b21b      	sxth	r3, r3
 8001498:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800149c:	4619      	mov	r1, r3
 800149e:	f000 f9f7 	bl	8001890 <SSD1306_DrawPixel>
 80014a2:	e01a      	b.n	80014da <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80014a4:	7dfb      	ldrb	r3, [r7, #23]
 80014a6:	4a1e      	ldr	r2, [pc, #120]	; (8001520 <GFX_DrawChar+0x170>)
 80014a8:	7812      	ldrb	r2, [r2, #0]
 80014aa:	fb03 f202 	mul.w	r2, r3, r2
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	18d0      	adds	r0, r2, r3
 80014b2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80014b6:	4a1a      	ldr	r2, [pc, #104]	; (8001520 <GFX_DrawChar+0x170>)
 80014b8:	7812      	ldrb	r2, [r2, #0]
 80014ba:	fb03 f202 	mul.w	r2, r3, r2
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	18d1      	adds	r1, r2, r3
 80014c2:	4b17      	ldr	r3, [pc, #92]	; (8001520 <GFX_DrawChar+0x170>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	4b15      	ldr	r3, [pc, #84]	; (8001520 <GFX_DrawChar+0x170>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b29c      	uxth	r4, r3
 80014ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	4623      	mov	r3, r4
 80014d6:	f000 f984 	bl	80017e2 <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80014da:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	3301      	adds	r3, #1
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	757b      	strb	r3, [r7, #21]
 80014e6:	7dbb      	ldrb	r3, [r7, #22]
 80014e8:	085b      	lsrs	r3, r3, #1
 80014ea:	75bb      	strb	r3, [r7, #22]
 80014ec:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80014f0:	4a0a      	ldr	r2, [pc, #40]	; (800151c <GFX_DrawChar+0x16c>)
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	4293      	cmp	r3, r2
 80014f8:	f6ff af7f 	blt.w	80013fa <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80014fc:	7dfb      	ldrb	r3, [r7, #23]
 80014fe:	3301      	adds	r3, #1
 8001500:	75fb      	strb	r3, [r7, #23]
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <GFX_DrawChar+0x16c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	7dfa      	ldrb	r2, [r7, #23]
 800150c:	429a      	cmp	r2, r3
 800150e:	f4ff af61 	bcc.w	80013d4 <GFX_DrawChar+0x24>
 8001512:	e000      	b.n	8001516 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001514:	bf00      	nop
            }
        }
    }
}
 8001516:	371c      	adds	r7, #28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd90      	pop	{r4, r7, pc}
 800151c:	20000094 	.word	0x20000094
 8001520:	20000000 	.word	0x20000000

08001524 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af02      	add	r7, sp, #8
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 800153c:	e03e      	b.n	80015bc <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 800153e:	78f9      	ldrb	r1, [r7, #3]
 8001540:	7cfa      	ldrb	r2, [r7, #19]
 8001542:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	460b      	mov	r3, r1
 800154a:	68b9      	ldr	r1, [r7, #8]
 800154c:	6978      	ldr	r0, [r7, #20]
 800154e:	f7ff ff2f 	bl	80013b0 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8001552:	4b20      	ldr	r3, [pc, #128]	; (80015d4 <GFX_DrawString+0xb0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	3301      	adds	r3, #1
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <GFX_DrawString+0xb4>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	fb02 f303 	mul.w	r3, r2, r3
 8001564:	3301      	adds	r3, #1
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4413      	add	r3, r2
 800156a:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 800156c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d120      	bne.n	80015b6 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001574:	2300      	movs	r3, #0
 8001576:	74bb      	strb	r3, [r7, #18]
 8001578:	e012      	b.n	80015a0 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	b29b      	uxth	r3, r3
 800157e:	3b01      	subs	r3, #1
 8001580:	b29b      	uxth	r3, r3
 8001582:	b218      	sxth	r0, r3
 8001584:	7cbb      	ldrb	r3, [r7, #18]
 8001586:	b29a      	uxth	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	b29b      	uxth	r3, r3
 800158c:	4413      	add	r3, r2
 800158e:	b29b      	uxth	r3, r3
 8001590:	b21b      	sxth	r3, r3
 8001592:	2200      	movs	r2, #0
 8001594:	4619      	mov	r1, r3
 8001596:	f000 f97b 	bl	8001890 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 800159a:	7cbb      	ldrb	r3, [r7, #18]
 800159c:	3301      	adds	r3, #1
 800159e:	74bb      	strb	r3, [r7, #18]
 80015a0:	7cba      	ldrb	r2, [r7, #18]
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <GFX_DrawString+0xb0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <GFX_DrawString+0xb4>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	429a      	cmp	r2, r3
 80015b4:	dbe1      	blt.n	800157a <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	607a      	str	r2, [r7, #4]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1ba      	bne.n	800153e <GFX_DrawString+0x1a>
	}
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000094 	.word	0x20000094
 80015d8:	20000000 	.word	0x20000000

080015dc <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08c      	sub	sp, #48	; 0x30
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
 80015e8:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80015f4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	1acb      	subs	r3, r1, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	bfb8      	it	lt
 8001602:	425b      	neglt	r3, r3
 8001604:	429a      	cmp	r2, r3
 8001606:	bfcc      	ite	gt
 8001608:	2301      	movgt	r3, #1
 800160a:	2300      	movle	r3, #0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001610:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001614:	2b00      	cmp	r3, #0
 8001616:	d00b      	beq.n	8001630 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001622:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	623b      	str	r3, [r7, #32]
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dd0b      	ble.n	8001650 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	61fb      	str	r3, [r7, #28]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	60bb      	str	r3, [r7, #8]
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	b29a      	uxth	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	b29b      	uxth	r3, r3
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	b29b      	uxth	r3, r3
 800165c:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	2b00      	cmp	r3, #0
 8001666:	bfb8      	it	lt
 8001668:	425b      	neglt	r3, r3
 800166a:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 800166c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001670:	2b00      	cmp	r3, #0
 8001672:	da00      	bge.n	8001676 <GFX_WriteLine+0x9a>
 8001674:	3301      	adds	r3, #1
 8001676:	105b      	asrs	r3, r3, #1
 8001678:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	da02      	bge.n	8001688 <GFX_WriteLine+0xac>
	        ystep = 1;
 8001682:	2301      	movs	r3, #1
 8001684:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001686:	e030      	b.n	80016ea <GFX_WriteLine+0x10e>
	    } else {
	        ystep = -1;
 8001688:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800168c:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 800168e:	e02c      	b.n	80016ea <GFX_WriteLine+0x10e>
	        if (steep) {
 8001690:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001694:	2b00      	cmp	r3, #0
 8001696:	d009      	beq.n	80016ac <GFX_WriteLine+0xd0>
	        	GFX_DrawPixel(y_start, x_start, color);
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	b21b      	sxth	r3, r3
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	b211      	sxth	r1, r2
 80016a0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 f8f3 	bl	8001890 <SSD1306_DrawPixel>
 80016aa:	e008      	b.n	80016be <GFX_WriteLine+0xe2>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	68ba      	ldr	r2, [r7, #8]
 80016b2:	b211      	sxth	r1, r2
 80016b4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 f8e9 	bl	8001890 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 80016be:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80016c0:	8abb      	ldrh	r3, [r7, #20]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80016c8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	da09      	bge.n	80016e4 <GFX_WriteLine+0x108>
	            y_start += ystep;
 80016d0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80016d4:	68ba      	ldr	r2, [r7, #8]
 80016d6:	4413      	add	r3, r2
 80016d8:	60bb      	str	r3, [r7, #8]
	            err += dx;
 80016da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80016dc:	8afb      	ldrh	r3, [r7, #22]
 80016de:	4413      	add	r3, r2
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3301      	adds	r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	ddce      	ble.n	8001690 <GFX_WriteLine+0xb4>
	        }
	    }
}
 80016f2:	bf00      	nop
 80016f4:	bf00      	nop
 80016f6:	3730      	adds	r7, #48	; 0x30
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af02      	add	r7, sp, #8
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
 8001708:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	1e5a      	subs	r2, r3, #1
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	4613      	mov	r3, r2
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	68b9      	ldr	r1, [r7, #8]
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f7ff ff5d 	bl	80015dc <GFX_WriteLine>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, uint8_t color)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	b086      	sub	sp, #24
 800172e:	af02      	add	r7, sp, #8
 8001730:	60f8      	str	r0, [r7, #12]
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
 8001736:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	1e5a      	subs	r2, r3, #1
 8001740:	78fb      	ldrb	r3, [r7, #3]
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	68b9      	ldr	r1, [r7, #8]
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f7ff ff47 	bl	80015dc <GFX_WriteLine>
}
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <GFX_DrawLine>:

void GFX_DrawLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b088      	sub	sp, #32
 800175a:	af02      	add	r7, sp, #8
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	603b      	str	r3, [r7, #0]
	if(x_start == x_end){
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	429a      	cmp	r2, r3
 800176a:	d114      	bne.n	8001796 <GFX_DrawLine+0x40>
	        if(y_start > y_end) _swap_int(y_start, y_end);
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	dd05      	ble.n	8001780 <GFX_DrawLine+0x2a>
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	603b      	str	r3, [r7, #0]
	        GFX_DrawFastVLine(x_start, y_start, y_end - y_start + 1, color);
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	f897 3020 	ldrb.w	r3, [r7, #32]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f7ff ffb4 	bl	80016fc <GFX_DrawFastVLine>
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
	    } else {

	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
	    }
}
 8001794:	e021      	b.n	80017da <GFX_DrawLine+0x84>
	    } else if(y_start == y_end){
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d114      	bne.n	80017c8 <GFX_DrawLine+0x72>
	        if(x_start > x_end) _swap_int(x_start, x_end);
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dd05      	ble.n	80017b2 <GFX_DrawLine+0x5c>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	607b      	str	r3, [r7, #4]
	        GFX_DrawFastHLine(x_start, y_start, x_end - x_start + 1, color);
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	1c5a      	adds	r2, r3, #1
 80017ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	68f8      	ldr	r0, [r7, #12]
 80017c2:	f7ff ffb2 	bl	800172a <GFX_DrawFastHLine>
}
 80017c6:	e008      	b.n	80017da <GFX_DrawLine+0x84>
	    	GFX_WriteLine(x_start, y_start, x_end, y_end, color);
 80017c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	68b9      	ldr	r1, [r7, #8]
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f7ff ff01 	bl	80015dc <GFX_WriteLine>
}
 80017da:	bf00      	nop
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b086      	sub	sp, #24
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	60f8      	str	r0, [r7, #12]
 80017ea:	60b9      	str	r1, [r7, #8]
 80017ec:	4611      	mov	r1, r2
 80017ee:	461a      	mov	r2, r3
 80017f0:	460b      	mov	r3, r1
 80017f2:	80fb      	strh	r3, [r7, #6]
 80017f4:	4613      	mov	r3, r2
 80017f6:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	e009      	b.n	8001812 <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 80017fe:	88ba      	ldrh	r2, [r7, #4]
 8001800:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	6978      	ldr	r0, [r7, #20]
 8001808:	f7ff ff78 	bl	80016fc <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	3301      	adds	r3, #1
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	88fa      	ldrh	r2, [r7, #6]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4413      	add	r3, r2
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	429a      	cmp	r2, r3
 800181c:	dbef      	blt.n	80017fe <GFX_DrawFillRectangle+0x1c>
    }

}
 800181e:	bf00      	nop
 8001820:	bf00      	nop
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af04      	add	r7, sp, #16
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <SSD1306_Command+0x30>)
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183a:	9302      	str	r3, [sp, #8]
 800183c:	2301      	movs	r3, #1
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	1dfb      	adds	r3, r7, #7
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2301      	movs	r3, #1
 8001846:	2200      	movs	r2, #0
 8001848:	2178      	movs	r1, #120	; 0x78
 800184a:	f004 fe39 	bl	80064c0 <HAL_I2C_Mem_Write>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000098 	.word	0x20000098

0800185c <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af04      	add	r7, sp, #16
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <SSD1306_Data+0x30>)
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001870:	9302      	str	r3, [sp, #8]
 8001872:	887b      	ldrh	r3, [r7, #2]
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2301      	movs	r3, #1
 800187c:	2240      	movs	r2, #64	; 0x40
 800187e:	2178      	movs	r1, #120	; 0x78
 8001880:	f004 fe1e 	bl	80064c0 <HAL_I2C_Mem_Write>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000098 	.word	0x20000098

08001890 <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
 800189a:	460b      	mov	r3, r1
 800189c:	80bb      	strh	r3, [r7, #4]
 800189e:	4613      	mov	r3, r2
 80018a0:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 80018a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	db79      	blt.n	800199e <SSD1306_DrawPixel+0x10e>
 80018aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ae:	2b7f      	cmp	r3, #127	; 0x7f
 80018b0:	dc75      	bgt.n	800199e <SSD1306_DrawPixel+0x10e>
 80018b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	db71      	blt.n	800199e <SSD1306_DrawPixel+0x10e>
 80018ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018be:	2b3f      	cmp	r3, #63	; 0x3f
 80018c0:	dc6d      	bgt.n	800199e <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 80018c2:	78fb      	ldrb	r3, [r7, #3]
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d049      	beq.n	800195c <SSD1306_DrawPixel+0xcc>
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	dc69      	bgt.n	80019a0 <SSD1306_DrawPixel+0x110>
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d022      	beq.n	8001916 <SSD1306_DrawPixel+0x86>
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d165      	bne.n	80019a0 <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 80018d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	da00      	bge.n	80018e2 <SSD1306_DrawPixel+0x52>
 80018e0:	3307      	adds	r3, #7
 80018e2:	10db      	asrs	r3, r3, #3
 80018e4:	b218      	sxth	r0, r3
 80018e6:	4603      	mov	r3, r0
 80018e8:	01db      	lsls	r3, r3, #7
 80018ea:	4413      	add	r3, r2
 80018ec:	4a2f      	ldr	r2, [pc, #188]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 80018ee:	5cd3      	ldrb	r3, [r2, r3]
 80018f0:	b25a      	sxtb	r2, r3
 80018f2:	88bb      	ldrh	r3, [r7, #4]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	2101      	movs	r1, #1
 80018fa:	fa01 f303 	lsl.w	r3, r1, r3
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	4313      	orrs	r3, r2
 8001902:	b259      	sxtb	r1, r3
 8001904:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001908:	4603      	mov	r3, r0
 800190a:	01db      	lsls	r3, r3, #7
 800190c:	4413      	add	r3, r2
 800190e:	b2c9      	uxtb	r1, r1
 8001910:	4a26      	ldr	r2, [pc, #152]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 8001912:	54d1      	strb	r1, [r2, r3]
      break;
 8001914:	e044      	b.n	80019a0 <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 8001916:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800191a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	da00      	bge.n	8001924 <SSD1306_DrawPixel+0x94>
 8001922:	3307      	adds	r3, #7
 8001924:	10db      	asrs	r3, r3, #3
 8001926:	b218      	sxth	r0, r3
 8001928:	4603      	mov	r3, r0
 800192a:	01db      	lsls	r3, r3, #7
 800192c:	4413      	add	r3, r2
 800192e:	4a1f      	ldr	r2, [pc, #124]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 8001930:	5cd3      	ldrb	r3, [r2, r3]
 8001932:	b25a      	sxtb	r2, r3
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	2101      	movs	r1, #1
 800193c:	fa01 f303 	lsl.w	r3, r1, r3
 8001940:	b25b      	sxtb	r3, r3
 8001942:	43db      	mvns	r3, r3
 8001944:	b25b      	sxtb	r3, r3
 8001946:	4013      	ands	r3, r2
 8001948:	b259      	sxtb	r1, r3
 800194a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800194e:	4603      	mov	r3, r0
 8001950:	01db      	lsls	r3, r3, #7
 8001952:	4413      	add	r3, r2
 8001954:	b2c9      	uxtb	r1, r1
 8001956:	4a15      	ldr	r2, [pc, #84]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 8001958:	54d1      	strb	r1, [r2, r3]
      break;
 800195a:	e021      	b.n	80019a0 <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 800195c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001960:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	da00      	bge.n	800196a <SSD1306_DrawPixel+0xda>
 8001968:	3307      	adds	r3, #7
 800196a:	10db      	asrs	r3, r3, #3
 800196c:	b218      	sxth	r0, r3
 800196e:	4603      	mov	r3, r0
 8001970:	01db      	lsls	r3, r3, #7
 8001972:	4413      	add	r3, r2
 8001974:	4a0d      	ldr	r2, [pc, #52]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 8001976:	5cd3      	ldrb	r3, [r2, r3]
 8001978:	b25a      	sxtb	r2, r3
 800197a:	88bb      	ldrh	r3, [r7, #4]
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	2101      	movs	r1, #1
 8001982:	fa01 f303 	lsl.w	r3, r1, r3
 8001986:	b25b      	sxtb	r3, r3
 8001988:	4053      	eors	r3, r2
 800198a:	b259      	sxtb	r1, r3
 800198c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001990:	4603      	mov	r3, r0
 8001992:	01db      	lsls	r3, r3, #7
 8001994:	4413      	add	r3, r2
 8001996:	b2c9      	uxtb	r1, r1
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <SSD1306_DrawPixel+0x11c>)
 800199a:	54d1      	strb	r1, [r2, r3]
      break;
 800199c:	e000      	b.n	80019a0 <SSD1306_DrawPixel+0x110>
	  return;
 800199e:	bf00      	nop
    }
}
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	2000009c 	.word	0x2000009c

080019b0 <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <SSD1306_Clear+0x22>
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d10d      	bne.n	80019e0 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 80019c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019c8:	21ff      	movs	r1, #255	; 0xff
 80019ca:	4807      	ldr	r0, [pc, #28]	; (80019e8 <SSD1306_Clear+0x38>)
 80019cc:	f00d fc04 	bl	800f1d8 <memset>
		break;
 80019d0:	e006      	b.n	80019e0 <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 80019d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019d6:	2100      	movs	r1, #0
 80019d8:	4803      	ldr	r0, [pc, #12]	; (80019e8 <SSD1306_Clear+0x38>)
 80019da:	f00d fbfd 	bl	800f1d8 <memset>
		break;
 80019de:	bf00      	nop
	}
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	2000009c 	.word	0x2000009c

080019ec <SSD1306_Display>:

void SSD1306_Display(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
#ifndef SSD1306_USE_FREERTOS
	SSD1306_Command(SSD1306_PAGEADDR);
 80019f0:	2022      	movs	r0, #34	; 0x22
 80019f2:	f7ff ff19 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0);                      // Page start address
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff ff16 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0xFF);                   // Page end (not really, but works here)
 80019fc:	20ff      	movs	r0, #255	; 0xff
 80019fe:	f7ff ff13 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR);
 8001a02:	2021      	movs	r0, #33	; 0x21
 8001a04:	f7ff ff10 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0); // Column start address
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff ff0d 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 8001a0e:	207f      	movs	r0, #127	; 0x7f
 8001a10:	f7ff ff0a 	bl	8001828 <SSD1306_Command>

	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
 8001a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a18:	4802      	ldr	r0, [pc, #8]	; (8001a24 <SSD1306_Display+0x38>)
 8001a1a:	f7ff ff1f 	bl	800185c <SSD1306_Data>
		osMutexRelease(MutexI2C4Handle);

		osThreadYield();
	}
#endif
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	2000009c 	.word	0x2000009c

08001a28 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 8001a30:	4a28      	ldr	r2, [pc, #160]	; (8001ad4 <SSD1306_Init+0xac>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 8001a36:	20ae      	movs	r0, #174	; 0xae
 8001a38:	f7ff fef6 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 8001a3c:	20d5      	movs	r0, #213	; 0xd5
 8001a3e:	f7ff fef3 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x80);
 8001a42:	2080      	movs	r0, #128	; 0x80
 8001a44:	f7ff fef0 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 8001a48:	203f      	movs	r0, #63	; 0x3f
 8001a4a:	f7ff feed 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 8001a4e:	20d3      	movs	r0, #211	; 0xd3
 8001a50:	f7ff feea 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x00);
 8001a54:	2000      	movs	r0, #0
 8001a56:	f7ff fee7 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8001a5a:	2040      	movs	r0, #64	; 0x40
 8001a5c:	f7ff fee4 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 8001a60:	208d      	movs	r0, #141	; 0x8d
 8001a62:	f7ff fee1 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x14);
 8001a66:	2014      	movs	r0, #20
 8001a68:	f7ff fede 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 8001a6c:	2020      	movs	r0, #32
 8001a6e:	f7ff fedb 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff fed8 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8001a78:	20a1      	movs	r0, #161	; 0xa1
 8001a7a:	f7ff fed5 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 8001a7e:	20c8      	movs	r0, #200	; 0xc8
 8001a80:	f7ff fed2 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8001a84:	20da      	movs	r0, #218	; 0xda
 8001a86:	f7ff fecf 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x12);
 8001a8a:	2012      	movs	r0, #18
 8001a8c:	f7ff fecc 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 8001a90:	2081      	movs	r0, #129	; 0x81
 8001a92:	f7ff fec9 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8001a96:	20ff      	movs	r0, #255	; 0xff
 8001a98:	f7ff fec6 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8001a9c:	20d9      	movs	r0, #217	; 0xd9
 8001a9e:	f7ff fec3 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0xF1);
 8001aa2:	20f1      	movs	r0, #241	; 0xf1
 8001aa4:	f7ff fec0 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8001aa8:	20db      	movs	r0, #219	; 0xdb
 8001aaa:	f7ff febd 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(0x40);
 8001aae:	2040      	movs	r0, #64	; 0x40
 8001ab0:	f7ff feba 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8001ab4:	20a4      	movs	r0, #164	; 0xa4
 8001ab6:	f7ff feb7 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001aba:	20a6      	movs	r0, #166	; 0xa6
 8001abc:	f7ff feb4 	bl	8001828 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8001ac0:	202e      	movs	r0, #46	; 0x2e
 8001ac2:	f7ff feb1 	bl	8001828 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 8001ac6:	20af      	movs	r0, #175	; 0xaf
 8001ac8:	f7ff feae 	bl	8001828 <SSD1306_Command>
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000098 	.word	0x20000098

08001ad8 <writeReg>:
 */
#include "VL6180X.h"
//
// Write to register functions
//
void writeReg(VL6180X_* VL6180x,uint16_t reg, uint8_t value){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af04      	add	r7, sp, #16
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	707b      	strb	r3, [r7, #1]
	VL6180x->last_status = HAL_I2C_Mem_Write(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, &value, 1, 1000);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6818      	ldr	r0, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	791b      	ldrb	r3, [r3, #4]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	b299      	uxth	r1, r3
 8001af6:	887a      	ldrh	r2, [r7, #2]
 8001af8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001afc:	9302      	str	r3, [sp, #8]
 8001afe:	2301      	movs	r3, #1
 8001b00:	9301      	str	r3, [sp, #4]
 8001b02:	1c7b      	adds	r3, r7, #1
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	2302      	movs	r3, #2
 8001b08:	f004 fcda 	bl	80064c0 <HAL_I2C_Mem_Write>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	729a      	strb	r2, [r3, #10]
}
 8001b14:	bf00      	nop
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <writeReg16Bit>:

void writeReg16Bit(VL6180X_* VL6180x, uint16_t reg, uint16_t value){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af04      	add	r7, sp, #16
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	460b      	mov	r3, r1
 8001b26:	807b      	strh	r3, [r7, #2]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	803b      	strh	r3, [r7, #0]
	uint8_t partA = (uint8_t)((value & 0xFF00) >> 8);
 8001b2c:	883b      	ldrh	r3, [r7, #0]
 8001b2e:	0a1b      	lsrs	r3, r3, #8
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	73fb      	strb	r3, [r7, #15]
	uint8_t partB = (uint8_t)(value & 0x00FF);
 8001b34:	883b      	ldrh	r3, [r7, #0]
 8001b36:	73bb      	strb	r3, [r7, #14]
	uint8_t m[]= {partA,partB};
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	733b      	strb	r3, [r7, #12]
 8001b3c:	7bbb      	ldrb	r3, [r7, #14]
 8001b3e:	737b      	strb	r3, [r7, #13]
	VL6180x->last_status = HAL_I2C_Mem_Write(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, m, 2, 1000);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6818      	ldr	r0, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	791b      	ldrb	r3, [r3, #4]
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	b299      	uxth	r1, r3
 8001b4e:	887a      	ldrh	r2, [r7, #2]
 8001b50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	2302      	movs	r3, #2
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	f107 030c 	add.w	r3, r7, #12
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2302      	movs	r3, #2
 8001b62:	f004 fcad 	bl	80064c0 <HAL_I2C_Mem_Write>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	729a      	strb	r2, [r3, #10]
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <readReg>:
//
// Read from register functions
//
uint8_t readReg(VL6180X_* VL6180x, uint16_t reg){
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b088      	sub	sp, #32
 8001b7a:	af04      	add	r7, sp, #16
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	807b      	strh	r3, [r7, #2]
	uint8_t value;
	VL6180x->last_status = HAL_I2C_Mem_Read(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, &value, 1, 1000);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	791b      	ldrb	r3, [r3, #4]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	b299      	uxth	r1, r3
 8001b90:	887a      	ldrh	r2, [r7, #2]
 8001b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	f107 030f 	add.w	r3, r7, #15
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	f004 fda0 	bl	80066e8 <HAL_I2C_Mem_Read>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	461a      	mov	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	729a      	strb	r2, [r3, #10]
	return value;
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <readReg16Bit>:

uint16_t readReg16Bit(VL6180X_* VL6180x, uint16_t reg){
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b088      	sub	sp, #32
 8001bbe:	af04      	add	r7, sp, #16
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]
	uint8_t value[2]={0};
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	81bb      	strh	r3, [r7, #12]
	VL6180x->last_status = HAL_I2C_Mem_Read(VL6180x->i2cHandle, (VL6180x->address)<<1, reg, 2, value, 2, 1000);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6818      	ldr	r0, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	791b      	ldrb	r3, [r3, #4]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	b299      	uxth	r1, r3
 8001bd8:	887a      	ldrh	r2, [r7, #2]
 8001bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2302      	movs	r3, #2
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2302      	movs	r3, #2
 8001bec:	f004 fd7c 	bl	80066e8 <HAL_I2C_Mem_Read>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	729a      	strb	r2, [r3, #10]
	uint16_t value_ = ((uint16_t)value[1]<<8)|value[0];
 8001bf8:	7b7b      	ldrb	r3, [r7, #13]
 8001bfa:	021b      	lsls	r3, r3, #8
 8001bfc:	b21a      	sxth	r2, r3
 8001bfe:	7b3b      	ldrb	r3, [r7, #12]
 8001c00:	b21b      	sxth	r3, r3
 8001c02:	4313      	orrs	r3, r2
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	81fb      	strh	r3, [r7, #14]
	return value_;
 8001c08:	89fb      	ldrh	r3, [r7, #14]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <VL6180X_Init>:

void VL6180X_Init(VL6180X_* VL6180x, I2C_HandleTypeDef* i2cHandle){
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b084      	sub	sp, #16
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
// Sensor initialization.
// @param VL6180x: Pointer to structure.
// @param i2cHandle: I2C handle.
// @return: none
//
	VL6180x->i2cHandle = i2cHandle;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	683a      	ldr	r2, [r7, #0]
 8001c20:	601a      	str	r2, [r3, #0]
	VL6180x->address = ADDRESS_DEFAULT_VL6180X;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2229      	movs	r2, #41	; 0x29
 8001c26:	711a      	strb	r2, [r3, #4]
	VL6180x->scaling = 0;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	715a      	strb	r2, [r3, #5]
	VL6180x->ptp_offset = 0;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	719a      	strb	r2, [r3, #6]
	VL6180x->io_timeout = 500;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c3a:	811a      	strh	r2, [r3, #8]
	VL6180x->did_timeout = FALSE;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	72da      	strb	r2, [r3, #11]
	VL6180x->ptp_offset = readReg(VL6180x, SYSRANGE__PART_TO_PART_RANGE_OFFSET);
 8001c42:	2124      	movs	r1, #36	; 0x24
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff96 	bl	8001b76 <readReg>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	719a      	strb	r2, [r3, #6]
	if(readReg(VL6180x, SYSTEM__FRESH_OUT_OF_RESET) == 1){
 8001c52:	2116      	movs	r1, #22
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f7ff ff8e 	bl	8001b76 <readReg>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	f040 80a9 	bne.w	8001db4 <VL6180X_Init+0x1a2>
		VL6180x->scaling = 1;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	715a      	strb	r2, [r3, #5]
		writeReg(VL6180x,0x207, 0x01);
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f240 2107 	movw	r1, #519	; 0x207
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff ff32 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x208, 0x01);
 8001c74:	2201      	movs	r2, #1
 8001c76:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ff2c 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x096, 0x00);
 8001c80:	2200      	movs	r2, #0
 8001c82:	2196      	movs	r1, #150	; 0x96
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ff27 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x097, 0xFD); // RANGE_SCALER = 253
 8001c8a:	22fd      	movs	r2, #253	; 0xfd
 8001c8c:	2197      	movs	r1, #151	; 0x97
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ff22 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0E3, 0x01);
 8001c94:	2201      	movs	r2, #1
 8001c96:	21e3      	movs	r1, #227	; 0xe3
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ff1d 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0E4, 0x03);
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	21e4      	movs	r1, #228	; 0xe4
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f7ff ff18 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0E5, 0x02);
 8001ca8:	2202      	movs	r2, #2
 8001caa:	21e5      	movs	r1, #229	; 0xe5
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff ff13 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0E6, 0x01);
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	21e6      	movs	r1, #230	; 0xe6
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ff0e 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0E7, 0x03);
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	21e7      	movs	r1, #231	; 0xe7
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7ff ff09 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0F5, 0x02);
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	21f5      	movs	r1, #245	; 0xf5
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff ff04 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0D9, 0x05);
 8001cd0:	2205      	movs	r2, #5
 8001cd2:	21d9      	movs	r1, #217	; 0xd9
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff feff 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0DB, 0xCE);
 8001cda:	22ce      	movs	r2, #206	; 0xce
 8001cdc:	21db      	movs	r1, #219	; 0xdb
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff fefa 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0DC, 0x03);
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	21dc      	movs	r1, #220	; 0xdc
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff fef5 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0DD, 0xF8);
 8001cee:	22f8      	movs	r2, #248	; 0xf8
 8001cf0:	21dd      	movs	r1, #221	; 0xdd
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff fef0 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x09F, 0x00);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	219f      	movs	r1, #159	; 0x9f
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff feeb 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0A3, 0x3C);
 8001d02:	223c      	movs	r2, #60	; 0x3c
 8001d04:	21a3      	movs	r1, #163	; 0xa3
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff fee6 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0B7, 0x00);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	21b7      	movs	r1, #183	; 0xb7
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff fee1 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0BB, 0x3C);
 8001d16:	223c      	movs	r2, #60	; 0x3c
 8001d18:	21bb      	movs	r1, #187	; 0xbb
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff fedc 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0B2, 0x09);
 8001d20:	2209      	movs	r2, #9
 8001d22:	21b2      	movs	r1, #178	; 0xb2
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff fed7 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0CA, 0x09);
 8001d2a:	2209      	movs	r2, #9
 8001d2c:	21ca      	movs	r1, #202	; 0xca
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7ff fed2 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x198, 0x01);
 8001d34:	2201      	movs	r2, #1
 8001d36:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff fecc 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x1B0, 0x17);
 8001d40:	2217      	movs	r2, #23
 8001d42:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff fec6 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x1AD, 0x00);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f240 11ad 	movw	r1, #429	; 0x1ad
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff fec0 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x0FF, 0x05);
 8001d58:	2205      	movs	r2, #5
 8001d5a:	21ff      	movs	r1, #255	; 0xff
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff febb 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x100, 0x05);
 8001d62:	2205      	movs	r2, #5
 8001d64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7ff feb5 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x199, 0x05);
 8001d6e:	2205      	movs	r2, #5
 8001d70:	f240 1199 	movw	r1, #409	; 0x199
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff feaf 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x1A6, 0x1B);
 8001d7a:	221b      	movs	r2, #27
 8001d7c:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff fea9 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x1AC, 0x3E);
 8001d86:	223e      	movs	r2, #62	; 0x3e
 8001d88:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff fea3 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x1A7, 0x1F);
 8001d92:	221f      	movs	r2, #31
 8001d94:	f240 11a7 	movw	r1, #423	; 0x1a7
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff fe9d 	bl	8001ad8 <writeReg>
		    writeReg(VL6180x,0x030, 0x00);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2130      	movs	r1, #48	; 0x30
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff fe98 	bl	8001ad8 <writeReg>

		    writeReg(VL6180x,SYSTEM__FRESH_OUT_OF_RESET, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2116      	movs	r1, #22
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fe93 	bl	8001ad8 <writeReg>
		}else{
			VL6180x->scaling = 1;
		}
		VL6180x->ptp_offset *= VL6180x->scaling;
	}
}
 8001db2:	e021      	b.n	8001df8 <VL6180X_Init+0x1e6>
		uint16_t s = readReg16Bit(VL6180x, RANGE_SCALER);
 8001db4:	2196      	movs	r1, #150	; 0x96
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff feff 	bl	8001bba <readReg16Bit>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	81fb      	strh	r3, [r7, #14]
		if(s == ScalerValues[3]){
 8001dc0:	2254      	movs	r2, #84	; 0x54
 8001dc2:	89fb      	ldrh	r3, [r7, #14]
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d103      	bne.n	8001dd0 <VL6180X_Init+0x1be>
			VL6180x->scaling = 3;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	715a      	strb	r2, [r3, #5]
 8001dce:	e00a      	b.n	8001de6 <VL6180X_Init+0x1d4>
		}else if (s == ScalerValues[2]){
 8001dd0:	227f      	movs	r2, #127	; 0x7f
 8001dd2:	89fb      	ldrh	r3, [r7, #14]
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d103      	bne.n	8001de0 <VL6180X_Init+0x1ce>
			VL6180x->scaling = 2;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	715a      	strb	r2, [r3, #5]
 8001dde:	e002      	b.n	8001de6 <VL6180X_Init+0x1d4>
			VL6180x->scaling = 1;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	715a      	strb	r2, [r3, #5]
		VL6180x->ptp_offset *= VL6180x->scaling;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	799a      	ldrb	r2, [r3, #6]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	795b      	ldrb	r3, [r3, #5]
 8001dee:	fb12 f303 	smulbb	r3, r2, r3
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	719a      	strb	r2, [r3, #6]
}
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <setScaling_VL6180X>:

uint8_t getAddress_VL6180X(VL6180X_* VL6180x){
	return VL6180x->address;
}

void setScaling_VL6180X(VL6180X_* VL6180x, uint8_t new_scaling){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	70fb      	strb	r3, [r7, #3]
	uint8_t const DefaultCrosstalkValidHeight = 20;
 8001e0c:	2314      	movs	r3, #20
 8001e0e:	73fb      	strb	r3, [r7, #15]
	if (new_scaling < 1 || new_scaling > 3) { return; }
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d043      	beq.n	8001e9e <setScaling_VL6180X+0x9e>
 8001e16:	78fb      	ldrb	r3, [r7, #3]
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d840      	bhi.n	8001e9e <setScaling_VL6180X+0x9e>
	VL6180x->scaling = new_scaling;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	78fa      	ldrb	r2, [r7, #3]
 8001e20:	715a      	strb	r2, [r3, #5]
	writeReg16Bit(VL6180x, RANGE_SCALER, ScalerValues[VL6180x->scaling]);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	795b      	ldrb	r3, [r3, #5]
 8001e26:	461a      	mov	r2, r3
 8001e28:	4b1f      	ldr	r3, [pc, #124]	; (8001ea8 <setScaling_VL6180X+0xa8>)
 8001e2a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2196      	movs	r1, #150	; 0x96
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fe72 	bl	8001b1c <writeReg16Bit>
	writeReg(VL6180x, SYSRANGE__PART_TO_PART_RANGE_OFFSET, VL6180x->ptp_offset/VL6180x->scaling);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	799a      	ldrb	r2, [r3, #6]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	795b      	ldrb	r3, [r3, #5]
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	461a      	mov	r2, r3
 8001e48:	2124      	movs	r1, #36	; 0x24
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff fe44 	bl	8001ad8 <writeReg>
	writeReg(VL6180x, SYSRANGE__CROSSTALK_VALID_HEIGHT, DefaultCrosstalkValidHeight/VL6180x->scaling);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	795b      	ldrb	r3, [r3, #5]
 8001e54:	7bfa      	ldrb	r2, [r7, #15]
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	2121      	movs	r1, #33	; 0x21
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff fe39 	bl	8001ad8 <writeReg>
	uint8_t rce = readReg(VL6180x,SYSRANGE__RANGE_CHECK_ENABLES);
 8001e66:	212d      	movs	r1, #45	; 0x2d
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff fe84 	bl	8001b76 <readReg>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	73bb      	strb	r3, [r7, #14]
	writeReg(VL6180x,SYSRANGE__RANGE_CHECK_ENABLES, (rce & 0xFE) | (VL6180x->scaling == 1));
 8001e72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e76:	f023 0301 	bic.w	r3, r3, #1
 8001e7a:	b25a      	sxtb	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	795b      	ldrb	r3, [r3, #5]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b25b      	sxtb	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	212d      	movs	r1, #45	; 0x2d
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff fe1e 	bl	8001ad8 <writeReg>
 8001e9c:	e000      	b.n	8001ea0 <setScaling_VL6180X+0xa0>
	if (new_scaling < 1 || new_scaling > 3) { return; }
 8001e9e:	bf00      	nop
}
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	0800f92c 	.word	0x0800f92c

08001eac <readRangeContinuous_VL6180X>:
  writeReg(VL6180x,SYSALS__START, 0x01);
  writeReg(VL6180x,INTERLEAVED_MODE__ENABLE, 0);
}

uint8_t readRangeContinuous_VL6180X(VL6180X_* VL6180x)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint16_t millis_start = HAL_GetTick();
 8001eb4:	f003 fefc 	bl	8005cb0 <HAL_GetTick>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	81fb      	strh	r3, [r7, #14]
  while ((readReg(VL6180x,RESULT__INTERRUPT_STATUS_GPIO) & 0x4) == 0)
 8001ebc:	e010      	b.n	8001ee0 <readRangeContinuous_VL6180X+0x34>
  {
    if (VL6180x->io_timeout > 0 && ((uint16_t)HAL_GetTick() - millis_start) > VL6180x->io_timeout)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	891b      	ldrh	r3, [r3, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00c      	beq.n	8001ee0 <readRangeContinuous_VL6180X+0x34>
 8001ec6:	f003 fef3 	bl	8005cb0 <HAL_GetTick>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	461a      	mov	r2, r3
 8001ed0:	89fb      	ldrh	r3, [r7, #14]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	8912      	ldrh	r2, [r2, #8]
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	dd01      	ble.n	8001ee0 <readRangeContinuous_VL6180X+0x34>
    {
      return 255;
 8001edc:	23ff      	movs	r3, #255	; 0xff
 8001ede:	e014      	b.n	8001f0a <readRangeContinuous_VL6180X+0x5e>
  while ((readReg(VL6180x,RESULT__INTERRUPT_STATUS_GPIO) & 0x4) == 0)
 8001ee0:	214f      	movs	r1, #79	; 0x4f
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff fe47 	bl	8001b76 <readReg>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0e5      	beq.n	8001ebe <readRangeContinuous_VL6180X+0x12>
    }
  }
  uint8_t range = readReg(VL6180x,RESULT__RANGE_VAL);
 8001ef2:	2162      	movs	r1, #98	; 0x62
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff fe3e 	bl	8001b76 <readReg>
 8001efa:	4603      	mov	r3, r0
 8001efc:	737b      	strb	r3, [r7, #13]
  writeReg(VL6180x,SYSTEM__INTERRUPT_CLEAR, 0x01);
 8001efe:	2201      	movs	r2, #1
 8001f00:	2115      	movs	r1, #21
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff fde8 	bl	8001ad8 <writeReg>
  return range;
 8001f08:	7b7b      	ldrb	r3, [r7, #13]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <readRangeSingle_VL6180X>:
  writeReg(VL6180x,SYSTEM__INTERRUPT_CLEAR, 0x02);
  return ambient;
}

uint8_t readRangeSingle_VL6180X(VL6180X_* VL6180x)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  writeReg(VL6180x,SYSRANGE__START, 0x01);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2118      	movs	r1, #24
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff fdda 	bl	8001ad8 <writeReg>
  return readRangeContinuous_VL6180X(VL6180x);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ffc1 	bl	8001eac <readRangeContinuous_VL6180X>
 8001f2a:	4603      	mov	r3, r0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <configureDefault_VL6180X>:
{
  writeReg(VL6180x,SYSALS__START, 0x01);
  return readAmbientContinuous_VL6180X(VL6180x);
}

void configureDefault_VL6180X(VL6180X_* VL6180x){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	  writeReg(VL6180x,READOUT__AVERAGING_SAMPLE_PERIOD, 0x30);
 8001f3c:	2230      	movs	r2, #48	; 0x30
 8001f3e:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff fdc8 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSALS__ANALOGUE_GAIN, 0x46);
 8001f48:	2246      	movs	r2, #70	; 0x46
 8001f4a:	213f      	movs	r1, #63	; 0x3f
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f7ff fdc3 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSRANGE__VHV_REPEAT_RATE, 0xFF);
 8001f52:	22ff      	movs	r2, #255	; 0xff
 8001f54:	2131      	movs	r1, #49	; 0x31
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fdbe 	bl	8001ad8 <writeReg>
	  writeReg16Bit(VL6180x,SYSALS__INTEGRATION_PERIOD, 0x0063);
 8001f5c:	2263      	movs	r2, #99	; 0x63
 8001f5e:	2140      	movs	r1, #64	; 0x40
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fddb 	bl	8001b1c <writeReg16Bit>
	  writeReg(VL6180x,SYSRANGE__VHV_RECALIBRATE, 0x01);
 8001f66:	2201      	movs	r2, #1
 8001f68:	212e      	movs	r1, #46	; 0x2e
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff fdb4 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSRANGE__INTERMEASUREMENT_PERIOD, 0x09);
 8001f70:	2209      	movs	r2, #9
 8001f72:	211b      	movs	r1, #27
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff fdaf 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSALS__INTERMEASUREMENT_PERIOD, 0x31);
 8001f7a:	2231      	movs	r2, #49	; 0x31
 8001f7c:	213e      	movs	r1, #62	; 0x3e
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fdaa 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSTEM__INTERRUPT_CONFIG_GPIO, 0x24);
 8001f84:	2224      	movs	r2, #36	; 0x24
 8001f86:	2114      	movs	r1, #20
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff fda5 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,SYSRANGE__MAX_CONVERGENCE_TIME, 0x31);
 8001f8e:	2231      	movs	r2, #49	; 0x31
 8001f90:	211c      	movs	r1, #28
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7ff fda0 	bl	8001ad8 <writeReg>
	  writeReg(VL6180x,INTERLEAVED_MODE__ENABLE, 0);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f240 21a3 	movw	r1, #675	; 0x2a3
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff fd9a 	bl	8001ad8 <writeReg>
	  setScaling_VL6180X(VL6180x,1);
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ff2a 	bl	8001e00 <setScaling_VL6180X>
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <readRangeSingleMillimeters_VL6180X>:

uint16_t readRangeContinuousMillimeters_VL6180X(VL6180X_* VL6180x){
	return (uint16_t)(VL6180x->scaling)*readRangeContinuous_VL6180X(VL6180x);
}

uint16_t readRangeSingleMillimeters_VL6180X(VL6180X_* VL6180x) {
 8001fb4:	b590      	push	{r4, r7, lr}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
	return (uint16_t)(VL6180x->scaling)* readRangeSingle_VL6180X(VL6180x);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	795b      	ldrb	r3, [r3, #5]
 8001fc0:	b29c      	uxth	r4, r3
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ffa5 	bl	8001f12 <readRangeSingle_VL6180X>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	fb14 f303 	smulbb	r3, r4, r3
 8001fd0:	b29b      	uxth	r3, r3
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd90      	pop	{r4, r7, pc}

08001fda <Read8>:

//
// Read 8 bits from BMP280 from Register
//
uint8_t Read8(BMP280_t *bmp, uint8_t Register)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b088      	sub	sp, #32
 8001fde:	af04      	add	r7, sp, #16
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	70fb      	strb	r3, [r7, #3]
	uint8_t Value;

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, &Value, 1, BMP280_I2C_TIMEOUT);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	791b      	ldrb	r3, [r3, #4]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	b299      	uxth	r1, r3
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffc:	9302      	str	r3, [sp, #8]
 8001ffe:	2301      	movs	r3, #1
 8002000:	9301      	str	r3, [sp, #4]
 8002002:	f107 030f 	add.w	r3, r7, #15
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	f004 fb6d 	bl	80066e8 <HAL_I2C_Mem_Read>

	return Value;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <Write8>:

//
// Write 8 bits to BMP280 to Register
//
void Write8(BMP280_t *bmp, uint8_t Register, uint8_t Value)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af04      	add	r7, sp, #16
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
 8002024:	4613      	mov	r3, r2
 8002026:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, &Value, 1, BMP280_I2C_TIMEOUT);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6818      	ldr	r0, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	791b      	ldrb	r3, [r3, #4]
 8002030:	b29b      	uxth	r3, r3
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	b299      	uxth	r1, r3
 8002036:	78fb      	ldrb	r3, [r7, #3]
 8002038:	b29a      	uxth	r2, r3
 800203a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	2301      	movs	r3, #1
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	1cbb      	adds	r3, r7, #2
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2301      	movs	r3, #1
 800204a:	f004 fa39 	bl	80064c0 <HAL_I2C_Mem_Write>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <Read16>:

//
// Read 16 bits from BMP280 from Register
//
uint16_t Read16(BMP280_t *bmp, uint8_t Register)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b088      	sub	sp, #32
 800205a:	af04      	add	r7, sp, #16
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	460b      	mov	r3, r1
 8002060:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, Value, 2, BMP280_I2C_TIMEOUT);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	791b      	ldrb	r3, [r3, #4]
 800206a:	b29b      	uxth	r3, r3
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	b299      	uxth	r1, r3
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	b29a      	uxth	r2, r3
 8002074:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002078:	9302      	str	r3, [sp, #8]
 800207a:	2302      	movs	r3, #2
 800207c:	9301      	str	r3, [sp, #4]
 800207e:	f107 030c 	add.w	r3, r7, #12
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	2301      	movs	r3, #1
 8002086:	f004 fb2f 	bl	80066e8 <HAL_I2C_Mem_Read>

	return ((Value[1] << 8) | Value[0]);
 800208a:	7b7b      	ldrb	r3, [r7, #13]
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	b21a      	sxth	r2, r3
 8002090:	7b3b      	ldrb	r3, [r7, #12]
 8002092:	b21b      	sxth	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b21b      	sxth	r3, r3
 8002098:	b29b      	uxth	r3, r3
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <Read24>:

//
// Read 24 bits from BMP280 from Register
//
uint32_t Read24(BMP280_t *bmp, uint8_t Register)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b088      	sub	sp, #32
 80020a6:	af04      	add	r7, sp, #16
 80020a8:	6078      	str	r0, [r7, #4]
 80020aa:	460b      	mov	r3, r1
 80020ac:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[3];

	HAL_I2C_Mem_Read(bmp->bmp_i2c, ((bmp->Address)<<1), Register, 1, Value, 3, BMP280_I2C_TIMEOUT);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6818      	ldr	r0, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	791b      	ldrb	r3, [r3, #4]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	b299      	uxth	r1, r3
 80020bc:	78fb      	ldrb	r3, [r7, #3]
 80020be:	b29a      	uxth	r2, r3
 80020c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c4:	9302      	str	r3, [sp, #8]
 80020c6:	2303      	movs	r3, #3
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	2301      	movs	r3, #1
 80020d2:	f004 fb09 	bl	80066e8 <HAL_I2C_Mem_Read>

	return ((Value[0] << 16) | (Value[1] << 8) | Value[2]);
 80020d6:	7b3b      	ldrb	r3, [r7, #12]
 80020d8:	041a      	lsls	r2, r3, #16
 80020da:	7b7b      	ldrb	r3, [r7, #13]
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	4313      	orrs	r3, r2
 80020e0:	7bba      	ldrb	r2, [r7, #14]
 80020e2:	4313      	orrs	r3, r2
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <BMP280_SetMode>:

//
// Set mode - Forced or Normal - in Control register
//
void BMP280_SetMode(BMP280_t *bmp, uint8_t Mode)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	460b      	mov	r3, r1
 80020f6:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(Mode > 3) Mode = 3;
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d901      	bls.n	8002102 <BMP280_SetMode+0x16>
 80020fe:	2303      	movs	r3, #3
 8002100:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 8002102:	21f4      	movs	r1, #244	; 0xf4
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff68 	bl	8001fda <Read8>
 800210a:	4603      	mov	r3, r0
 800210c:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0xFC; // Tmp (xxxx xx00)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	f023 0303 	bic.w	r3, r3, #3
 8002114:	73fb      	strb	r3, [r7, #15]
	Tmp |= Mode & 0x03;
 8002116:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	b25a      	sxtb	r2, r3
 8002120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002124:	4313      	orrs	r3, r2
 8002126:	b25b      	sxtb	r3, r3
 8002128:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	461a      	mov	r2, r3
 800212e:	21f4      	movs	r1, #244	; 0xf4
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff ff71 	bl	8002018 <Write8>
}
 8002136:	bf00      	nop
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <BMP280_SetPressureOversampling>:

//
// Set pressure oversampling in Control register
//
void BMP280_SetPressureOversampling(BMP280_t *bmp, uint8_t POversampling)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b084      	sub	sp, #16
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	460b      	mov	r3, r1
 8002148:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(POversampling > 5) POversampling = 5;
 800214a:	78fb      	ldrb	r3, [r7, #3]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d901      	bls.n	8002154 <BMP280_SetPressureOversampling+0x16>
 8002150:	2305      	movs	r3, #5
 8002152:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 8002154:	21f4      	movs	r1, #244	; 0xf4
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff ff3f 	bl	8001fda <Read8>
 800215c:	4603      	mov	r3, r0
 800215e:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0xE3; // Tmp (xxx0 00xx)
 8002160:	7bfb      	ldrb	r3, [r7, #15]
 8002162:	f023 031c 	bic.w	r3, r3, #28
 8002166:	73fb      	strb	r3, [r7, #15]
	Tmp |= ((POversampling << 2) & 0x1C);  // (0001 1100)
 8002168:	78fb      	ldrb	r3, [r7, #3]
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	b25b      	sxtb	r3, r3
 800216e:	f003 031c 	and.w	r3, r3, #28
 8002172:	b25a      	sxtb	r2, r3
 8002174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002178:	4313      	orrs	r3, r2
 800217a:	b25b      	sxtb	r3, r3
 800217c:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 800217e:	7bfb      	ldrb	r3, [r7, #15]
 8002180:	461a      	mov	r2, r3
 8002182:	21f4      	movs	r1, #244	; 0xf4
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff ff47 	bl	8002018 <Write8>
}
 800218a:	bf00      	nop
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <BMP280_SetTemperatureOversampling>:

//
// Set temperature oversampling in Control register
//
void BMP280_SetTemperatureOversampling(BMP280_t *bmp, uint8_t TOversampling)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b084      	sub	sp, #16
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	460b      	mov	r3, r1
 800219c:	70fb      	strb	r3, [r7, #3]
	uint8_t Tmp;

	if(TOversampling > 5) TOversampling = 5;
 800219e:	78fb      	ldrb	r3, [r7, #3]
 80021a0:	2b05      	cmp	r3, #5
 80021a2:	d901      	bls.n	80021a8 <BMP280_SetTemperatureOversampling+0x16>
 80021a4:	2305      	movs	r3, #5
 80021a6:	70fb      	strb	r3, [r7, #3]

	Tmp = Read8(bmp, BMP280_CONTROL);
 80021a8:	21f4      	movs	r1, #244	; 0xf4
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff ff15 	bl	8001fda <Read8>
 80021b0:	4603      	mov	r3, r0
 80021b2:	73fb      	strb	r3, [r7, #15]

	Tmp = Tmp & 0x1F; // Tmp (000x xxxx)
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	f003 031f 	and.w	r3, r3, #31
 80021ba:	73fb      	strb	r3, [r7, #15]
	Tmp |= ((TOversampling << 5) & 0xE0) ;  // (1110 0000)
 80021bc:	78fb      	ldrb	r3, [r7, #3]
 80021be:	015b      	lsls	r3, r3, #5
 80021c0:	b25a      	sxtb	r2, r3
 80021c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	b25b      	sxtb	r3, r3
 80021ca:	73fb      	strb	r3, [r7, #15]

	Write8(bmp, BMP280_CONTROL, Tmp);
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	461a      	mov	r2, r3
 80021d0:	21f4      	movs	r1, #244	; 0xf4
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7ff ff20 	bl	8002018 <Write8>
}
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <BMP280_ReadTemperatureRaw>:

//
// Read Raw temperature data from BMP280
//
int32_t BMP280_ReadTemperatureRaw(BMP280_t *bmp)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
	int32_t Tmp;

	Tmp = (int32_t)Read24(bmp, BMP280_TEMPDATA);
 80021e8:	21fa      	movs	r1, #250	; 0xfa
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff ff59 	bl	80020a2 <Read24>
 80021f0:	4603      	mov	r3, r0
 80021f2:	60fb      	str	r3, [r7, #12]

	Tmp >>= 4; // Move 4 left due to such storing (Datasheet).
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	111b      	asrs	r3, r3, #4
 80021f8:	60fb      	str	r3, [r7, #12]

	return Tmp;
 80021fa:	68fb      	ldr	r3, [r7, #12]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <BMP280_ReadTemperature>:
//
// Read and calculate temperature
// Whole procedure is taken from BMP280 Datasheet
//
float BMP280_ReadTemperature(BMP280_t *bmp)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;

	int32_t adc_T;

	adc_T = BMP280_ReadTemperatureRaw(bmp);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ffe7 	bl	80021e0 <BMP280_ReadTemperatureRaw>
 8002212:	6178      	str	r0, [r7, #20]

	var1 = ((((adc_T>>3) - ((int32_t)(bmp->t1)<<1))) * ((int32_t)(bmp->t2))) >> 11;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	10da      	asrs	r2, r3, #3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	8b5b      	ldrh	r3, [r3, #26]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002226:	fb02 f303 	mul.w	r3, r2, r3
 800222a:	12db      	asrs	r3, r3, #11
 800222c:	613b      	str	r3, [r7, #16]

	var2 = (((((adc_T>>4) - ((int32_t)(bmp->t1))) * ((adc_T>>4) - ((int32_t)(bmp->t1)))) >> 12) *
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	111b      	asrs	r3, r3, #4
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	8b52      	ldrh	r2, [r2, #26]
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	1112      	asrs	r2, r2, #4
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	8b49      	ldrh	r1, [r1, #26]
 8002240:	1a52      	subs	r2, r2, r1
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	131b      	asrs	r3, r3, #12
	((int32_t)(bmp->t3))) >> 14;
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
	var2 = (((((adc_T>>4) - ((int32_t)(bmp->t1))) * ((adc_T>>4) - ((int32_t)(bmp->t1)))) >> 12) *
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	139b      	asrs	r3, r3, #14
 8002254:	60fb      	str	r3, [r7, #12]

	bmp->t_fine = var1 + var2;
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	441a      	add	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	621a      	str	r2, [r3, #32]

	T = ((bmp->t_fine) * 5 + 128) >> 8;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a1a      	ldr	r2, [r3, #32]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	3380      	adds	r3, #128	; 0x80
 800226c:	121b      	asrs	r3, r3, #8
 800226e:	60bb      	str	r3, [r7, #8]

	return (float)(T/100.0);
 8002270:	68b8      	ldr	r0, [r7, #8]
 8002272:	f7fe f91f 	bl	80004b4 <__aeabi_i2d>
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <BMP280_ReadTemperature+0x98>)
 800227c:	f7fe faae 	bl	80007dc <__aeabi_ddiv>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	f7fe fc60 	bl	8000b4c <__aeabi_d2f>
 800228c:	4603      	mov	r3, r0
 800228e:	ee07 3a90 	vmov	s15, r3
}
 8002292:	eeb0 0a67 	vmov.f32	s0, s15
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40590000 	.word	0x40590000

080022a0 <BMP280_Init>:

//
// Init
//
uint8_t BMP280_Init(BMP280_t *bmp, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	71fb      	strb	r3, [r7, #7]
	uint8_t ChipID;

	// Save I2C handler and address
	bmp->bmp_i2c = i2c;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	601a      	str	r2, [r3, #0]
	bmp->Address = Address;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	79fa      	ldrb	r2, [r7, #7]
 80022b8:	711a      	strb	r2, [r3, #4]

	//Read Chip ID
	ChipID = Read8(bmp, BMP280_CHIPID);
 80022ba:	21d0      	movs	r1, #208	; 0xd0
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f7ff fe8c 	bl	8001fda <Read8>
 80022c2:	4603      	mov	r3, r0
 80022c4:	75fb      	strb	r3, [r7, #23]

	// Check if ID is correct
	if(ChipID != 0x58)
 80022c6:	7dfb      	ldrb	r3, [r7, #23]
 80022c8:	2b58      	cmp	r3, #88	; 0x58
 80022ca:	d001      	beq.n	80022d0 <BMP280_Init+0x30>
	{
		return 1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e06c      	b.n	80023aa <BMP280_Init+0x10a>
	}

	// Read all coefficients
	bmp->t1 = Read16(bmp, BMP280_DIG_T1);
 80022d0:	2188      	movs	r1, #136	; 0x88
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f7ff febf 	bl	8002056 <Read16>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	835a      	strh	r2, [r3, #26]
	bmp->t2 = Read16(bmp, BMP280_DIG_T2);
 80022e0:	218a      	movs	r1, #138	; 0x8a
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f7ff feb7 	bl	8002056 <Read16>
 80022e8:	4603      	mov	r3, r0
 80022ea:	b21a      	sxth	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	80da      	strh	r2, [r3, #6]
	bmp->t3 = Read16(bmp, BMP280_DIG_T3);
 80022f0:	218c      	movs	r1, #140	; 0x8c
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7ff feaf 	bl	8002056 <Read16>
 80022f8:	4603      	mov	r3, r0
 80022fa:	b21a      	sxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	811a      	strh	r2, [r3, #8]

	bmp->p1 = Read16(bmp, BMP280_DIG_P1);
 8002300:	218e      	movs	r1, #142	; 0x8e
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f7ff fea7 	bl	8002056 <Read16>
 8002308:	4603      	mov	r3, r0
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	839a      	strh	r2, [r3, #28]
	bmp->p2 = Read16(bmp, BMP280_DIG_P2);
 8002310:	2190      	movs	r1, #144	; 0x90
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f7ff fe9f 	bl	8002056 <Read16>
 8002318:	4603      	mov	r3, r0
 800231a:	b21a      	sxth	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	815a      	strh	r2, [r3, #10]
	bmp->p3 = Read16(bmp, BMP280_DIG_P3);
 8002320:	2192      	movs	r1, #146	; 0x92
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f7ff fe97 	bl	8002056 <Read16>
 8002328:	4603      	mov	r3, r0
 800232a:	b21a      	sxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	819a      	strh	r2, [r3, #12]
	bmp->p4 = Read16(bmp, BMP280_DIG_P4);
 8002330:	2194      	movs	r1, #148	; 0x94
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f7ff fe8f 	bl	8002056 <Read16>
 8002338:	4603      	mov	r3, r0
 800233a:	b21a      	sxth	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	81da      	strh	r2, [r3, #14]
	bmp->p5 = Read16(bmp, BMP280_DIG_P5);
 8002340:	2196      	movs	r1, #150	; 0x96
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f7ff fe87 	bl	8002056 <Read16>
 8002348:	4603      	mov	r3, r0
 800234a:	b21a      	sxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	821a      	strh	r2, [r3, #16]
	bmp->p6 = Read16(bmp, BMP280_DIG_P6);
 8002350:	2198      	movs	r1, #152	; 0x98
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff fe7f 	bl	8002056 <Read16>
 8002358:	4603      	mov	r3, r0
 800235a:	b21a      	sxth	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	825a      	strh	r2, [r3, #18]
	bmp->p7 = Read16(bmp, BMP280_DIG_P7);
 8002360:	219a      	movs	r1, #154	; 0x9a
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f7ff fe77 	bl	8002056 <Read16>
 8002368:	4603      	mov	r3, r0
 800236a:	b21a      	sxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	829a      	strh	r2, [r3, #20]
	bmp->p8 = Read16(bmp, BMP280_DIG_P8);
 8002370:	219c      	movs	r1, #156	; 0x9c
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f7ff fe6f 	bl	8002056 <Read16>
 8002378:	4603      	mov	r3, r0
 800237a:	b21a      	sxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	82da      	strh	r2, [r3, #22]
	bmp->p9 = Read16(bmp, BMP280_DIG_P9);
 8002380:	219e      	movs	r1, #158	; 0x9e
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f7ff fe67 	bl	8002056 <Read16>
 8002388:	4603      	mov	r3, r0
 800238a:	b21a      	sxth	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	831a      	strh	r2, [r3, #24]

	// Set base settings
	BMP280_SetTemperatureOversampling(bmp, BMP280_TEMPERATURE_20BIT);
 8002390:	2105      	movs	r1, #5
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f7ff fefd 	bl	8002192 <BMP280_SetTemperatureOversampling>
	BMP280_SetPressureOversampling(bmp, BMP280_ULTRAHIGHRES);
 8002398:	2105      	movs	r1, #5
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f7ff fecf 	bl	800213e <BMP280_SetPressureOversampling>
	BMP280_SetMode(bmp, BMP280_NORMALMODE);
 80023a0:	2103      	movs	r1, #3
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f7ff fea2 	bl	80020ec <BMP280_SetMode>

	return 0;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */

	static uint32_t LastTick;

	if(LastTick < osKernelGetTickCount()){
 80023b8:	f008 fd7c 	bl	800aeb4 <osKernelGetTickCount>
 80023bc:	4602      	mov	r2, r0
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <vApplicationIdleHook+0x2c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d909      	bls.n	80023da <vApplicationIdleHook+0x26>
		IdleTicks++;
 80023c6:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <vApplicationIdleHook+0x30>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3301      	adds	r3, #1
 80023cc:	4a05      	ldr	r2, [pc, #20]	; (80023e4 <vApplicationIdleHook+0x30>)
 80023ce:	6013      	str	r3, [r2, #0]
		LastTick = osKernelGetTickCount();
 80023d0:	f008 fd70 	bl	800aeb4 <osKernelGetTickCount>
 80023d4:	4603      	mov	r3, r0
 80023d6:	4a02      	ldr	r2, [pc, #8]	; (80023e0 <vApplicationIdleHook+0x2c>)
 80023d8:	6013      	str	r3, [r2, #0]
	}
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000528 	.word	0x20000528
 80023e4:	200004a0 	.word	0x200004a0

080023e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexPrintf */
  MutexPrintfHandle = osMutexNew(&MutexPrintf_attributes);
 80023ec:	4884      	ldr	r0, [pc, #528]	; (8002600 <MX_FREERTOS_Init+0x218>)
 80023ee:	f008 ff81 	bl	800b2f4 <osMutexNew>
 80023f2:	4603      	mov	r3, r0
 80023f4:	4a83      	ldr	r2, [pc, #524]	; (8002604 <MX_FREERTOS_Init+0x21c>)
 80023f6:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C2 */
  MutexI2C2Handle = osMutexNew(&MutexI2C2_attributes);
 80023f8:	4883      	ldr	r0, [pc, #524]	; (8002608 <MX_FREERTOS_Init+0x220>)
 80023fa:	f008 ff7b 	bl	800b2f4 <osMutexNew>
 80023fe:	4603      	mov	r3, r0
 8002400:	4a82      	ldr	r2, [pc, #520]	; (800260c <MX_FREERTOS_Init+0x224>)
 8002402:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C4 */
  MutexI2C4Handle = osMutexNew(&MutexI2C4_attributes);
 8002404:	4882      	ldr	r0, [pc, #520]	; (8002610 <MX_FREERTOS_Init+0x228>)
 8002406:	f008 ff75 	bl	800b2f4 <osMutexNew>
 800240a:	4603      	mov	r3, r0
 800240c:	4a81      	ldr	r2, [pc, #516]	; (8002614 <MX_FREERTOS_Init+0x22c>)
 800240e:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SyringeInfoOLEDSemaphore */
  SyringeInfoOLEDSemaphoreHandle = osSemaphoreNew(1, 1, &SyringeInfoOLEDSemaphore_attributes);
 8002410:	4a81      	ldr	r2, [pc, #516]	; (8002618 <MX_FREERTOS_Init+0x230>)
 8002412:	2101      	movs	r1, #1
 8002414:	2001      	movs	r0, #1
 8002416:	f009 f8b5 	bl	800b584 <osSemaphoreNew>
 800241a:	4603      	mov	r3, r0
 800241c:	4a7f      	ldr	r2, [pc, #508]	; (800261c <MX_FREERTOS_Init+0x234>)
 800241e:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoOLEDSemaphore */
  NeedleInfoOLEDSemaphoreHandle = osSemaphoreNew(1, 1, &NeedleInfoOLEDSemaphore_attributes);
 8002420:	4a7f      	ldr	r2, [pc, #508]	; (8002620 <MX_FREERTOS_Init+0x238>)
 8002422:	2101      	movs	r1, #1
 8002424:	2001      	movs	r0, #1
 8002426:	f009 f8ad 	bl	800b584 <osSemaphoreNew>
 800242a:	4603      	mov	r3, r0
 800242c:	4a7d      	ldr	r2, [pc, #500]	; (8002624 <MX_FREERTOS_Init+0x23c>)
 800242e:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureInfoCommunicationSemaphore */
  TemperatureInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &TemperatureInfoCommunicationSemaphore_attributes);
 8002430:	4a7d      	ldr	r2, [pc, #500]	; (8002628 <MX_FREERTOS_Init+0x240>)
 8002432:	2101      	movs	r1, #1
 8002434:	2001      	movs	r0, #1
 8002436:	f009 f8a5 	bl	800b584 <osSemaphoreNew>
 800243a:	4603      	mov	r3, r0
 800243c:	4a7b      	ldr	r2, [pc, #492]	; (800262c <MX_FREERTOS_Init+0x244>)
 800243e:	6013      	str	r3, [r2, #0]

  /* creation of SyringeInfoCommunicationSemaphore */
  SyringeInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &SyringeInfoCommunicationSemaphore_attributes);
 8002440:	4a7b      	ldr	r2, [pc, #492]	; (8002630 <MX_FREERTOS_Init+0x248>)
 8002442:	2101      	movs	r1, #1
 8002444:	2001      	movs	r0, #1
 8002446:	f009 f89d 	bl	800b584 <osSemaphoreNew>
 800244a:	4603      	mov	r3, r0
 800244c:	4a79      	ldr	r2, [pc, #484]	; (8002634 <MX_FREERTOS_Init+0x24c>)
 800244e:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoCommunicationSemaphore */
  NeedleInfoCommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &NeedleInfoCommunicationSemaphore_attributes);
 8002450:	4a79      	ldr	r2, [pc, #484]	; (8002638 <MX_FREERTOS_Init+0x250>)
 8002452:	2101      	movs	r1, #1
 8002454:	2001      	movs	r0, #1
 8002456:	f009 f895 	bl	800b584 <osSemaphoreNew>
 800245a:	4603      	mov	r3, r0
 800245c:	4a77      	ldr	r2, [pc, #476]	; (800263c <MX_FREERTOS_Init+0x254>)
 800245e:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SyringeInfoTimerOLED */
  SyringeInfoTimerOLEDHandle = osTimerNew(SyringeInfoTimerOLEDCallback, osTimerPeriodic, NULL, &SyringeInfoTimerOLED_attributes);
 8002460:	4b77      	ldr	r3, [pc, #476]	; (8002640 <MX_FREERTOS_Init+0x258>)
 8002462:	2200      	movs	r2, #0
 8002464:	2101      	movs	r1, #1
 8002466:	4877      	ldr	r0, [pc, #476]	; (8002644 <MX_FREERTOS_Init+0x25c>)
 8002468:	f008 fe80 	bl	800b16c <osTimerNew>
 800246c:	4603      	mov	r3, r0
 800246e:	4a76      	ldr	r2, [pc, #472]	; (8002648 <MX_FREERTOS_Init+0x260>)
 8002470:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoTimerOLED */
  NeedleInfoTimerOLEDHandle = osTimerNew(NeedleInfoTimerOLEDCallback, osTimerPeriodic, NULL, &NeedleInfoTimerOLED_attributes);
 8002472:	4b76      	ldr	r3, [pc, #472]	; (800264c <MX_FREERTOS_Init+0x264>)
 8002474:	2200      	movs	r2, #0
 8002476:	2101      	movs	r1, #1
 8002478:	4875      	ldr	r0, [pc, #468]	; (8002650 <MX_FREERTOS_Init+0x268>)
 800247a:	f008 fe77 	bl	800b16c <osTimerNew>
 800247e:	4603      	mov	r3, r0
 8002480:	4a74      	ldr	r2, [pc, #464]	; (8002654 <MX_FREERTOS_Init+0x26c>)
 8002482:	6013      	str	r3, [r2, #0]

  /* creation of SyringeInfoTimerCommunication */
  SyringeInfoTimerCommunicationHandle = osTimerNew(SyringeInfoTimerCommunicationCallback, osTimerPeriodic, NULL, &SyringeInfoTimerCommunication_attributes);
 8002484:	4b74      	ldr	r3, [pc, #464]	; (8002658 <MX_FREERTOS_Init+0x270>)
 8002486:	2200      	movs	r2, #0
 8002488:	2101      	movs	r1, #1
 800248a:	4874      	ldr	r0, [pc, #464]	; (800265c <MX_FREERTOS_Init+0x274>)
 800248c:	f008 fe6e 	bl	800b16c <osTimerNew>
 8002490:	4603      	mov	r3, r0
 8002492:	4a73      	ldr	r2, [pc, #460]	; (8002660 <MX_FREERTOS_Init+0x278>)
 8002494:	6013      	str	r3, [r2, #0]

  /* creation of NeedleInfoTimerCommunication */
  NeedleInfoTimerCommunicationHandle = osTimerNew(NeedleInfoTimerCommunicationCallback, osTimerPeriodic, NULL, &NeedleInfoTimerCommunication_attributes);
 8002496:	4b73      	ldr	r3, [pc, #460]	; (8002664 <MX_FREERTOS_Init+0x27c>)
 8002498:	2200      	movs	r2, #0
 800249a:	2101      	movs	r1, #1
 800249c:	4872      	ldr	r0, [pc, #456]	; (8002668 <MX_FREERTOS_Init+0x280>)
 800249e:	f008 fe65 	bl	800b16c <osTimerNew>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a71      	ldr	r2, [pc, #452]	; (800266c <MX_FREERTOS_Init+0x284>)
 80024a6:	6013      	str	r3, [r2, #0]

  /* creation of IDLETimeTimer */
  IDLETimeTimerHandle = osTimerNew(IDLETimeTimerCallback, osTimerPeriodic, NULL, &IDLETimeTimer_attributes);
 80024a8:	4b71      	ldr	r3, [pc, #452]	; (8002670 <MX_FREERTOS_Init+0x288>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	2101      	movs	r1, #1
 80024ae:	4871      	ldr	r0, [pc, #452]	; (8002674 <MX_FREERTOS_Init+0x28c>)
 80024b0:	f008 fe5c 	bl	800b16c <osTimerNew>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4a70      	ldr	r2, [pc, #448]	; (8002678 <MX_FREERTOS_Init+0x290>)
 80024b8:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureInfoCommunicationTimer */
  TemperatureInfoCommunicationTimerHandle = osTimerNew(TemperatureInfoCommunicationTimerCallback, osTimerPeriodic, NULL, &TemperatureInfoCommunicationTimer_attributes);
 80024ba:	4b70      	ldr	r3, [pc, #448]	; (800267c <MX_FREERTOS_Init+0x294>)
 80024bc:	2200      	movs	r2, #0
 80024be:	2101      	movs	r1, #1
 80024c0:	486f      	ldr	r0, [pc, #444]	; (8002680 <MX_FREERTOS_Init+0x298>)
 80024c2:	f008 fe53 	bl	800b16c <osTimerNew>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4a6e      	ldr	r2, [pc, #440]	; (8002684 <MX_FREERTOS_Init+0x29c>)
 80024ca:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueSyringeInfoOLED */
  QueueSyringeInfoOLEDHandle = osMessageQueueNew (4, sizeof(Syringe_info), &QueueSyringeInfoOLED_attributes);
 80024cc:	4a6e      	ldr	r2, [pc, #440]	; (8002688 <MX_FREERTOS_Init+0x2a0>)
 80024ce:	2104      	movs	r1, #4
 80024d0:	2004      	movs	r0, #4
 80024d2:	f009 f9b1 	bl	800b838 <osMessageQueueNew>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4a6c      	ldr	r2, [pc, #432]	; (800268c <MX_FREERTOS_Init+0x2a4>)
 80024da:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringeInfoCommunication */
  QueueSyringeInfoCommunicationHandle = osMessageQueueNew (2, sizeof(Syringe_info), &QueueSyringeInfoCommunication_attributes);
 80024dc:	4a6c      	ldr	r2, [pc, #432]	; (8002690 <MX_FREERTOS_Init+0x2a8>)
 80024de:	2104      	movs	r1, #4
 80024e0:	2002      	movs	r0, #2
 80024e2:	f009 f9a9 	bl	800b838 <osMessageQueueNew>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4a6a      	ldr	r2, [pc, #424]	; (8002694 <MX_FREERTOS_Init+0x2ac>)
 80024ea:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleInfoOLED */
  QueueNeedleInfoOLEDHandle = osMessageQueueNew (4, sizeof(Needle_info), &QueueNeedleInfoOLED_attributes);
 80024ec:	4a6a      	ldr	r2, [pc, #424]	; (8002698 <MX_FREERTOS_Init+0x2b0>)
 80024ee:	2104      	movs	r1, #4
 80024f0:	2004      	movs	r0, #4
 80024f2:	f009 f9a1 	bl	800b838 <osMessageQueueNew>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4a68      	ldr	r2, [pc, #416]	; (800269c <MX_FREERTOS_Init+0x2b4>)
 80024fa:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleInfoCommunication */
  QueueNeedleInfoCommunicationHandle = osMessageQueueNew (4, sizeof(Needle_info), &QueueNeedleInfoCommunication_attributes);
 80024fc:	4a68      	ldr	r2, [pc, #416]	; (80026a0 <MX_FREERTOS_Init+0x2b8>)
 80024fe:	2104      	movs	r1, #4
 8002500:	2004      	movs	r0, #4
 8002502:	f009 f999 	bl	800b838 <osMessageQueueNew>
 8002506:	4603      	mov	r3, r0
 8002508:	4a66      	ldr	r2, [pc, #408]	; (80026a4 <MX_FREERTOS_Init+0x2bc>)
 800250a:	6013      	str	r3, [r2, #0]

  /* creation of QueueTemperatureCommunication */
  QueueTemperatureCommunicationHandle = osMessageQueueNew (4, sizeof(Temperature_info), &QueueTemperatureCommunication_attributes);
 800250c:	4a66      	ldr	r2, [pc, #408]	; (80026a8 <MX_FREERTOS_Init+0x2c0>)
 800250e:	2108      	movs	r1, #8
 8002510:	2004      	movs	r0, #4
 8002512:	f009 f991 	bl	800b838 <osMessageQueueNew>
 8002516:	4603      	mov	r3, r0
 8002518:	4a64      	ldr	r2, [pc, #400]	; (80026ac <MX_FREERTOS_Init+0x2c4>)
 800251a:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleSetPointCommunication */
  QueueNeedleSetPointCommunicationHandle = osMessageQueueNew (4, sizeof(uint16_t), &QueueNeedleSetPointCommunication_attributes);
 800251c:	4a64      	ldr	r2, [pc, #400]	; (80026b0 <MX_FREERTOS_Init+0x2c8>)
 800251e:	2102      	movs	r1, #2
 8002520:	2004      	movs	r0, #4
 8002522:	f009 f989 	bl	800b838 <osMessageQueueNew>
 8002526:	4603      	mov	r3, r0
 8002528:	4a62      	ldr	r2, [pc, #392]	; (80026b4 <MX_FREERTOS_Init+0x2cc>)
 800252a:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringeSetPointCommunication */
  QueueSyringeSetPointCommunicationHandle = osMessageQueueNew (4, sizeof(uint16_t), &QueueSyringeSetPointCommunication_attributes);
 800252c:	4a62      	ldr	r2, [pc, #392]	; (80026b8 <MX_FREERTOS_Init+0x2d0>)
 800252e:	2102      	movs	r1, #2
 8002530:	2004      	movs	r0, #4
 8002532:	f009 f981 	bl	800b838 <osMessageQueueNew>
 8002536:	4603      	mov	r3, r0
 8002538:	4a60      	ldr	r2, [pc, #384]	; (80026bc <MX_FREERTOS_Init+0x2d4>)
 800253a:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringePermission */
  QueueSyringePermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueSyringePermission_attributes);
 800253c:	4a60      	ldr	r2, [pc, #384]	; (80026c0 <MX_FREERTOS_Init+0x2d8>)
 800253e:	2101      	movs	r1, #1
 8002540:	2002      	movs	r0, #2
 8002542:	f009 f979 	bl	800b838 <osMessageQueueNew>
 8002546:	4603      	mov	r3, r0
 8002548:	4a5e      	ldr	r2, [pc, #376]	; (80026c4 <MX_FREERTOS_Init+0x2dc>)
 800254a:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedlePermission */
  QueueNeedlePermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueNeedlePermission_attributes);
 800254c:	4a5e      	ldr	r2, [pc, #376]	; (80026c8 <MX_FREERTOS_Init+0x2e0>)
 800254e:	2101      	movs	r1, #1
 8002550:	2002      	movs	r0, #2
 8002552:	f009 f971 	bl	800b838 <osMessageQueueNew>
 8002556:	4603      	mov	r3, r0
 8002558:	4a5c      	ldr	r2, [pc, #368]	; (80026cc <MX_FREERTOS_Init+0x2e4>)
 800255a:	6013      	str	r3, [r2, #0]

  /* creation of QueueCommunicationPermission */
  QueueCommunicationPermissionHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueCommunicationPermission_attributes);
 800255c:	4a5c      	ldr	r2, [pc, #368]	; (80026d0 <MX_FREERTOS_Init+0x2e8>)
 800255e:	2101      	movs	r1, #1
 8002560:	2002      	movs	r0, #2
 8002562:	f009 f969 	bl	800b838 <osMessageQueueNew>
 8002566:	4603      	mov	r3, r0
 8002568:	4a5a      	ldr	r2, [pc, #360]	; (80026d4 <MX_FREERTOS_Init+0x2ec>)
 800256a:	6013      	str	r3, [r2, #0]

  /* creation of QueueSyringeSpeedRPM */
  QueueSyringeSpeedRPMHandle = osMessageQueueNew (2, sizeof(uint16_t), &QueueSyringeSpeedRPM_attributes);
 800256c:	4a5a      	ldr	r2, [pc, #360]	; (80026d8 <MX_FREERTOS_Init+0x2f0>)
 800256e:	2102      	movs	r1, #2
 8002570:	2002      	movs	r0, #2
 8002572:	f009 f961 	bl	800b838 <osMessageQueueNew>
 8002576:	4603      	mov	r3, r0
 8002578:	4a58      	ldr	r2, [pc, #352]	; (80026dc <MX_FREERTOS_Init+0x2f4>)
 800257a:	6013      	str	r3, [r2, #0]

  /* creation of QueueNeedleSpeedRPM */
  QueueNeedleSpeedRPMHandle = osMessageQueueNew (2, sizeof(uint16_t), &QueueNeedleSpeedRPM_attributes);
 800257c:	4a58      	ldr	r2, [pc, #352]	; (80026e0 <MX_FREERTOS_Init+0x2f8>)
 800257e:	2102      	movs	r1, #2
 8002580:	2002      	movs	r0, #2
 8002582:	f009 f959 	bl	800b838 <osMessageQueueNew>
 8002586:	4603      	mov	r3, r0
 8002588:	4a56      	ldr	r2, [pc, #344]	; (80026e4 <MX_FREERTOS_Init+0x2fc>)
 800258a:	6013      	str	r3, [r2, #0]

  /* creation of QueueMotorStatus */
  QueueMotorStatusHandle = osMessageQueueNew (2, sizeof(uint8_t), &QueueMotorStatus_attributes);
 800258c:	4a56      	ldr	r2, [pc, #344]	; (80026e8 <MX_FREERTOS_Init+0x300>)
 800258e:	2101      	movs	r1, #1
 8002590:	2002      	movs	r0, #2
 8002592:	f009 f951 	bl	800b838 <osMessageQueueNew>
 8002596:	4603      	mov	r3, r0
 8002598:	4a54      	ldr	r2, [pc, #336]	; (80026ec <MX_FREERTOS_Init+0x304>)
 800259a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeatTast */
  HeartBeatTastHandle = osThreadNew(StartHeartBeatTast, NULL, &HeartBeatTast_attributes);
 800259c:	4a54      	ldr	r2, [pc, #336]	; (80026f0 <MX_FREERTOS_Init+0x308>)
 800259e:	2100      	movs	r1, #0
 80025a0:	4854      	ldr	r0, [pc, #336]	; (80026f4 <MX_FREERTOS_Init+0x30c>)
 80025a2:	f008 fcb9 	bl	800af18 <osThreadNew>
 80025a6:	4603      	mov	r3, r0
 80025a8:	4a53      	ldr	r2, [pc, #332]	; (80026f8 <MX_FREERTOS_Init+0x310>)
 80025aa:	6013      	str	r3, [r2, #0]

  /* creation of SyringeControlT */
  SyringeControlTHandle = osThreadNew(StartSyringeControlTask, NULL, &SyringeControlT_attributes);
 80025ac:	4a53      	ldr	r2, [pc, #332]	; (80026fc <MX_FREERTOS_Init+0x314>)
 80025ae:	2100      	movs	r1, #0
 80025b0:	4853      	ldr	r0, [pc, #332]	; (8002700 <MX_FREERTOS_Init+0x318>)
 80025b2:	f008 fcb1 	bl	800af18 <osThreadNew>
 80025b6:	4603      	mov	r3, r0
 80025b8:	4a52      	ldr	r2, [pc, #328]	; (8002704 <MX_FREERTOS_Init+0x31c>)
 80025ba:	6013      	str	r3, [r2, #0]

  /* creation of OLEDTask */
  OLEDTaskHandle = osThreadNew(StartOLEDTask, NULL, &OLEDTask_attributes);
 80025bc:	4a52      	ldr	r2, [pc, #328]	; (8002708 <MX_FREERTOS_Init+0x320>)
 80025be:	2100      	movs	r1, #0
 80025c0:	4852      	ldr	r0, [pc, #328]	; (800270c <MX_FREERTOS_Init+0x324>)
 80025c2:	f008 fca9 	bl	800af18 <osThreadNew>
 80025c6:	4603      	mov	r3, r0
 80025c8:	4a51      	ldr	r2, [pc, #324]	; (8002710 <MX_FREERTOS_Init+0x328>)
 80025ca:	6013      	str	r3, [r2, #0]

  /* creation of NeedleControlTa */
  NeedleControlTaHandle = osThreadNew(StartNeedleControlTask, NULL, &NeedleControlTa_attributes);
 80025cc:	4a51      	ldr	r2, [pc, #324]	; (8002714 <MX_FREERTOS_Init+0x32c>)
 80025ce:	2100      	movs	r1, #0
 80025d0:	4851      	ldr	r0, [pc, #324]	; (8002718 <MX_FREERTOS_Init+0x330>)
 80025d2:	f008 fca1 	bl	800af18 <osThreadNew>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4a50      	ldr	r2, [pc, #320]	; (800271c <MX_FREERTOS_Init+0x334>)
 80025da:	6013      	str	r3, [r2, #0]

  /* creation of CommunicationTa */
  CommunicationTaHandle = osThreadNew(StartCommunicationTask, NULL, &CommunicationTa_attributes);
 80025dc:	4a50      	ldr	r2, [pc, #320]	; (8002720 <MX_FREERTOS_Init+0x338>)
 80025de:	2100      	movs	r1, #0
 80025e0:	4850      	ldr	r0, [pc, #320]	; (8002724 <MX_FREERTOS_Init+0x33c>)
 80025e2:	f008 fc99 	bl	800af18 <osThreadNew>
 80025e6:	4603      	mov	r3, r0
 80025e8:	4a4f      	ldr	r2, [pc, #316]	; (8002728 <MX_FREERTOS_Init+0x340>)
 80025ea:	6013      	str	r3, [r2, #0]

  /* creation of TemperatureTask */
  TemperatureTaskHandle = osThreadNew(StartTemperatureTask, NULL, &TemperatureTask_attributes);
 80025ec:	4a4f      	ldr	r2, [pc, #316]	; (800272c <MX_FREERTOS_Init+0x344>)
 80025ee:	2100      	movs	r1, #0
 80025f0:	484f      	ldr	r0, [pc, #316]	; (8002730 <MX_FREERTOS_Init+0x348>)
 80025f2:	f008 fc91 	bl	800af18 <osThreadNew>
 80025f6:	4603      	mov	r3, r0
 80025f8:	4a4e      	ldr	r2, [pc, #312]	; (8002734 <MX_FREERTOS_Init+0x34c>)
 80025fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	0800fd84 	.word	0x0800fd84
 8002604:	20000508 	.word	0x20000508
 8002608:	0800fd94 	.word	0x0800fd94
 800260c:	2000050c 	.word	0x2000050c
 8002610:	0800fda4 	.word	0x0800fda4
 8002614:	20000510 	.word	0x20000510
 8002618:	0800fdb4 	.word	0x0800fdb4
 800261c:	20000514 	.word	0x20000514
 8002620:	0800fdc4 	.word	0x0800fdc4
 8002624:	20000518 	.word	0x20000518
 8002628:	0800fdd4 	.word	0x0800fdd4
 800262c:	2000051c 	.word	0x2000051c
 8002630:	0800fde4 	.word	0x0800fde4
 8002634:	20000520 	.word	0x20000520
 8002638:	0800fdf4 	.word	0x0800fdf4
 800263c:	20000524 	.word	0x20000524
 8002640:	0800fd24 	.word	0x0800fd24
 8002644:	0800318d 	.word	0x0800318d
 8002648:	200004f0 	.word	0x200004f0
 800264c:	0800fd34 	.word	0x0800fd34
 8002650:	080031ad 	.word	0x080031ad
 8002654:	200004f4 	.word	0x200004f4
 8002658:	0800fd44 	.word	0x0800fd44
 800265c:	080031cd 	.word	0x080031cd
 8002660:	200004f8 	.word	0x200004f8
 8002664:	0800fd54 	.word	0x0800fd54
 8002668:	080031ed 	.word	0x080031ed
 800266c:	200004fc 	.word	0x200004fc
 8002670:	0800fd64 	.word	0x0800fd64
 8002674:	0800320d 	.word	0x0800320d
 8002678:	20000500 	.word	0x20000500
 800267c:	0800fd74 	.word	0x0800fd74
 8002680:	08003245 	.word	0x08003245
 8002684:	20000504 	.word	0x20000504
 8002688:	0800fbec 	.word	0x0800fbec
 800268c:	200004bc 	.word	0x200004bc
 8002690:	0800fc04 	.word	0x0800fc04
 8002694:	200004c0 	.word	0x200004c0
 8002698:	0800fc1c 	.word	0x0800fc1c
 800269c:	200004c4 	.word	0x200004c4
 80026a0:	0800fc34 	.word	0x0800fc34
 80026a4:	200004c8 	.word	0x200004c8
 80026a8:	0800fc4c 	.word	0x0800fc4c
 80026ac:	200004cc 	.word	0x200004cc
 80026b0:	0800fc64 	.word	0x0800fc64
 80026b4:	200004d0 	.word	0x200004d0
 80026b8:	0800fc7c 	.word	0x0800fc7c
 80026bc:	200004d4 	.word	0x200004d4
 80026c0:	0800fc94 	.word	0x0800fc94
 80026c4:	200004d8 	.word	0x200004d8
 80026c8:	0800fcac 	.word	0x0800fcac
 80026cc:	200004dc 	.word	0x200004dc
 80026d0:	0800fcc4 	.word	0x0800fcc4
 80026d4:	200004e0 	.word	0x200004e0
 80026d8:	0800fcdc 	.word	0x0800fcdc
 80026dc:	200004e4 	.word	0x200004e4
 80026e0:	0800fcf4 	.word	0x0800fcf4
 80026e4:	200004e8 	.word	0x200004e8
 80026e8:	0800fd0c 	.word	0x0800fd0c
 80026ec:	200004ec 	.word	0x200004ec
 80026f0:	0800fb14 	.word	0x0800fb14
 80026f4:	08002739 	.word	0x08002739
 80026f8:	200004a4 	.word	0x200004a4
 80026fc:	0800fb38 	.word	0x0800fb38
 8002700:	08002781 	.word	0x08002781
 8002704:	200004a8 	.word	0x200004a8
 8002708:	0800fb5c 	.word	0x0800fb5c
 800270c:	08002b31 	.word	0x08002b31
 8002710:	200004ac 	.word	0x200004ac
 8002714:	0800fb80 	.word	0x0800fb80
 8002718:	08002d01 	.word	0x08002d01
 800271c:	200004b0 	.word	0x200004b0
 8002720:	0800fba4 	.word	0x0800fba4
 8002724:	08002eed 	.word	0x08002eed
 8002728:	200004b4 	.word	0x200004b4
 800272c:	0800fbc8 	.word	0x0800fbc8
 8002730:	08003029 	.word	0x08003029
 8002734:	200004b8 	.word	0x200004b8

08002738 <StartHeartBeatTast>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartHeartBeatTast */
void StartHeartBeatTast(void *argument)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTast */
	osTimerStart(IDLETimeTimerHandle, 1000);
 8002740:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <StartHeartBeatTast+0x3c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002748:	4618      	mov	r0, r3
 800274a:	f008 fd93 	bl	800b274 <osTimerStart>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800274e:	2101      	movs	r1, #1
 8002750:	4809      	ldr	r0, [pc, #36]	; (8002778 <StartHeartBeatTast+0x40>)
 8002752:	f003 fdf2 	bl	800633a <HAL_GPIO_TogglePin>
	  osDelay((1000 * osKernelGetTickFreq()) / 1000);
 8002756:	f008 fbd5 	bl	800af04 <osKernelGetTickFreq>
 800275a:	4603      	mov	r3, r0
 800275c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002760:	fb02 f303 	mul.w	r3, r2, r3
 8002764:	4a05      	ldr	r2, [pc, #20]	; (800277c <StartHeartBeatTast+0x44>)
 8002766:	fba2 2303 	umull	r2, r3, r2, r3
 800276a:	099b      	lsrs	r3, r3, #6
 800276c:	4618      	mov	r0, r3
 800276e:	f008 fc79 	bl	800b064 <osDelay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8002772:	e7ec      	b.n	800274e <StartHeartBeatTast+0x16>
 8002774:	20000500 	.word	0x20000500
 8002778:	40020400 	.word	0x40020400
 800277c:	10624dd3 	.word	0x10624dd3

08002780 <StartSyringeControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSyringeControlTask */
void StartSyringeControlTask(void *argument)
{
 8002780:	b5b0      	push	{r4, r5, r7, lr}
 8002782:	b0a0      	sub	sp, #128	; 0x80
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSyringeControlTask */
	//
	// Motor controllers
	//
	A4988_Drive Syringe = {	.NAME = "SYRINGE",
 8002788:	4ac3      	ldr	r2, [pc, #780]	; (8002a98 <StartSyringeControlTask+0x318>)
 800278a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278e:	4611      	mov	r1, r2
 8002790:	2258      	movs	r2, #88	; 0x58
 8002792:	4618      	mov	r0, r3
 8002794:	f00c fd12 	bl	800f1bc <memcpy>
	// Queue info
	//
	Syringe_info _Syringe_info;
	uint16_t syringe_setpoint_change;
	uint8_t _Permission;
	_Permission = 0;
 8002798:	2300      	movs	r3, #0
 800279a:	737b      	strb	r3, [r7, #13]
	//
	// Initialization
	//
	Init_A4988(&Syringe); // Drive initialization
 800279c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7fe fdbf 	bl	8001324 <Init_A4988>
	Set_Speed(&Syringe, 100); // Base speed TODO check
 80027a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027aa:	2164      	movs	r1, #100	; 0x64
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fe fd15 	bl	80011dc <Set_Speed>
	HAL_TIM_Base_Stop_IT(Syringe.TIM_COUNTER_SLAVE);
 80027b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027b4:	4618      	mov	r0, r3
 80027b6:	f005 fdbb 	bl	8008330 <HAL_TIM_Base_Stop_IT>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80027ba:	4bb8      	ldr	r3, [pc, #736]	; (8002a9c <StartSyringeControlTask+0x31c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f04f 31ff 	mov.w	r1, #4294967295
 80027c2:	4618      	mov	r0, r3
 80027c4:	f008 fe30 	bl	800b428 <osMutexAcquire>
	VL6180X_Init(&Syringe_sensor, &hi2c4); // Sensor initialization
 80027c8:	f107 0314 	add.w	r3, r7, #20
 80027cc:	49b4      	ldr	r1, [pc, #720]	; (8002aa0 <StartSyringeControlTask+0x320>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff fa1f 	bl	8001c12 <VL6180X_Init>
	configureDefault_VL6180X(&Syringe_sensor); // Sensor initialization
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff fbab 	bl	8001f34 <configureDefault_VL6180X>
	osMutexRelease(MutexI2C4Handle);
 80027de:	4baf      	ldr	r3, [pc, #700]	; (8002a9c <StartSyringeControlTask+0x31c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f008 fe7e 	bl	800b4e4 <osMutexRelease>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80027e8:	4bac      	ldr	r3, [pc, #688]	; (8002a9c <StartSyringeControlTask+0x31c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295
 80027f0:	4618      	mov	r0, r3
 80027f2:	f008 fe19 	bl	800b428 <osMutexAcquire>
	_Syringe_info.MEASURE_Syringe = readRangeSingleMillimeters_VL6180X(&Syringe_sensor); // Initial measurement
 80027f6:	f107 0314 	add.w	r3, r7, #20
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fbda 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 8002800:	4603      	mov	r3, r0
 8002802:	823b      	strh	r3, [r7, #16]
	_Syringe_info.Set_distance_syringe = _Syringe_info.MEASURE_Syringe;
 8002804:	8a3b      	ldrh	r3, [r7, #16]
 8002806:	827b      	strh	r3, [r7, #18]
	osMutexRelease(MutexI2C4Handle);
 8002808:	4ba4      	ldr	r3, [pc, #656]	; (8002a9c <StartSyringeControlTask+0x31c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f008 fe69 	bl	800b4e4 <osMutexRelease>

	//
	// Timers
	//
	osTimerStart(SyringeInfoTimerOLEDHandle, (550 * osKernelGetTickFreq()) / 1000 ); // OLED Timer
 8002812:	4ba4      	ldr	r3, [pc, #656]	; (8002aa4 <StartSyringeControlTask+0x324>)
 8002814:	681c      	ldr	r4, [r3, #0]
 8002816:	f008 fb75 	bl	800af04 <osKernelGetTickFreq>
 800281a:	4603      	mov	r3, r0
 800281c:	f240 2226 	movw	r2, #550	; 0x226
 8002820:	fb02 f303 	mul.w	r3, r2, r3
 8002824:	4aa0      	ldr	r2, [pc, #640]	; (8002aa8 <StartSyringeControlTask+0x328>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	099b      	lsrs	r3, r3, #6
 800282c:	4619      	mov	r1, r3
 800282e:	4620      	mov	r0, r4
 8002830:	f008 fd20 	bl	800b274 <osTimerStart>
	osTimerStart(SyringeInfoTimerCommunicationHandle, (550 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 8002834:	4b9d      	ldr	r3, [pc, #628]	; (8002aac <StartSyringeControlTask+0x32c>)
 8002836:	681c      	ldr	r4, [r3, #0]
 8002838:	f008 fb64 	bl	800af04 <osKernelGetTickFreq>
 800283c:	4603      	mov	r3, r0
 800283e:	f240 2226 	movw	r2, #550	; 0x226
 8002842:	fb02 f303 	mul.w	r3, r2, r3
 8002846:	4a98      	ldr	r2, [pc, #608]	; (8002aa8 <StartSyringeControlTask+0x328>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	099b      	lsrs	r3, r3, #6
 800284e:	4619      	mov	r1, r3
 8002850:	4620      	mov	r0, r4
 8002852:	f008 fd0f 	bl	800b274 <osTimerStart>
  {
	  //
	  // Get data
	  //
	  // Get SetPoint
	  if(osOK == osMessageQueueGet(QueueSyringeSetPointCommunicationHandle, &syringe_setpoint_change, NULL, 0)){
 8002856:	4b96      	ldr	r3, [pc, #600]	; (8002ab0 <StartSyringeControlTask+0x330>)
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	f107 010e 	add.w	r1, r7, #14
 800285e:	2300      	movs	r3, #0
 8002860:	2200      	movs	r2, #0
 8002862:	f009 f8e3 	bl	800ba2c <osMessageQueueGet>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d101      	bne.n	8002870 <StartSyringeControlTask+0xf0>
		  _Syringe_info.Set_distance_syringe = syringe_setpoint_change;
 800286c:	89fb      	ldrh	r3, [r7, #14]
 800286e:	827b      	strh	r3, [r7, #18]
	  }
	  // Get permission
	  osMessageQueueGet(QueueSyringePermissionHandle, &_Permission, NULL, 0);
 8002870:	4b90      	ldr	r3, [pc, #576]	; (8002ab4 <StartSyringeControlTask+0x334>)
 8002872:	6818      	ldr	r0, [r3, #0]
 8002874:	f107 010d 	add.w	r1, r7, #13
 8002878:	2300      	movs	r3, #0
 800287a:	2200      	movs	r2, #0
 800287c:	f009 f8d6 	bl	800ba2c <osMessageQueueGet>
	  // Get Speed in rpm
	  if(osOK == osMessageQueueGet(QueueSyringeSpeedRPMHandle, &Syringe_speed_rmp, NULL, 0)){
 8002880:	4b8d      	ldr	r3, [pc, #564]	; (8002ab8 <StartSyringeControlTask+0x338>)
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	f107 0122 	add.w	r1, r7, #34	; 0x22
 8002888:	2300      	movs	r3, #0
 800288a:	2200      	movs	r2, #0
 800288c:	f009 f8ce 	bl	800ba2c <osMessageQueueGet>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d107      	bne.n	80028a6 <StartSyringeControlTask+0x126>
		  Set_Speed(&Syringe, Syringe_speed_rmp);
 8002896:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002898:	461a      	mov	r2, r3
 800289a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800289e:	4611      	mov	r1, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fe fc9b 	bl	80011dc <Set_Speed>
	  }

	  //
	  // Read measurement from sensor
	  //
	  osMutexAcquire(MutexI2C4Handle, osWaitForever);
 80028a6:	4b7d      	ldr	r3, [pc, #500]	; (8002a9c <StartSyringeControlTask+0x31c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f04f 31ff 	mov.w	r1, #4294967295
 80028ae:	4618      	mov	r0, r3
 80028b0:	f008 fdba 	bl	800b428 <osMutexAcquire>
	  _Syringe_info.MEASURE_Syringe = readRangeSingleMillimeters_VL6180X(&Syringe_sensor); // Measurement
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fb7b 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 80028be:	4603      	mov	r3, r0
 80028c0:	823b      	strh	r3, [r7, #16]
	  osMutexRelease(MutexI2C4Handle);
 80028c2:	4b76      	ldr	r3, [pc, #472]	; (8002a9c <StartSyringeControlTask+0x31c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f008 fe0c 	bl	800b4e4 <osMutexRelease>

	  //
	  // Send data to queue
	  //
	  if (osOK == osSemaphoreAcquire(SyringeInfoCommunicationSemaphoreHandle, 0)){ // Send to communication
 80028cc:	4b7b      	ldr	r3, [pc, #492]	; (8002abc <StartSyringeControlTask+0x33c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2100      	movs	r1, #0
 80028d2:	4618      	mov	r0, r3
 80028d4:	f008 fef2 	bl	800b6bc <osSemaphoreAcquire>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d108      	bne.n	80028f0 <StartSyringeControlTask+0x170>
		  osMessageQueuePut(QueueSyringeInfoCommunicationHandle, &_Syringe_info, 0, osWaitForever);
 80028de:	4b78      	ldr	r3, [pc, #480]	; (8002ac0 <StartSyringeControlTask+0x340>)
 80028e0:	6818      	ldr	r0, [r3, #0]
 80028e2:	f107 0110 	add.w	r1, r7, #16
 80028e6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ea:	2200      	movs	r2, #0
 80028ec:	f009 f82a 	bl	800b944 <osMessageQueuePut>
	  }
	  if (osOK == osSemaphoreAcquire(SyringeInfoOLEDSemaphoreHandle, 0)) { // Send to OLED
 80028f0:	4b74      	ldr	r3, [pc, #464]	; (8002ac4 <StartSyringeControlTask+0x344>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2100      	movs	r1, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f008 fee0 	bl	800b6bc <osSemaphoreAcquire>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d108      	bne.n	8002914 <StartSyringeControlTask+0x194>
	  		osMessageQueuePut(QueueSyringeInfoOLEDHandle, &_Syringe_info, 0, osWaitForever);
 8002902:	4b71      	ldr	r3, [pc, #452]	; (8002ac8 <StartSyringeControlTask+0x348>)
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	f107 0110 	add.w	r1, r7, #16
 800290a:	f04f 33ff 	mov.w	r3, #4294967295
 800290e:	2200      	movs	r2, #0
 8002910:	f009 f818 	bl	800b944 <osMessageQueuePut>
	  }

	  //
	  // Control algorithm
	  //
	  if(_Permission == 0){ //TODO change to 1
 8002914:	7b7b      	ldrb	r3, [r7, #13]
 8002916:	2b00      	cmp	r3, #0
 8002918:	f040 80f9 	bne.w	8002b0e <StartSyringeControlTask+0x38e>
	  	  // TODO implement
//		  ////////////////////////////////////////////////////////////////////////////
		  // Algorytm oparty o uśrednienie tablicy
		  uint16_t tab[2];
		  tab[0] = readRangeSingleMillimeters_VL6180X(&Syringe_sensor);
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff fb47 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 8002926:	4603      	mov	r3, r0
 8002928:	813b      	strh	r3, [r7, #8]
		  tab[1] = readRangeSingleMillimeters_VL6180X(&Syringe_sensor);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fb40 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 8002934:	4603      	mov	r3, r0
 8002936:	817b      	strh	r3, [r7, #10]
		  uint16_t mes = (tab[0]+tab[1])/2;
 8002938:	893b      	ldrh	r3, [r7, #8]
 800293a:	461a      	mov	r2, r3
 800293c:	897b      	ldrh	r3, [r7, #10]
 800293e:	4413      	add	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	da00      	bge.n	8002946 <StartSyringeControlTask+0x1c6>
 8002944:	3301      	adds	r3, #1
 8002946:	105b      	asrs	r3, r3, #1
 8002948:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		  if(mes == _Syringe_info.Set_distance_syringe || ((mes > _Syringe_info.Set_distance_syringe*0.99) &&
 800294c:	8a7b      	ldrh	r3, [r7, #18]
 800294e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002952:	429a      	cmp	r2, r3
 8002954:	d031      	beq.n	80029ba <StartSyringeControlTask+0x23a>
 8002956:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800295a:	4618      	mov	r0, r3
 800295c:	f7fd fdaa 	bl	80004b4 <__aeabi_i2d>
 8002960:	4604      	mov	r4, r0
 8002962:	460d      	mov	r5, r1
 8002964:	8a7b      	ldrh	r3, [r7, #18]
 8002966:	4618      	mov	r0, r3
 8002968:	f7fd fda4 	bl	80004b4 <__aeabi_i2d>
 800296c:	a346      	add	r3, pc, #280	; (adr r3, 8002a88 <StartSyringeControlTask+0x308>)
 800296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002972:	f7fd fe09 	bl	8000588 <__aeabi_dmul>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4620      	mov	r0, r4
 800297c:	4629      	mov	r1, r5
 800297e:	f7fe f893 	bl	8000aa8 <__aeabi_dcmpgt>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d01f      	beq.n	80029c8 <StartSyringeControlTask+0x248>
				  (mes > _Syringe_info.Set_distance_syringe*1.01))){
 8002988:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800298c:	4618      	mov	r0, r3
 800298e:	f7fd fd91 	bl	80004b4 <__aeabi_i2d>
 8002992:	4604      	mov	r4, r0
 8002994:	460d      	mov	r5, r1
 8002996:	8a7b      	ldrh	r3, [r7, #18]
 8002998:	4618      	mov	r0, r3
 800299a:	f7fd fd8b 	bl	80004b4 <__aeabi_i2d>
 800299e:	a33c      	add	r3, pc, #240	; (adr r3, 8002a90 <StartSyringeControlTask+0x310>)
 80029a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a4:	f7fd fdf0 	bl	8000588 <__aeabi_dmul>
 80029a8:	4602      	mov	r2, r0
 80029aa:	460b      	mov	r3, r1
		  if(mes == _Syringe_info.Set_distance_syringe || ((mes > _Syringe_info.Set_distance_syringe*0.99) &&
 80029ac:	4620      	mov	r0, r4
 80029ae:	4629      	mov	r1, r5
 80029b0:	f7fe f87a 	bl	8000aa8 <__aeabi_dcmpgt>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d006      	beq.n	80029c8 <StartSyringeControlTask+0x248>
			  HAL_TIM_PWM_Stop(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 80029ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029bc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029be:	4611      	mov	r1, r2
 80029c0:	4618      	mov	r0, r3
 80029c2:	f005 fe3f 	bl	8008644 <HAL_TIM_PWM_Stop>
 80029c6:	e022      	b.n	8002a0e <StartSyringeControlTask+0x28e>
		  }
		  else if(mes > _Syringe_info.Set_distance_syringe){ //strzykawka jedzie do przodu
 80029c8:	8a7b      	ldrh	r3, [r7, #18]
 80029ca:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d90c      	bls.n	80029ec <StartSyringeControlTask+0x26c>
			  Set_Direction_A4988(&Syringe, LEFT_DIR); //TODO chceck
 80029d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029d6:	2102      	movs	r1, #2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe fb4d 	bl	8001078 <Set_Direction_A4988>
			  HAL_TIM_PWM_Start(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 80029de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029e0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029e2:	4611      	mov	r1, r2
 80029e4:	4618      	mov	r0, r3
 80029e6:	f005 fd33 	bl	8008450 <HAL_TIM_PWM_Start>
 80029ea:	e010      	b.n	8002a0e <StartSyringeControlTask+0x28e>
		  }else if(mes < _Syringe_info.Set_distance_syringe){
 80029ec:	8a7b      	ldrh	r3, [r7, #18]
 80029ee:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d20b      	bcs.n	8002a0e <StartSyringeControlTask+0x28e>
			  Set_Direction_A4988(&Syringe, RIGHT_DIR); //TODO chceck
 80029f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029fa:	2101      	movs	r1, #1
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fe fb3b 	bl	8001078 <Set_Direction_A4988>
			  HAL_TIM_PWM_Start(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 8002a02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a04:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f005 fd21 	bl	8008450 <HAL_TIM_PWM_Start>
		  }
//	  /////////////////////////////////////////////////////////////////////////////////
		  // Algorytm oparty o pomiar początkowy
		  if(_Syringe_info.MEASURE_Syringe == _Syringe_info.Set_distance_syringe || ((_Syringe_info.MEASURE_Syringe > _Syringe_info.Set_distance_syringe*0.99) &&
 8002a0e:	8a3a      	ldrh	r2, [r7, #16]
 8002a10:	8a7b      	ldrh	r3, [r7, #18]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d02f      	beq.n	8002a76 <StartSyringeControlTask+0x2f6>
 8002a16:	8a3b      	ldrh	r3, [r7, #16]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fd fd4b 	bl	80004b4 <__aeabi_i2d>
 8002a1e:	4604      	mov	r4, r0
 8002a20:	460d      	mov	r5, r1
 8002a22:	8a7b      	ldrh	r3, [r7, #18]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fd fd45 	bl	80004b4 <__aeabi_i2d>
 8002a2a:	a317      	add	r3, pc, #92	; (adr r3, 8002a88 <StartSyringeControlTask+0x308>)
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f7fd fdaa 	bl	8000588 <__aeabi_dmul>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4620      	mov	r0, r4
 8002a3a:	4629      	mov	r1, r5
 8002a3c:	f7fe f834 	bl	8000aa8 <__aeabi_dcmpgt>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d042      	beq.n	8002acc <StartSyringeControlTask+0x34c>
				  	  (_Syringe_info.MEASURE_Syringe > _Syringe_info.Set_distance_syringe*1.01))){
 8002a46:	8a3b      	ldrh	r3, [r7, #16]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fd fd33 	bl	80004b4 <__aeabi_i2d>
 8002a4e:	4604      	mov	r4, r0
 8002a50:	460d      	mov	r5, r1
 8002a52:	8a7b      	ldrh	r3, [r7, #18]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fd fd2d 	bl	80004b4 <__aeabi_i2d>
 8002a5a:	a30d      	add	r3, pc, #52	; (adr r3, 8002a90 <StartSyringeControlTask+0x310>)
 8002a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a60:	f7fd fd92 	bl	8000588 <__aeabi_dmul>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
		  if(_Syringe_info.MEASURE_Syringe == _Syringe_info.Set_distance_syringe || ((_Syringe_info.MEASURE_Syringe > _Syringe_info.Set_distance_syringe*0.99) &&
 8002a68:	4620      	mov	r0, r4
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	f7fe f81c 	bl	8000aa8 <__aeabi_dcmpgt>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d02a      	beq.n	8002acc <StartSyringeControlTask+0x34c>
			  HAL_TIM_PWM_Stop(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 8002a76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a78:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f005 fde1 	bl	8008644 <HAL_TIM_PWM_Stop>
 8002a82:	e044      	b.n	8002b0e <StartSyringeControlTask+0x38e>
 8002a84:	f3af 8000 	nop.w
 8002a88:	7ae147ae 	.word	0x7ae147ae
 8002a8c:	3fefae14 	.word	0x3fefae14
 8002a90:	c28f5c29 	.word	0xc28f5c29
 8002a94:	3ff028f5 	.word	0x3ff028f5
 8002a98:	0800f7c8 	.word	0x0800f7c8
 8002a9c:	20000510 	.word	0x20000510
 8002aa0:	20000578 	.word	0x20000578
 8002aa4:	200004f0 	.word	0x200004f0
 8002aa8:	10624dd3 	.word	0x10624dd3
 8002aac:	200004f8 	.word	0x200004f8
 8002ab0:	200004d4 	.word	0x200004d4
 8002ab4:	200004d8 	.word	0x200004d8
 8002ab8:	200004e4 	.word	0x200004e4
 8002abc:	20000520 	.word	0x20000520
 8002ac0:	200004c0 	.word	0x200004c0
 8002ac4:	20000514 	.word	0x20000514
 8002ac8:	200004bc 	.word	0x200004bc
		  }
		  else if(_Syringe_info.MEASURE_Syringe > _Syringe_info.Set_distance_syringe){ //strzykawka jedzie do przodu
 8002acc:	8a3a      	ldrh	r2, [r7, #16]
 8002ace:	8a7b      	ldrh	r3, [r7, #18]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d90c      	bls.n	8002aee <StartSyringeControlTask+0x36e>
			  Set_Direction_A4988(&Syringe, LEFT_DIR); //TODO chceck
 8002ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ad8:	2102      	movs	r1, #2
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7fe facc 	bl	8001078 <Set_Direction_A4988>
			  HAL_TIM_PWM_Start(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 8002ae0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ae2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f005 fcb2 	bl	8008450 <HAL_TIM_PWM_Start>
 8002aec:	e00f      	b.n	8002b0e <StartSyringeControlTask+0x38e>
		  }else if(_Syringe_info.MEASURE_Syringe < _Syringe_info.Set_distance_syringe){
 8002aee:	8a3a      	ldrh	r2, [r7, #16]
 8002af0:	8a7b      	ldrh	r3, [r7, #18]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d20b      	bcs.n	8002b0e <StartSyringeControlTask+0x38e>
			  Set_Direction_A4988(&Syringe, RIGHT_DIR); //TODO chceck
 8002af6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002afa:	2101      	movs	r1, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fe fabb 	bl	8001078 <Set_Direction_A4988>
			  HAL_TIM_PWM_Start(Syringe.TIM_STEP, Syringe.TIM_STEP_CHANNEL);
 8002b02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b04:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002b06:	4611      	mov	r1, r2
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f005 fca1 	bl	8008450 <HAL_TIM_PWM_Start>
	  }

	  //
	  // Time interval
	  //
	  osDelay((200 * osKernelGetTickFreq()) / 1000);
 8002b0e:	f008 f9f9 	bl	800af04 <osKernelGetTickFreq>
 8002b12:	4603      	mov	r3, r0
 8002b14:	22c8      	movs	r2, #200	; 0xc8
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <StartSyringeControlTask+0x3ac>)
 8002b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b20:	099b      	lsrs	r3, r3, #6
 8002b22:	4618      	mov	r0, r3
 8002b24:	f008 fa9e 	bl	800b064 <osDelay>
	  if(osOK == osMessageQueueGet(QueueSyringeSetPointCommunicationHandle, &syringe_setpoint_change, NULL, 0)){
 8002b28:	e695      	b.n	8002856 <StartSyringeControlTask+0xd6>
 8002b2a:	bf00      	nop
 8002b2c:	10624dd3 	.word	0x10624dd3

08002b30 <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b08e      	sub	sp, #56	; 0x38
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	6078      	str	r0, [r7, #4]
	// Info data initialization
	//
	char Message_OLED[32]; // Message buffer
	Syringe_info _Syringe_info;
	Needle_info _Needle_info;
	_Needle_info.Set_distance_needle = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	817b      	strh	r3, [r7, #10]
	_Needle_info.MEASURE_Needle = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	813b      	strh	r3, [r7, #8]
	_Syringe_info.Set_distance_syringe = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	81fb      	strh	r3, [r7, #14]
	_Syringe_info.MEASURE_Syringe = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	81bb      	strh	r3, [r7, #12]

	//
	// Screen initialization
	//
	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002b48:	4b63      	ldr	r3, [pc, #396]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b50:	4618      	mov	r0, r3
 8002b52:	f008 fc69 	bl	800b428 <osMutexAcquire>
	SSD1306_Init(&hi2c4);
 8002b56:	4861      	ldr	r0, [pc, #388]	; (8002cdc <StartOLEDTask+0x1ac>)
 8002b58:	f7fe ff66 	bl	8001a28 <SSD1306_Init>
	osMutexRelease(MutexI2C4Handle);
 8002b5c:	4b5e      	ldr	r3, [pc, #376]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f008 fcbf 	bl	800b4e4 <osMutexRelease>

	GFX_SetFont(font_8x5);
 8002b66:	485e      	ldr	r0, [pc, #376]	; (8002ce0 <StartOLEDTask+0x1b0>)
 8002b68:	f7fe fbfe 	bl	8001368 <GFX_SetFont>
	GFX_SetFontSize(1);
 8002b6c:	2001      	movs	r0, #1
 8002b6e:	f7fe fc0b 	bl	8001388 <GFX_SetFontSize>

	SSD1306_Clear(BLACK);
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7fe ff1c 	bl	80019b0 <SSD1306_Clear>

	osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002b78:	4b57      	ldr	r3, [pc, #348]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	4618      	mov	r0, r3
 8002b82:	f008 fc51 	bl	800b428 <osMutexAcquire>
	SSD1306_Display();
 8002b86:	f7fe ff31 	bl	80019ec <SSD1306_Display>
	osMutexRelease(MutexI2C4Handle);
 8002b8a:	4b53      	ldr	r3, [pc, #332]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f008 fca8 	bl	800b4e4 <osMutexRelease>
  {
	  //
	  // Get data from queues
	  //
	  // Get data from Syringe info queue
	  osMessageQueueGet(QueueSyringeInfoOLEDHandle, &_Syringe_info, NULL, 0);
 8002b94:	4b53      	ldr	r3, [pc, #332]	; (8002ce4 <StartOLEDTask+0x1b4>)
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	f107 010c 	add.w	r1, r7, #12
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f008 ff44 	bl	800ba2c <osMessageQueueGet>
	  // Get data from Needle info queue
	  osMessageQueueGet(QueueNeedleInfoOLEDHandle, &_Needle_info, NULL, 0);
 8002ba4:	4b50      	ldr	r3, [pc, #320]	; (8002ce8 <StartOLEDTask+0x1b8>)
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	f107 0108 	add.w	r1, r7, #8
 8002bac:	2300      	movs	r3, #0
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f008 ff3c 	bl	800ba2c <osMessageQueueGet>

	  //
	  // Make message
	  //
	  SSD1306_Clear(BLACK);
 8002bb4:	2000      	movs	r0, #0
 8002bb6:	f7fe fefb 	bl	80019b0 <SSD1306_Clear>
	  sprintf(Message_OLED, "Needle position");
 8002bba:	f107 0310 	add.w	r3, r7, #16
 8002bbe:	494b      	ldr	r1, [pc, #300]	; (8002cec <StartOLEDTask+0x1bc>)
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f002 fc39 	bl	8005438 <sprintf_>
	  GFX_DrawString(20, 0, Message_OLED, WHITE, 0);
 8002bc6:	f107 0210 	add.w	r2, r7, #16
 8002bca:	2300      	movs	r3, #0
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	2301      	movs	r3, #1
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	2014      	movs	r0, #20
 8002bd4:	f7fe fca6 	bl	8001524 <GFX_DrawString>
	  GFX_DrawLine(0, 9, 128, 9, WHITE);
 8002bd8:	2301      	movs	r3, #1
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	2309      	movs	r3, #9
 8002bde:	2280      	movs	r2, #128	; 0x80
 8002be0:	2109      	movs	r1, #9
 8002be2:	2000      	movs	r0, #0
 8002be4:	f7fe fdb7 	bl	8001756 <GFX_DrawLine>
	  sprintf(Message_OLED, "Set: %d mm", _Needle_info.Set_distance_needle); //Set_distance_needle
 8002be8:	897b      	ldrh	r3, [r7, #10]
 8002bea:	461a      	mov	r2, r3
 8002bec:	f107 0310 	add.w	r3, r7, #16
 8002bf0:	493f      	ldr	r1, [pc, #252]	; (8002cf0 <StartOLEDTask+0x1c0>)
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f002 fc20 	bl	8005438 <sprintf_>
	  GFX_DrawString(0, 12, Message_OLED, WHITE, 0);
 8002bf8:	f107 0210 	add.w	r2, r7, #16
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2301      	movs	r3, #1
 8002c02:	210c      	movs	r1, #12
 8002c04:	2000      	movs	r0, #0
 8002c06:	f7fe fc8d 	bl	8001524 <GFX_DrawString>
	  sprintf(Message_OLED, "Measure: %d mm", _Needle_info.MEASURE_Needle); //MEASURE_Needle
 8002c0a:	893b      	ldrh	r3, [r7, #8]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	4938      	ldr	r1, [pc, #224]	; (8002cf4 <StartOLEDTask+0x1c4>)
 8002c14:	4618      	mov	r0, r3
 8002c16:	f002 fc0f 	bl	8005438 <sprintf_>
	  GFX_DrawString(0, 22, Message_OLED, WHITE, 0);
 8002c1a:	f107 0210 	add.w	r2, r7, #16
 8002c1e:	2300      	movs	r3, #0
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	2301      	movs	r3, #1
 8002c24:	2116      	movs	r1, #22
 8002c26:	2000      	movs	r0, #0
 8002c28:	f7fe fc7c 	bl	8001524 <GFX_DrawString>
	  sprintf(Message_OLED, "Syringe position");
 8002c2c:	f107 0310 	add.w	r3, r7, #16
 8002c30:	4931      	ldr	r1, [pc, #196]	; (8002cf8 <StartOLEDTask+0x1c8>)
 8002c32:	4618      	mov	r0, r3
 8002c34:	f002 fc00 	bl	8005438 <sprintf_>
	  GFX_DrawString(15, 32, Message_OLED, WHITE, 0);
 8002c38:	f107 0210 	add.w	r2, r7, #16
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	2301      	movs	r3, #1
 8002c42:	2120      	movs	r1, #32
 8002c44:	200f      	movs	r0, #15
 8002c46:	f7fe fc6d 	bl	8001524 <GFX_DrawString>
	  GFX_DrawLine(0, 41, 128, 41, WHITE);
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	2329      	movs	r3, #41	; 0x29
 8002c50:	2280      	movs	r2, #128	; 0x80
 8002c52:	2129      	movs	r1, #41	; 0x29
 8002c54:	2000      	movs	r0, #0
 8002c56:	f7fe fd7e 	bl	8001756 <GFX_DrawLine>
	  sprintf(Message_OLED, "Set: %d mm", _Syringe_info.Set_distance_syringe); //Set_distance_syringe
 8002c5a:	89fb      	ldrh	r3, [r7, #14]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	f107 0310 	add.w	r3, r7, #16
 8002c62:	4923      	ldr	r1, [pc, #140]	; (8002cf0 <StartOLEDTask+0x1c0>)
 8002c64:	4618      	mov	r0, r3
 8002c66:	f002 fbe7 	bl	8005438 <sprintf_>
	  GFX_DrawString(0, 44, Message_OLED, WHITE, 0);
 8002c6a:	f107 0210 	add.w	r2, r7, #16
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	2301      	movs	r3, #1
 8002c74:	212c      	movs	r1, #44	; 0x2c
 8002c76:	2000      	movs	r0, #0
 8002c78:	f7fe fc54 	bl	8001524 <GFX_DrawString>
	  sprintf(Message_OLED, "Measure: %d mm", _Syringe_info.MEASURE_Syringe); //MEASURE_Syringe
 8002c7c:	89bb      	ldrh	r3, [r7, #12]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f107 0310 	add.w	r3, r7, #16
 8002c84:	491b      	ldr	r1, [pc, #108]	; (8002cf4 <StartOLEDTask+0x1c4>)
 8002c86:	4618      	mov	r0, r3
 8002c88:	f002 fbd6 	bl	8005438 <sprintf_>
	  GFX_DrawString(0, 54, Message_OLED, WHITE, 0);
 8002c8c:	f107 0210 	add.w	r2, r7, #16
 8002c90:	2300      	movs	r3, #0
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2301      	movs	r3, #1
 8002c96:	2136      	movs	r1, #54	; 0x36
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f7fe fc43 	bl	8001524 <GFX_DrawString>

	  //
	  // Display
	  //
	  osMutexAcquire(MutexI2C4Handle, osWaitForever);
 8002c9e:	4b0e      	ldr	r3, [pc, #56]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f04f 31ff 	mov.w	r1, #4294967295
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f008 fbbe 	bl	800b428 <osMutexAcquire>
	  SSD1306_Display();
 8002cac:	f7fe fe9e 	bl	80019ec <SSD1306_Display>
	  osMutexRelease(MutexI2C4Handle);
 8002cb0:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <StartOLEDTask+0x1a8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f008 fc15 	bl	800b4e4 <osMutexRelease>

	  //
	  // Time interval
	  //
	  osDelay((450 * osKernelGetTickFreq()) / 1000);
 8002cba:	f008 f923 	bl	800af04 <osKernelGetTickFreq>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8002cc4:	fb02 f303 	mul.w	r3, r2, r3
 8002cc8:	4a0c      	ldr	r2, [pc, #48]	; (8002cfc <StartOLEDTask+0x1cc>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	099b      	lsrs	r3, r3, #6
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f008 f9c7 	bl	800b064 <osDelay>
	  osMessageQueueGet(QueueSyringeInfoOLEDHandle, &_Syringe_info, NULL, 0);
 8002cd6:	e75d      	b.n	8002b94 <StartOLEDTask+0x64>
 8002cd8:	20000510 	.word	0x20000510
 8002cdc:	20000578 	.word	0x20000578
 8002ce0:	0800f934 	.word	0x0800f934
 8002ce4:	200004bc 	.word	0x200004bc
 8002ce8:	200004c4 	.word	0x200004c4
 8002cec:	0800f820 	.word	0x0800f820
 8002cf0:	0800f830 	.word	0x0800f830
 8002cf4:	0800f83c 	.word	0x0800f83c
 8002cf8:	0800f84c 	.word	0x0800f84c
 8002cfc:	10624dd3 	.word	0x10624dd3

08002d00 <StartNeedleControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNeedleControlTask */
void StartNeedleControlTask(void *argument)
{
 8002d00:	b590      	push	{r4, r7, lr}
 8002d02:	b09f      	sub	sp, #124	; 0x7c
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNeedleControlTask */
	//
	// Motor controllers
	//
	A4988_Drive Needle = {	.NAME = "NEEDLE",
 8002d08:	4a6b      	ldr	r2, [pc, #428]	; (8002eb8 <StartNeedleControlTask+0x1b8>)
 8002d0a:	f107 0320 	add.w	r3, r7, #32
 8002d0e:	4611      	mov	r1, r2
 8002d10:	2258      	movs	r2, #88	; 0x58
 8002d12:	4618      	mov	r0, r3
 8002d14:	f00c fa52 	bl	800f1bc <memcpy>
	// Queue info
	//
	Needle_info _Needle_info;
	uint16_t needle_setpoint_change;
	uint8_t _Permission;
	_Needle_info.MEASURE_Needle = 10;
 8002d18:	230a      	movs	r3, #10
 8002d1a:	81bb      	strh	r3, [r7, #12]
	_Needle_info.Set_distance_needle = 20;
 8002d1c:	2314      	movs	r3, #20
 8002d1e:	81fb      	strh	r3, [r7, #14]
	_Permission = 0;
 8002d20:	2300      	movs	r3, #0
 8002d22:	727b      	strb	r3, [r7, #9]
	//
	// Initialization
	//
	Init_A4988(&Needle); // Drive initialization
 8002d24:	f107 0320 	add.w	r3, r7, #32
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fe fafb 	bl	8001324 <Init_A4988>
	Set_Speed(&Needle, 100);
 8002d2e:	f107 0320 	add.w	r3, r7, #32
 8002d32:	2164      	movs	r1, #100	; 0x64
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fa51 	bl	80011dc <Set_Speed>
	HAL_TIM_Base_Stop_IT(Needle.TIM_COUNTER_SLAVE);
 8002d3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f005 faf7 	bl	8008330 <HAL_TIM_Base_Stop_IT>

	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002d42:	4b5e      	ldr	r3, [pc, #376]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f008 fb6c 	bl	800b428 <osMutexAcquire>
	VL6180X_Init(&Needle_sensor, &hi2c2); // Sensor initialization
 8002d50:	f107 0310 	add.w	r3, r7, #16
 8002d54:	495a      	ldr	r1, [pc, #360]	; (8002ec0 <StartNeedleControlTask+0x1c0>)
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fe ff5b 	bl	8001c12 <VL6180X_Init>
	configureDefault_VL6180X(&Needle_sensor); // Sensor initialization
 8002d5c:	f107 0310 	add.w	r3, r7, #16
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff f8e7 	bl	8001f34 <configureDefault_VL6180X>
	osMutexRelease(MutexI2C2Handle);
 8002d66:	4b55      	ldr	r3, [pc, #340]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f008 fbba 	bl	800b4e4 <osMutexRelease>

	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002d70:	4b52      	ldr	r3, [pc, #328]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f04f 31ff 	mov.w	r1, #4294967295
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f008 fb55 	bl	800b428 <osMutexAcquire>
	_Needle_info.MEASURE_Needle = readRangeSingleMillimeters_VL6180X(&Needle_sensor); // Initial measurement
 8002d7e:	f107 0310 	add.w	r3, r7, #16
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff f916 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	81bb      	strh	r3, [r7, #12]
	_Needle_info.Set_distance_needle = _Needle_info.MEASURE_Needle;
 8002d8c:	89bb      	ldrh	r3, [r7, #12]
 8002d8e:	81fb      	strh	r3, [r7, #14]
	osMutexRelease(MutexI2C2Handle);
 8002d90:	4b4a      	ldr	r3, [pc, #296]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f008 fba5 	bl	800b4e4 <osMutexRelease>

	//
	// Timers
	//
	osTimerStart(NeedleInfoTimerOLEDHandle, (550 * osKernelGetTickFreq()) / 1000 ); // OLED Timer
 8002d9a:	4b4a      	ldr	r3, [pc, #296]	; (8002ec4 <StartNeedleControlTask+0x1c4>)
 8002d9c:	681c      	ldr	r4, [r3, #0]
 8002d9e:	f008 f8b1 	bl	800af04 <osKernelGetTickFreq>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f240 2226 	movw	r2, #550	; 0x226
 8002da8:	fb02 f303 	mul.w	r3, r2, r3
 8002dac:	4a46      	ldr	r2, [pc, #280]	; (8002ec8 <StartNeedleControlTask+0x1c8>)
 8002dae:	fba2 2303 	umull	r2, r3, r2, r3
 8002db2:	099b      	lsrs	r3, r3, #6
 8002db4:	4619      	mov	r1, r3
 8002db6:	4620      	mov	r0, r4
 8002db8:	f008 fa5c 	bl	800b274 <osTimerStart>
	osTimerStart(NeedleInfoTimerCommunicationHandle, (550 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 8002dbc:	4b43      	ldr	r3, [pc, #268]	; (8002ecc <StartNeedleControlTask+0x1cc>)
 8002dbe:	681c      	ldr	r4, [r3, #0]
 8002dc0:	f008 f8a0 	bl	800af04 <osKernelGetTickFreq>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f240 2226 	movw	r2, #550	; 0x226
 8002dca:	fb02 f303 	mul.w	r3, r2, r3
 8002dce:	4a3e      	ldr	r2, [pc, #248]	; (8002ec8 <StartNeedleControlTask+0x1c8>)
 8002dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd4:	099b      	lsrs	r3, r3, #6
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	4620      	mov	r0, r4
 8002dda:	f008 fa4b 	bl	800b274 <osTimerStart>
  {
	  //
	  // Get Data
	  //
	  // Get set point
	  if(osOK == osMessageQueueGet(QueueNeedleSetPointCommunicationHandle, &needle_setpoint_change, NULL, 0)){
 8002dde:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <StartNeedleControlTask+0x1d0>)
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	f107 010a 	add.w	r1, r7, #10
 8002de6:	2300      	movs	r3, #0
 8002de8:	2200      	movs	r2, #0
 8002dea:	f008 fe1f 	bl	800ba2c <osMessageQueueGet>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <StartNeedleControlTask+0xf8>
		  _Needle_info.Set_distance_needle = needle_setpoint_change;
 8002df4:	897b      	ldrh	r3, [r7, #10]
 8002df6:	81fb      	strh	r3, [r7, #14]
	  }
	  // Get permission
	  osMessageQueueGet(QueueNeedlePermissionHandle, &_Permission, NULL, 0);
 8002df8:	4b36      	ldr	r3, [pc, #216]	; (8002ed4 <StartNeedleControlTask+0x1d4>)
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	f107 0109 	add.w	r1, r7, #9
 8002e00:	2300      	movs	r3, #0
 8002e02:	2200      	movs	r2, #0
 8002e04:	f008 fe12 	bl	800ba2c <osMessageQueueGet>
	  // Get Speed in rpm
	  if(osOK == osMessageQueueGet(QueueNeedleSpeedRPMHandle, &Needle_speed_rmp, NULL, 0)){
 8002e08:	4b33      	ldr	r3, [pc, #204]	; (8002ed8 <StartNeedleControlTask+0x1d8>)
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	f107 011e 	add.w	r1, r7, #30
 8002e10:	2300      	movs	r3, #0
 8002e12:	2200      	movs	r2, #0
 8002e14:	f008 fe0a 	bl	800ba2c <osMessageQueueGet>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d107      	bne.n	8002e2e <StartNeedleControlTask+0x12e>
		  Set_Speed(&Needle, Needle_speed_rmp);
 8002e1e:	8bfb      	ldrh	r3, [r7, #30]
 8002e20:	461a      	mov	r2, r3
 8002e22:	f107 0320 	add.w	r3, r7, #32
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f9d7 	bl	80011dc <Set_Speed>
	  }

	  //
	  // Read measurement from sensor
	  //
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002e2e:	4b23      	ldr	r3, [pc, #140]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f04f 31ff 	mov.w	r1, #4294967295
 8002e36:	4618      	mov	r0, r3
 8002e38:	f008 faf6 	bl	800b428 <osMutexAcquire>
	  _Needle_info.MEASURE_Needle = readRangeSingleMillimeters_VL6180X(&Needle_sensor); // Measurement
 8002e3c:	f107 0310 	add.w	r3, r7, #16
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff f8b7 	bl	8001fb4 <readRangeSingleMillimeters_VL6180X>
 8002e46:	4603      	mov	r3, r0
 8002e48:	81bb      	strh	r3, [r7, #12]
	  osMutexRelease(MutexI2C2Handle);
 8002e4a:	4b1c      	ldr	r3, [pc, #112]	; (8002ebc <StartNeedleControlTask+0x1bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f008 fb48 	bl	800b4e4 <osMutexRelease>

	  //
	  // Send data to queue
	  //
	  if (osOK == osSemaphoreAcquire(NeedleInfoCommunicationSemaphoreHandle, 0)){ // Send to communication
 8002e54:	4b21      	ldr	r3, [pc, #132]	; (8002edc <StartNeedleControlTask+0x1dc>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f008 fc2e 	bl	800b6bc <osSemaphoreAcquire>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d108      	bne.n	8002e78 <StartNeedleControlTask+0x178>
		  osMessageQueuePut(QueueNeedleInfoCommunicationHandle, &_Needle_info, 0, osWaitForever);
 8002e66:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <StartNeedleControlTask+0x1e0>)
 8002e68:	6818      	ldr	r0, [r3, #0]
 8002e6a:	f107 010c 	add.w	r1, r7, #12
 8002e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e72:	2200      	movs	r2, #0
 8002e74:	f008 fd66 	bl	800b944 <osMessageQueuePut>
	  }
	  if (osOK == osSemaphoreAcquire(NeedleInfoOLEDSemaphoreHandle, 0)) { // Send to OLED
 8002e78:	4b1a      	ldr	r3, [pc, #104]	; (8002ee4 <StartNeedleControlTask+0x1e4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f008 fc1c 	bl	800b6bc <osSemaphoreAcquire>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d108      	bne.n	8002e9c <StartNeedleControlTask+0x19c>
		  osMessageQueuePut(QueueNeedleInfoOLEDHandle, &_Needle_info, 0, osWaitForever);
 8002e8a:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <StartNeedleControlTask+0x1e8>)
 8002e8c:	6818      	ldr	r0, [r3, #0]
 8002e8e:	f107 010c 	add.w	r1, r7, #12
 8002e92:	f04f 33ff 	mov.w	r3, #4294967295
 8002e96:	2200      	movs	r2, #0
 8002e98:	f008 fd54 	bl	800b944 <osMessageQueuePut>
	  	  // TODO implement
	  }
	  //
	  // Time interval
	  //
	  osDelay((200 * osKernelGetTickFreq()) / 1000);
 8002e9c:	f008 f832 	bl	800af04 <osKernelGetTickFreq>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	22c8      	movs	r2, #200	; 0xc8
 8002ea4:	fb02 f303 	mul.w	r3, r2, r3
 8002ea8:	4a07      	ldr	r2, [pc, #28]	; (8002ec8 <StartNeedleControlTask+0x1c8>)
 8002eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002eae:	099b      	lsrs	r3, r3, #6
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f008 f8d7 	bl	800b064 <osDelay>
	  if(osOK == osMessageQueueGet(QueueNeedleSetPointCommunicationHandle, &needle_setpoint_change, NULL, 0)){
 8002eb6:	e792      	b.n	8002dde <StartNeedleControlTask+0xde>
 8002eb8:	0800f860 	.word	0x0800f860
 8002ebc:	2000050c 	.word	0x2000050c
 8002ec0:	2000052c 	.word	0x2000052c
 8002ec4:	200004f4 	.word	0x200004f4
 8002ec8:	10624dd3 	.word	0x10624dd3
 8002ecc:	200004fc 	.word	0x200004fc
 8002ed0:	200004d0 	.word	0x200004d0
 8002ed4:	200004dc 	.word	0x200004dc
 8002ed8:	200004e8 	.word	0x200004e8
 8002edc:	20000524 	.word	0x20000524
 8002ee0:	200004c8 	.word	0x200004c8
 8002ee4:	20000518 	.word	0x20000518
 8002ee8:	200004c4 	.word	0x200004c4

08002eec <StartCommunicationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommunicationTask */
void StartCommunicationTask(void *argument)
{
 8002eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef0:	b08e      	sub	sp, #56	; 0x38
 8002ef2:	af06      	add	r7, sp, #24
 8002ef4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommunicationTask */
	//
	// Time interval
	//
	uint32_t DelayTick = osKernelGetTickCount();
 8002ef6:	f007 ffdd 	bl	800aeb4 <osKernelGetTickCount>
 8002efa:	61f8      	str	r0, [r7, #28]

	//
	//Receive data
	//
	HAL_UART_Receive_IT(&huart3, Buffor_Rx_USART, 4);
 8002efc:	2204      	movs	r2, #4
 8002efe:	4942      	ldr	r1, [pc, #264]	; (8003008 <StartCommunicationTask+0x11c>)
 8002f00:	4842      	ldr	r0, [pc, #264]	; (800300c <StartCommunicationTask+0x120>)
 8002f02:	f006 fd66 	bl	80099d2 <HAL_UART_Receive_IT>
	Syringe_info _Syringe_info;
	Needle_info _Needle_info;
	Temperature_info _Temperature_info;
	uint8_t _Permission;
	uint8_t _Motor_status;
	_Needle_info.Set_distance_needle = 0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	82fb      	strh	r3, [r7, #22]
	_Needle_info.MEASURE_Needle = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	82bb      	strh	r3, [r7, #20]
	_Syringe_info.Set_distance_syringe = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	837b      	strh	r3, [r7, #26]
	_Syringe_info.MEASURE_Syringe = 0;
 8002f12:	2300      	movs	r3, #0
 8002f14:	833b      	strh	r3, [r7, #24]
	_Temperature_info.Fan_info = 0;
 8002f16:	2300      	movs	r3, #0
 8002f18:	743b      	strb	r3, [r7, #16]
	_Temperature_info.Temperature = 0;
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	60fb      	str	r3, [r7, #12]
	_Permission = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	72fb      	strb	r3, [r7, #11]
	_Motor_status = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	72bb      	strb	r3, [r7, #10]
  {
	  //
	  // Get data
	  //
	  // Get data from Syringe info queue
	  osMessageQueueGet(QueueSyringeInfoCommunicationHandle, &_Syringe_info, NULL, 0);
 8002f28:	4b39      	ldr	r3, [pc, #228]	; (8003010 <StartCommunicationTask+0x124>)
 8002f2a:	6818      	ldr	r0, [r3, #0]
 8002f2c:	f107 0118 	add.w	r1, r7, #24
 8002f30:	2300      	movs	r3, #0
 8002f32:	2200      	movs	r2, #0
 8002f34:	f008 fd7a 	bl	800ba2c <osMessageQueueGet>
	  // Get data from Needle info queue
	  osMessageQueueGet(QueueNeedleInfoCommunicationHandle, &_Needle_info, NULL, 0);
 8002f38:	4b36      	ldr	r3, [pc, #216]	; (8003014 <StartCommunicationTask+0x128>)
 8002f3a:	6818      	ldr	r0, [r3, #0]
 8002f3c:	f107 0114 	add.w	r1, r7, #20
 8002f40:	2300      	movs	r3, #0
 8002f42:	2200      	movs	r2, #0
 8002f44:	f008 fd72 	bl	800ba2c <osMessageQueueGet>
	  // Get data from Temperature info queue
	  osMessageQueueGet(QueueTemperatureCommunicationHandle, &_Temperature_info, NULL, 0);
 8002f48:	4b33      	ldr	r3, [pc, #204]	; (8003018 <StartCommunicationTask+0x12c>)
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	f107 010c 	add.w	r1, r7, #12
 8002f50:	2300      	movs	r3, #0
 8002f52:	2200      	movs	r2, #0
 8002f54:	f008 fd6a 	bl	800ba2c <osMessageQueueGet>
	  // Get permission
	  osMessageQueueGet(QueueCommunicationPermissionHandle, &_Permission, NULL, 0);
 8002f58:	4b30      	ldr	r3, [pc, #192]	; (800301c <StartCommunicationTask+0x130>)
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	f107 010b 	add.w	r1, r7, #11
 8002f60:	2300      	movs	r3, #0
 8002f62:	2200      	movs	r2, #0
 8002f64:	f008 fd62 	bl	800ba2c <osMessageQueueGet>
	  // Get status on Motors
	  osMessageQueueGet(QueueMotorStatusHandle, &_Motor_status, NULL, 0);
 8002f68:	4b2d      	ldr	r3, [pc, #180]	; (8003020 <StartCommunicationTask+0x134>)
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	f107 010a 	add.w	r1, r7, #10
 8002f70:	2300      	movs	r3, #0
 8002f72:	2200      	movs	r2, #0
 8002f74:	f008 fd5a 	bl	800ba2c <osMessageQueueGet>

	  //
	  // Send message
	  //
	  if(_Permission == 1){
 8002f78:	7afb      	ldrb	r3, [r7, #11]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d13b      	bne.n	8002ff6 <StartCommunicationTask+0x10a>
		  if(_Motor_status == 0){
 8002f7e:	7abb      	ldrb	r3, [r7, #10]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d11c      	bne.n	8002fbe <StartCommunicationTask+0xd2>
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002f84:	8abb      	ldrh	r3, [r7, #20]
 8002f86:	461d      	mov	r5, r3
					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002f88:	8b3b      	ldrh	r3, [r7, #24]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002f8a:	461e      	mov	r6, r3
					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002f8c:	8afb      	ldrh	r3, [r7, #22]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002f8e:	4698      	mov	r8, r3
					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002f90:	8b7b      	ldrh	r3, [r7, #26]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002f92:	461c      	mov	r4, r3
					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002f94:	68fb      	ldr	r3, [r7, #12]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fd fa9e 	bl	80004d8 <__aeabi_f2d>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
					  _Temperature_info.Fan_info,1);
 8002fa0:	7c39      	ldrb	r1, [r7, #16]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fa2:	4608      	mov	r0, r1
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	9105      	str	r1, [sp, #20]
 8002fa8:	9004      	str	r0, [sp, #16]
 8002faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002fae:	9400      	str	r4, [sp, #0]
 8002fb0:	4643      	mov	r3, r8
 8002fb2:	4632      	mov	r2, r6
 8002fb4:	4629      	mov	r1, r5
 8002fb6:	481b      	ldr	r0, [pc, #108]	; (8003024 <StartCommunicationTask+0x138>)
 8002fb8:	f002 fa22 	bl	8005400 <printf_>
 8002fbc:	e01b      	b.n	8002ff6 <StartCommunicationTask+0x10a>
		  }else{
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fbe:	8abb      	ldrh	r3, [r7, #20]
 8002fc0:	461d      	mov	r5, r3
			  					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002fc2:	8b3b      	ldrh	r3, [r7, #24]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fc4:	461e      	mov	r6, r3
			  					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002fc6:	8afb      	ldrh	r3, [r7, #22]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fc8:	4698      	mov	r8, r3
			  					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002fca:	8b7b      	ldrh	r3, [r7, #26]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fcc:	461c      	mov	r4, r3
			  					  _Syringe_info.MEASURE_Syringe,_Needle_info.Set_distance_needle,_Syringe_info.Set_distance_syringe,_Temperature_info.Temperature,
 8002fce:	68fb      	ldr	r3, [r7, #12]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd fa81 	bl	80004d8 <__aeabi_f2d>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
			  					  _Temperature_info.Fan_info,0);
 8002fda:	7c39      	ldrb	r1, [r7, #16]
			  printf("{\"NP\":%d,\"SP\":%d,\"NS\":%d,\"SS\":%d,\"TM\":%.1f,\"FN\":%d,\"ST\":%d}\r\n",_Needle_info.MEASURE_Needle,
 8002fdc:	4608      	mov	r0, r1
 8002fde:	2100      	movs	r1, #0
 8002fe0:	9105      	str	r1, [sp, #20]
 8002fe2:	9004      	str	r0, [sp, #16]
 8002fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002fe8:	9400      	str	r4, [sp, #0]
 8002fea:	4643      	mov	r3, r8
 8002fec:	4632      	mov	r2, r6
 8002fee:	4629      	mov	r1, r5
 8002ff0:	480c      	ldr	r0, [pc, #48]	; (8003024 <StartCommunicationTask+0x138>)
 8002ff2:	f002 fa05 	bl	8005400 <printf_>
	  }

	  //
	  // Time interval
	  //
	  DelayTick += 500;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002ffc:	61fb      	str	r3, [r7, #28]
	  osDelayUntil(DelayTick);
 8002ffe:	69f8      	ldr	r0, [r7, #28]
 8003000:	f008 f85e 	bl	800b0c0 <osDelayUntil>
	  osMessageQueueGet(QueueSyringeInfoCommunicationHandle, &_Syringe_info, NULL, 0);
 8003004:	e790      	b.n	8002f28 <StartCommunicationTask+0x3c>
 8003006:	bf00      	nop
 8003008:	2000049c 	.word	0x2000049c
 800300c:	20000740 	.word	0x20000740
 8003010:	200004c0 	.word	0x200004c0
 8003014:	200004c8 	.word	0x200004c8
 8003018:	200004cc 	.word	0x200004cc
 800301c:	200004e0 	.word	0x200004e0
 8003020:	200004ec 	.word	0x200004ec
 8003024:	0800f8b8 	.word	0x0800f8b8

08003028 <StartTemperatureTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTemperatureTask */
void StartTemperatureTask(void *argument)
{
 8003028:	b590      	push	{r4, r7, lr}
 800302a:	b08f      	sub	sp, #60	; 0x3c
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTemperatureTask */
	//
	// Info data initialization
	//
	Temperature_info _Temperature_info;
	_Temperature_info.Fan_info = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	_Temperature_info.Temperature = 10;
 8003036:	4b4d      	ldr	r3, [pc, #308]	; (800316c <StartTemperatureTask+0x144>)
 8003038:	633b      	str	r3, [r7, #48]	; 0x30
	BMP280_t Bmp280;

	//
	// Initialize the sensor
	//
	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 800303a:	4b4d      	ldr	r3, [pc, #308]	; (8003170 <StartTemperatureTask+0x148>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f04f 31ff 	mov.w	r1, #4294967295
 8003042:	4618      	mov	r0, r3
 8003044:	f008 f9f0 	bl	800b428 <osMutexAcquire>
	BMP280_Init(&Bmp280, &hi2c2, 0x76);
 8003048:	f107 030c 	add.w	r3, r7, #12
 800304c:	2276      	movs	r2, #118	; 0x76
 800304e:	4949      	ldr	r1, [pc, #292]	; (8003174 <StartTemperatureTask+0x14c>)
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff f925 	bl	80022a0 <BMP280_Init>
	osMutexRelease(MutexI2C2Handle);
 8003056:	4b46      	ldr	r3, [pc, #280]	; (8003170 <StartTemperatureTask+0x148>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f008 fa42 	bl	800b4e4 <osMutexRelease>

	//
	// Initial measurement
	//
	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8003060:	4b43      	ldr	r3, [pc, #268]	; (8003170 <StartTemperatureTask+0x148>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f04f 31ff 	mov.w	r1, #4294967295
 8003068:	4618      	mov	r0, r3
 800306a:	f008 f9dd 	bl	800b428 <osMutexAcquire>
	_Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 800306e:	f107 030c 	add.w	r3, r7, #12
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff f8c6 	bl	8002204 <BMP280_ReadTemperature>
 8003078:	eef0 7a40 	vmov.f32	s15, s0
 800307c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	osMutexRelease(MutexI2C2Handle);
 8003080:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <StartTemperatureTask+0x148>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f008 fa2d 	bl	800b4e4 <osMutexRelease>

	//
	// Timer start
	//
	osTimerStart(TemperatureInfoCommunicationTimerHandle, (1000 * osKernelGetTickFreq()) / 1000 ); // Communication Timer
 800308a:	4b3b      	ldr	r3, [pc, #236]	; (8003178 <StartTemperatureTask+0x150>)
 800308c:	681c      	ldr	r4, [r3, #0]
 800308e:	f007 ff39 	bl	800af04 <osKernelGetTickFreq>
 8003092:	4603      	mov	r3, r0
 8003094:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003098:	fb02 f303 	mul.w	r3, r2, r3
 800309c:	4a37      	ldr	r2, [pc, #220]	; (800317c <StartTemperatureTask+0x154>)
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	099b      	lsrs	r3, r3, #6
 80030a4:	4619      	mov	r1, r3
 80030a6:	4620      	mov	r0, r4
 80030a8:	f008 f8e4 	bl	800b274 <osTimerStart>
  for(;;)
  {
	  //
	  // Measurement
	  //
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 80030ac:	4b30      	ldr	r3, [pc, #192]	; (8003170 <StartTemperatureTask+0x148>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f04f 31ff 	mov.w	r1, #4294967295
 80030b4:	4618      	mov	r0, r3
 80030b6:	f008 f9b7 	bl	800b428 <osMutexAcquire>
	  _Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 80030ba:	f107 030c 	add.w	r3, r7, #12
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff f8a0 	bl	8002204 <BMP280_ReadTemperature>
 80030c4:	eef0 7a40 	vmov.f32	s15, s0
 80030c8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	  if(_Temperature_info.Temperature < 0 ){
 80030cc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80030d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d8:	d508      	bpl.n	80030ec <StartTemperatureTask+0xc4>
		  _Temperature_info.Temperature = BMP280_ReadTemperature(&Bmp280);
 80030da:	f107 030c 	add.w	r3, r7, #12
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff f890 	bl	8002204 <BMP280_ReadTemperature>
 80030e4:	eef0 7a40 	vmov.f32	s15, s0
 80030e8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	  }
	  osMutexRelease(MutexI2C2Handle);
 80030ec:	4b20      	ldr	r3, [pc, #128]	; (8003170 <StartTemperatureTask+0x148>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f008 f9f7 	bl	800b4e4 <osMutexRelease>
	  //
	  // Fan functioning
	  //
	  if (_Temperature_info.Temperature >= 31.0) {
 80030f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80030fa:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 80030fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	db08      	blt.n	800311a <StartTemperatureTask+0xf2>
		  HAL_GPIO_WritePin(FAN_OUT_GPIO_Port, FAN_OUT_Pin, GPIO_PIN_SET);
 8003108:	2201      	movs	r2, #1
 800310a:	2140      	movs	r1, #64	; 0x40
 800310c:	481c      	ldr	r0, [pc, #112]	; (8003180 <StartTemperatureTask+0x158>)
 800310e:	f003 f8fb 	bl	8006308 <HAL_GPIO_WritePin>
		  _Temperature_info.Fan_info = 1;
 8003112:	2301      	movs	r3, #1
 8003114:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8003118:	e007      	b.n	800312a <StartTemperatureTask+0x102>
	  }else{
		  HAL_GPIO_WritePin(FAN_OUT_GPIO_Port, FAN_OUT_Pin, GPIO_PIN_RESET);
 800311a:	2200      	movs	r2, #0
 800311c:	2140      	movs	r1, #64	; 0x40
 800311e:	4818      	ldr	r0, [pc, #96]	; (8003180 <StartTemperatureTask+0x158>)
 8003120:	f003 f8f2 	bl	8006308 <HAL_GPIO_WritePin>
		  _Temperature_info.Fan_info = 0;
 8003124:	2300      	movs	r3, #0
 8003126:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	  }

	  //
	  // Send to queue
	  //
	  if(osOK == osSemaphoreAcquire(TemperatureInfoCommunicationSemaphoreHandle, 0)){
 800312a:	4b16      	ldr	r3, [pc, #88]	; (8003184 <StartTemperatureTask+0x15c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2100      	movs	r1, #0
 8003130:	4618      	mov	r0, r3
 8003132:	f008 fac3 	bl	800b6bc <osSemaphoreAcquire>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d108      	bne.n	800314e <StartTemperatureTask+0x126>
		  osMessageQueuePut(QueueTemperatureCommunicationHandle, &_Temperature_info, 0, osWaitForever);
 800313c:	4b12      	ldr	r3, [pc, #72]	; (8003188 <StartTemperatureTask+0x160>)
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003144:	f04f 33ff 	mov.w	r3, #4294967295
 8003148:	2200      	movs	r2, #0
 800314a:	f008 fbfb 	bl	800b944 <osMessageQueuePut>
	  }

	  //
	  // Time interval
	  //
	  osDelay((1000 * osKernelGetTickFreq()) / 1000);
 800314e:	f007 fed9 	bl	800af04 <osKernelGetTickFreq>
 8003152:	4603      	mov	r3, r0
 8003154:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	4a07      	ldr	r2, [pc, #28]	; (800317c <StartTemperatureTask+0x154>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	099b      	lsrs	r3, r3, #6
 8003164:	4618      	mov	r0, r3
 8003166:	f007 ff7d 	bl	800b064 <osDelay>
	  osMutexAcquire(MutexI2C2Handle, osWaitForever);
 800316a:	e79f      	b.n	80030ac <StartTemperatureTask+0x84>
 800316c:	41200000 	.word	0x41200000
 8003170:	2000050c 	.word	0x2000050c
 8003174:	2000052c 	.word	0x2000052c
 8003178:	20000504 	.word	0x20000504
 800317c:	10624dd3 	.word	0x10624dd3
 8003180:	40020400 	.word	0x40020400
 8003184:	2000051c 	.word	0x2000051c
 8003188:	200004cc 	.word	0x200004cc

0800318c <SyringeInfoTimerOLEDCallback>:
  /* USER CODE END StartTemperatureTask */
}

/* SyringeInfoTimerOLEDCallback function */
void SyringeInfoTimerOLEDCallback(void *argument)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SyringeInfoTimerOLEDCallback */
	osSemaphoreRelease(SyringeInfoOLEDSemaphoreHandle);
 8003194:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <SyringeInfoTimerOLEDCallback+0x1c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f008 faf5 	bl	800b788 <osSemaphoreRelease>
  /* USER CODE END SyringeInfoTimerOLEDCallback */
}
 800319e:	bf00      	nop
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000514 	.word	0x20000514

080031ac <NeedleInfoTimerOLEDCallback>:

/* NeedleInfoTimerOLEDCallback function */
void NeedleInfoTimerOLEDCallback(void *argument)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NeedleInfoTimerOLEDCallback */
	osSemaphoreRelease(NeedleInfoOLEDSemaphoreHandle);
 80031b4:	4b04      	ldr	r3, [pc, #16]	; (80031c8 <NeedleInfoTimerOLEDCallback+0x1c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f008 fae5 	bl	800b788 <osSemaphoreRelease>
  /* USER CODE END NeedleInfoTimerOLEDCallback */
}
 80031be:	bf00      	nop
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000518 	.word	0x20000518

080031cc <SyringeInfoTimerCommunicationCallback>:

/* SyringeInfoTimerCommunicationCallback function */
void SyringeInfoTimerCommunicationCallback(void *argument)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SyringeInfoTimerCommunicationCallback */
	osSemaphoreRelease(SyringeInfoCommunicationSemaphoreHandle);
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <SyringeInfoTimerCommunicationCallback+0x1c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f008 fad5 	bl	800b788 <osSemaphoreRelease>
  /* USER CODE END SyringeInfoTimerCommunicationCallback */
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000520 	.word	0x20000520

080031ec <NeedleInfoTimerCommunicationCallback>:

/* NeedleInfoTimerCommunicationCallback function */
void NeedleInfoTimerCommunicationCallback(void *argument)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NeedleInfoTimerCommunicationCallback */
	osSemaphoreRelease(NeedleInfoCommunicationSemaphoreHandle);
 80031f4:	4b04      	ldr	r3, [pc, #16]	; (8003208 <NeedleInfoTimerCommunicationCallback+0x1c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f008 fac5 	bl	800b788 <osSemaphoreRelease>
  /* USER CODE END NeedleInfoTimerCommunicationCallback */
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000524 	.word	0x20000524

0800320c <IDLETimeTimerCallback>:

/* IDLETimeTimerCallback function */
void IDLETimeTimerCallback(void *argument)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IDLETimeTimerCallback */
	uint32_t IdleTime;
	IdleTime = (IdleTicks * 100) / 1000;
 8003214:	4b09      	ldr	r3, [pc, #36]	; (800323c <IDLETimeTimerCallback+0x30>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2264      	movs	r2, #100	; 0x64
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	4a08      	ldr	r2, [pc, #32]	; (8003240 <IDLETimeTimerCallback+0x34>)
 8003220:	fba2 2303 	umull	r2, r3, r2, r3
 8003224:	099b      	lsrs	r3, r3, #6
 8003226:	60fb      	str	r3, [r7, #12]
	IdleTicks = 0;
 8003228:	4b04      	ldr	r3, [pc, #16]	; (800323c <IDLETimeTimerCallback+0x30>)
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
//	printf("IdleTime: %d\n\r",IdleTime);
  /* USER CODE END IDLETimeTimerCallback */
}
 800322e:	bf00      	nop
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	200004a0 	.word	0x200004a0
 8003240:	10624dd3 	.word	0x10624dd3

08003244 <TemperatureInfoCommunicationTimerCallback>:

/* TemperatureInfoCommunicationTimerCallback function */
void TemperatureInfoCommunicationTimerCallback(void *argument)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TemperatureInfoCommunicationTimerCallback */
	osSemaphoreRelease(TemperatureInfoCommunicationSemaphoreHandle);
 800324c:	4b04      	ldr	r3, [pc, #16]	; (8003260 <TemperatureInfoCommunicationTimerCallback+0x1c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f008 fa99 	bl	800b788 <osSemaphoreRelease>
  /* USER CODE END TemperatureInfoCommunicationTimerCallback */
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	2000051c 	.word	0x2000051c

08003264 <_putchar>:
/* USER CODE BEGIN Application */
//
// Printf function implementation
//
void _putchar(char character)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
	osMutexAcquire(MutexPrintfHandle, osWaitForever);
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <_putchar+0x38>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f04f 31ff 	mov.w	r1, #4294967295
 8003276:	4618      	mov	r0, r3
 8003278:	f008 f8d6 	bl	800b428 <osMutexAcquire>
	HAL_UART_Transmit(&huart3, (uint8_t*)&character, 1, 1000);
 800327c:	1df9      	adds	r1, r7, #7
 800327e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003282:	2201      	movs	r2, #1
 8003284:	4806      	ldr	r0, [pc, #24]	; (80032a0 <_putchar+0x3c>)
 8003286:	f006 fb11 	bl	80098ac <HAL_UART_Transmit>
	osMutexRelease(MutexPrintfHandle);
 800328a:	4b04      	ldr	r3, [pc, #16]	; (800329c <_putchar+0x38>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f008 f928 	bl	800b4e4 <osMutexRelease>
}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	20000508 	.word	0x20000508
 80032a0:	20000740 	.word	0x20000740

080032a4 <HAL_UART_RxCpltCallback>:
//
// Communication interface
//
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08c      	sub	sp, #48	; 0x30
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a89      	ldr	r2, [pc, #548]	; (80034d8 <HAL_UART_RxCpltCallback+0x234>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	f040 810b 	bne.w	80034ce <HAL_UART_RxCpltCallback+0x22a>
	{
		//
		// Start of handling message
		//
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80032b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032bc:	4887      	ldr	r0, [pc, #540]	; (80034dc <HAL_UART_RxCpltCallback+0x238>)
 80032be:	f003 f83c 	bl	800633a <HAL_GPIO_TogglePin>

		//
		// Handling the message
		//
		if(Buffor_Rx_USART[0] == 'N'){ // Needle set position
 80032c2:	4b87      	ldr	r3, [pc, #540]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b4e      	cmp	r3, #78	; 0x4e
 80032c8:	d11c      	bne.n	8003304 <HAL_UART_RxCpltCallback+0x60>
			uint16_t needle_set_point_change;
			char needle_set_point_change_str[3];
			// Convert to uint16_t
			needle_set_point_change_str[0] = Buffor_Rx_USART[1];
 80032ca:	4b85      	ldr	r3, [pc, #532]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80032cc:	785b      	ldrb	r3, [r3, #1]
 80032ce:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			needle_set_point_change_str[1] = Buffor_Rx_USART[2];
 80032d2:	4b83      	ldr	r3, [pc, #524]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80032d4:	789b      	ldrb	r3, [r3, #2]
 80032d6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
			needle_set_point_change_str[2] = Buffor_Rx_USART[3];
 80032da:	4b81      	ldr	r3, [pc, #516]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80032dc:	78db      	ldrb	r3, [r3, #3]
 80032de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			needle_set_point_change =  (uint16_t)atoi(needle_set_point_change_str);
 80032e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032e6:	4618      	mov	r0, r3
 80032e8:	f00b ff38 	bl	800f15c <atoi>
 80032ec:	4603      	mov	r3, r0
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	85fb      	strh	r3, [r7, #46]	; 0x2e
			// Send to queue
			osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 80032f2:	4b7c      	ldr	r3, [pc, #496]	; (80034e4 <HAL_UART_RxCpltCallback+0x240>)
 80032f4:	6818      	ldr	r0, [r3, #0]
 80032f6:	f107 012e 	add.w	r1, r7, #46	; 0x2e
 80032fa:	2300      	movs	r3, #0
 80032fc:	2200      	movs	r2, #0
 80032fe:	f008 fb21 	bl	800b944 <osMessageQueuePut>
 8003302:	e0df      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'S') { // Syringe set position
 8003304:	4b76      	ldr	r3, [pc, #472]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	2b53      	cmp	r3, #83	; 0x53
 800330a:	d11c      	bne.n	8003346 <HAL_UART_RxCpltCallback+0xa2>
			uint16_t syringe_set_point_change;
			char syringe_set_point_change_str[3];
			// Convert to uint16_t
			syringe_set_point_change_str[0] = Buffor_Rx_USART[1];
 800330c:	4b74      	ldr	r3, [pc, #464]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 800330e:	785b      	ldrb	r3, [r3, #1]
 8003310:	f887 3020 	strb.w	r3, [r7, #32]
			syringe_set_point_change_str[1] = Buffor_Rx_USART[2];
 8003314:	4b72      	ldr	r3, [pc, #456]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003316:	789b      	ldrb	r3, [r3, #2]
 8003318:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			syringe_set_point_change_str[2] = Buffor_Rx_USART[3];
 800331c:	4b70      	ldr	r3, [pc, #448]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 800331e:	78db      	ldrb	r3, [r3, #3]
 8003320:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			syringe_set_point_change =  (uint16_t)atoi(syringe_set_point_change_str);
 8003324:	f107 0320 	add.w	r3, r7, #32
 8003328:	4618      	mov	r0, r3
 800332a:	f00b ff17 	bl	800f15c <atoi>
 800332e:	4603      	mov	r3, r0
 8003330:	b29b      	uxth	r3, r3
 8003332:	84fb      	strh	r3, [r7, #38]	; 0x26
			// Send to queue
			osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8003334:	4b6c      	ldr	r3, [pc, #432]	; (80034e8 <HAL_UART_RxCpltCallback+0x244>)
 8003336:	6818      	ldr	r0, [r3, #0]
 8003338:	f107 0126 	add.w	r1, r7, #38	; 0x26
 800333c:	2300      	movs	r3, #0
 800333e:	2200      	movs	r2, #0
 8003340:	f008 fb00 	bl	800b944 <osMessageQueuePut>
 8003344:	e0be      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'T') { // Test connection
 8003346:	4b66      	ldr	r3, [pc, #408]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b54      	cmp	r3, #84	; 0x54
 800334c:	d103      	bne.n	8003356 <HAL_UART_RxCpltCallback+0xb2>
			printf("T");
 800334e:	4867      	ldr	r0, [pc, #412]	; (80034ec <HAL_UART_RxCpltCallback+0x248>)
 8003350:	f002 f856 	bl	8005400 <printf_>
 8003354:	e0b6      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'O') { // Start ALL
 8003356:	4b62      	ldr	r3, [pc, #392]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b4f      	cmp	r3, #79	; 0x4f
 800335c:	d122      	bne.n	80033a4 <HAL_UART_RxCpltCallback+0x100>
			uint8_t permission = 1;
 800335e:	2301      	movs	r3, #1
 8003360:	77fb      	strb	r3, [r7, #31]
			osMessageQueuePut(QueueNeedlePermissionHandle, &permission, 0, 0U);
 8003362:	4b63      	ldr	r3, [pc, #396]	; (80034f0 <HAL_UART_RxCpltCallback+0x24c>)
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	f107 011f 	add.w	r1, r7, #31
 800336a:	2300      	movs	r3, #0
 800336c:	2200      	movs	r2, #0
 800336e:	f008 fae9 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueSyringePermissionHandle, &permission, 0, 0U);
 8003372:	4b60      	ldr	r3, [pc, #384]	; (80034f4 <HAL_UART_RxCpltCallback+0x250>)
 8003374:	6818      	ldr	r0, [r3, #0]
 8003376:	f107 011f 	add.w	r1, r7, #31
 800337a:	2300      	movs	r3, #0
 800337c:	2200      	movs	r2, #0
 800337e:	f008 fae1 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 8003382:	4b5d      	ldr	r3, [pc, #372]	; (80034f8 <HAL_UART_RxCpltCallback+0x254>)
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	f107 011f 	add.w	r1, r7, #31
 800338a:	2300      	movs	r3, #0
 800338c:	2200      	movs	r2, #0
 800338e:	f008 fad9 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueMotorStatusHandle,&permission, 0, 0U);
 8003392:	4b5a      	ldr	r3, [pc, #360]	; (80034fc <HAL_UART_RxCpltCallback+0x258>)
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	f107 011f 	add.w	r1, r7, #31
 800339a:	2300      	movs	r3, #0
 800339c:	2200      	movs	r2, #0
 800339e:	f008 fad1 	bl	800b944 <osMessageQueuePut>
 80033a2:	e08f      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'E') { // STOP ALL
 80033a4:	4b4e      	ldr	r3, [pc, #312]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b45      	cmp	r3, #69	; 0x45
 80033aa:	d122      	bne.n	80033f2 <HAL_UART_RxCpltCallback+0x14e>
			uint8_t permission = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	77bb      	strb	r3, [r7, #30]
			osMessageQueuePut(QueueNeedlePermissionHandle, &permission, 0, 0U);
 80033b0:	4b4f      	ldr	r3, [pc, #316]	; (80034f0 <HAL_UART_RxCpltCallback+0x24c>)
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	f107 011e 	add.w	r1, r7, #30
 80033b8:	2300      	movs	r3, #0
 80033ba:	2200      	movs	r2, #0
 80033bc:	f008 fac2 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueSyringePermissionHandle, &permission, 0, 0U);
 80033c0:	4b4c      	ldr	r3, [pc, #304]	; (80034f4 <HAL_UART_RxCpltCallback+0x250>)
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	f107 011e 	add.w	r1, r7, #30
 80033c8:	2300      	movs	r3, #0
 80033ca:	2200      	movs	r2, #0
 80033cc:	f008 faba 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 80033d0:	4b49      	ldr	r3, [pc, #292]	; (80034f8 <HAL_UART_RxCpltCallback+0x254>)
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	f107 011e 	add.w	r1, r7, #30
 80033d8:	2300      	movs	r3, #0
 80033da:	2200      	movs	r2, #0
 80033dc:	f008 fab2 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueMotorStatusHandle,&permission, 0, 0U);
 80033e0:	4b46      	ldr	r3, [pc, #280]	; (80034fc <HAL_UART_RxCpltCallback+0x258>)
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	f107 011e 	add.w	r1, r7, #30
 80033e8:	2300      	movs	r3, #0
 80033ea:	2200      	movs	r2, #0
 80033ec:	f008 faaa 	bl	800b944 <osMessageQueuePut>
 80033f0:	e068      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'R') { // STOP communication
 80033f2:	4b3b      	ldr	r3, [pc, #236]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b52      	cmp	r3, #82	; 0x52
 80033f8:	d10a      	bne.n	8003410 <HAL_UART_RxCpltCallback+0x16c>
			uint8_t permission = 0;
 80033fa:	2300      	movs	r3, #0
 80033fc:	777b      	strb	r3, [r7, #29]
			osMessageQueuePut(QueueCommunicationPermissionHandle, &permission, 0, 0U);
 80033fe:	4b3e      	ldr	r3, [pc, #248]	; (80034f8 <HAL_UART_RxCpltCallback+0x254>)
 8003400:	6818      	ldr	r0, [r3, #0]
 8003402:	f107 011d 	add.w	r1, r7, #29
 8003406:	2300      	movs	r3, #0
 8003408:	2200      	movs	r2, #0
 800340a:	f008 fa9b 	bl	800b944 <osMessageQueuePut>
 800340e:	e059      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'M') { // STOP motors
 8003410:	4b33      	ldr	r3, [pc, #204]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b4d      	cmp	r3, #77	; 0x4d
 8003416:	d11a      	bne.n	800344e <HAL_UART_RxCpltCallback+0x1aa>
			uint8_t permission = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	773b      	strb	r3, [r7, #28]
			osMessageQueuePut(QueueNeedlePermissionHandle, &permission, 0, 0U);
 800341c:	4b34      	ldr	r3, [pc, #208]	; (80034f0 <HAL_UART_RxCpltCallback+0x24c>)
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	f107 011c 	add.w	r1, r7, #28
 8003424:	2300      	movs	r3, #0
 8003426:	2200      	movs	r2, #0
 8003428:	f008 fa8c 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueSyringePermissionHandle, &permission, 0, 0U);
 800342c:	4b31      	ldr	r3, [pc, #196]	; (80034f4 <HAL_UART_RxCpltCallback+0x250>)
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	f107 011c 	add.w	r1, r7, #28
 8003434:	2300      	movs	r3, #0
 8003436:	2200      	movs	r2, #0
 8003438:	f008 fa84 	bl	800b944 <osMessageQueuePut>
			osMessageQueuePut(QueueMotorStatusHandle,&permission, 0, 0U);
 800343c:	4b2f      	ldr	r3, [pc, #188]	; (80034fc <HAL_UART_RxCpltCallback+0x258>)
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	f107 011c 	add.w	r1, r7, #28
 8003444:	2300      	movs	r3, #0
 8003446:	2200      	movs	r2, #0
 8003448:	f008 fa7c 	bl	800b944 <osMessageQueuePut>
 800344c:	e03a      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'Q') { // Needle speed in rpm
 800344e:	4b24      	ldr	r3, [pc, #144]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b51      	cmp	r3, #81	; 0x51
 8003454:	d119      	bne.n	800348a <HAL_UART_RxCpltCallback+0x1e6>
			uint16_t Needle_speed_changed;
			char Needle_speed_changed_str[3];
			// Convert to uint16_t
			Needle_speed_changed_str[0] = Buffor_Rx_USART[1];
 8003456:	4b22      	ldr	r3, [pc, #136]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003458:	785b      	ldrb	r3, [r3, #1]
 800345a:	753b      	strb	r3, [r7, #20]
			Needle_speed_changed_str[1] = Buffor_Rx_USART[2];
 800345c:	4b20      	ldr	r3, [pc, #128]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 800345e:	789b      	ldrb	r3, [r3, #2]
 8003460:	757b      	strb	r3, [r7, #21]
			Needle_speed_changed_str[2] = Buffor_Rx_USART[3];
 8003462:	4b1f      	ldr	r3, [pc, #124]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003464:	78db      	ldrb	r3, [r3, #3]
 8003466:	75bb      	strb	r3, [r7, #22]
			Needle_speed_changed =  (uint16_t)atoi(Needle_speed_changed_str);
 8003468:	f107 0314 	add.w	r3, r7, #20
 800346c:	4618      	mov	r0, r3
 800346e:	f00b fe75 	bl	800f15c <atoi>
 8003472:	4603      	mov	r3, r0
 8003474:	b29b      	uxth	r3, r3
 8003476:	837b      	strh	r3, [r7, #26]
			// Send to queue
			osMessageQueuePut(QueueNeedleSpeedRPMHandle, &Needle_speed_changed, 0, 0U);
 8003478:	4b21      	ldr	r3, [pc, #132]	; (8003500 <HAL_UART_RxCpltCallback+0x25c>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	f107 011a 	add.w	r1, r7, #26
 8003480:	2300      	movs	r3, #0
 8003482:	2200      	movs	r2, #0
 8003484:	f008 fa5e 	bl	800b944 <osMessageQueuePut>
 8003488:	e01c      	b.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
		}else if (Buffor_Rx_USART[0] == 'W') { // Syringe speed in rpm
 800348a:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2b57      	cmp	r3, #87	; 0x57
 8003490:	d118      	bne.n	80034c4 <HAL_UART_RxCpltCallback+0x220>
			uint16_t Syringe_speed_changed;
			char Syringe_speed_changed_str[3];
			// Convert to uint16_t
			Syringe_speed_changed_str[0] = Buffor_Rx_USART[1];
 8003492:	4b13      	ldr	r3, [pc, #76]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 8003494:	785b      	ldrb	r3, [r3, #1]
 8003496:	733b      	strb	r3, [r7, #12]
			Syringe_speed_changed_str[1] = Buffor_Rx_USART[2];
 8003498:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 800349a:	789b      	ldrb	r3, [r3, #2]
 800349c:	737b      	strb	r3, [r7, #13]
			Syringe_speed_changed_str[2] = Buffor_Rx_USART[3];
 800349e:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80034a0:	78db      	ldrb	r3, [r3, #3]
 80034a2:	73bb      	strb	r3, [r7, #14]
			Syringe_speed_changed =  (uint16_t)atoi(Syringe_speed_changed_str);
 80034a4:	f107 030c 	add.w	r3, r7, #12
 80034a8:	4618      	mov	r0, r3
 80034aa:	f00b fe57 	bl	800f15c <atoi>
 80034ae:	4603      	mov	r3, r0
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	827b      	strh	r3, [r7, #18]
			// Send to queue
			osMessageQueuePut(QueueSyringeSpeedRPMHandle, &Syringe_speed_changed, 0, 0U);
 80034b4:	4b13      	ldr	r3, [pc, #76]	; (8003504 <HAL_UART_RxCpltCallback+0x260>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	f107 0112 	add.w	r1, r7, #18
 80034bc:	2300      	movs	r3, #0
 80034be:	2200      	movs	r2, #0
 80034c0:	f008 fa40 	bl	800b944 <osMessageQueuePut>
		}
		//
		// Listening setup
		//
		HAL_UART_Receive_IT(&huart3, Buffor_Rx_USART, 4);
 80034c4:	2204      	movs	r2, #4
 80034c6:	4906      	ldr	r1, [pc, #24]	; (80034e0 <HAL_UART_RxCpltCallback+0x23c>)
 80034c8:	480f      	ldr	r0, [pc, #60]	; (8003508 <HAL_UART_RxCpltCallback+0x264>)
 80034ca:	f006 fa82 	bl	80099d2 <HAL_UART_Receive_IT>
	}
}
 80034ce:	bf00      	nop
 80034d0:	3730      	adds	r7, #48	; 0x30
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40004800 	.word	0x40004800
 80034dc:	40020400 	.word	0x40020400
 80034e0:	2000049c 	.word	0x2000049c
 80034e4:	200004d0 	.word	0x200004d0
 80034e8:	200004d4 	.word	0x200004d4
 80034ec:	0800f8f8 	.word	0x0800f8f8
 80034f0:	200004dc 	.word	0x200004dc
 80034f4:	200004d8 	.word	0x200004d8
 80034f8:	200004e0 	.word	0x200004e0
 80034fc:	200004ec 	.word	0x200004ec
 8003500:	200004e8 	.word	0x200004e8
 8003504:	200004e4 	.word	0x200004e4
 8003508:	20000740 	.word	0x20000740

0800350c <HAL_GPIO_EXTI_Callback>:
//
// Safety interlock (limit switch)
//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == END_STOP_SYRINGE_1_Pin){ // END STOP Syringe Near Drive
 8003516:	88fb      	ldrh	r3, [r7, #6]
 8003518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800351c:	d10a      	bne.n	8003534 <HAL_GPIO_EXTI_Callback+0x28>
		uint16_t syringe_set_point_change = 120; // TODO change the stop point
 800351e:	2378      	movs	r3, #120	; 0x78
 8003520:	81fb      	strh	r3, [r7, #14]
		osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8003522:	4b1c      	ldr	r3, [pc, #112]	; (8003594 <HAL_GPIO_EXTI_Callback+0x88>)
 8003524:	6818      	ldr	r0, [r3, #0]
 8003526:	f107 010e 	add.w	r1, r7, #14
 800352a:	2300      	movs	r3, #0
 800352c:	2200      	movs	r2, #0
 800352e:	f008 fa09 	bl	800b944 <osMessageQueuePut>
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
	}else if(GPIO_Pin == END_STOP_NEEDLE_2_Pin){ // END STOP Needle Near Needle
		uint16_t needle_set_point_change = 20; // TODO change the stop point
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
	}
}
 8003532:	e02b      	b.n	800358c <HAL_GPIO_EXTI_Callback+0x80>
	}else if (GPIO_Pin == END_STOP_SYRINGE_2_Pin){ // END STOP Syringe Near Syringe
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800353a:	d10a      	bne.n	8003552 <HAL_GPIO_EXTI_Callback+0x46>
		uint16_t syringe_set_point_change = 20; // TODO change the stop point
 800353c:	2314      	movs	r3, #20
 800353e:	81bb      	strh	r3, [r7, #12]
		osMessageQueuePut(QueueSyringeSetPointCommunicationHandle, &syringe_set_point_change, 0, 0U);
 8003540:	4b14      	ldr	r3, [pc, #80]	; (8003594 <HAL_GPIO_EXTI_Callback+0x88>)
 8003542:	6818      	ldr	r0, [r3, #0]
 8003544:	f107 010c 	add.w	r1, r7, #12
 8003548:	2300      	movs	r3, #0
 800354a:	2200      	movs	r2, #0
 800354c:	f008 f9fa 	bl	800b944 <osMessageQueuePut>
}
 8003550:	e01c      	b.n	800358c <HAL_GPIO_EXTI_Callback+0x80>
	}else if(GPIO_Pin == END_STOP_NEEDLE_1_Pin){ // END STOP Needle Near Drive
 8003552:	88fb      	ldrh	r3, [r7, #6]
 8003554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003558:	d10a      	bne.n	8003570 <HAL_GPIO_EXTI_Callback+0x64>
		uint16_t needle_set_point_change = 120; // TODO change the stop point
 800355a:	2378      	movs	r3, #120	; 0x78
 800355c:	817b      	strh	r3, [r7, #10]
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 800355e:	4b0e      	ldr	r3, [pc, #56]	; (8003598 <HAL_GPIO_EXTI_Callback+0x8c>)
 8003560:	6818      	ldr	r0, [r3, #0]
 8003562:	f107 010a 	add.w	r1, r7, #10
 8003566:	2300      	movs	r3, #0
 8003568:	2200      	movs	r2, #0
 800356a:	f008 f9eb 	bl	800b944 <osMessageQueuePut>
}
 800356e:	e00d      	b.n	800358c <HAL_GPIO_EXTI_Callback+0x80>
	}else if(GPIO_Pin == END_STOP_NEEDLE_2_Pin){ // END STOP Needle Near Needle
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003576:	d109      	bne.n	800358c <HAL_GPIO_EXTI_Callback+0x80>
		uint16_t needle_set_point_change = 20; // TODO change the stop point
 8003578:	2314      	movs	r3, #20
 800357a:	813b      	strh	r3, [r7, #8]
		osMessageQueuePut(QueueNeedleSetPointCommunicationHandle, &needle_set_point_change, 0, 0U);
 800357c:	4b06      	ldr	r3, [pc, #24]	; (8003598 <HAL_GPIO_EXTI_Callback+0x8c>)
 800357e:	6818      	ldr	r0, [r3, #0]
 8003580:	f107 0108 	add.w	r1, r7, #8
 8003584:	2300      	movs	r3, #0
 8003586:	2200      	movs	r2, #0
 8003588:	f008 f9dc 	bl	800b944 <osMessageQueuePut>
}
 800358c:	bf00      	nop
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	200004d4 	.word	0x200004d4
 8003598:	200004d0 	.word	0x200004d0

0800359c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08e      	sub	sp, #56	; 0x38
 80035a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	605a      	str	r2, [r3, #4]
 80035ac:	609a      	str	r2, [r3, #8]
 80035ae:	60da      	str	r2, [r3, #12]
 80035b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035b2:	4b81      	ldr	r3, [pc, #516]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	4a80      	ldr	r2, [pc, #512]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	6313      	str	r3, [r2, #48]	; 0x30
 80035be:	4b7e      	ldr	r3, [pc, #504]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	623b      	str	r3, [r7, #32]
 80035c8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035ca:	4b7b      	ldr	r3, [pc, #492]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	4a7a      	ldr	r2, [pc, #488]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035d0:	f043 0320 	orr.w	r3, r3, #32
 80035d4:	6313      	str	r3, [r2, #48]	; 0x30
 80035d6:	4b78      	ldr	r3, [pc, #480]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	f003 0320 	and.w	r3, r3, #32
 80035de:	61fb      	str	r3, [r7, #28]
 80035e0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035e2:	4b75      	ldr	r3, [pc, #468]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	4a74      	ldr	r2, [pc, #464]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ec:	6313      	str	r3, [r2, #48]	; 0x30
 80035ee:	4b72      	ldr	r3, [pc, #456]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fa:	4b6f      	ldr	r3, [pc, #444]	; (80037b8 <MX_GPIO_Init+0x21c>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	4a6e      	ldr	r2, [pc, #440]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6313      	str	r3, [r2, #48]	; 0x30
 8003606:	4b6c      	ldr	r3, [pc, #432]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003612:	4b69      	ldr	r3, [pc, #420]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	4a68      	ldr	r2, [pc, #416]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003618:	f043 0302 	orr.w	r3, r3, #2
 800361c:	6313      	str	r3, [r2, #48]	; 0x30
 800361e:	4b66      	ldr	r3, [pc, #408]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	613b      	str	r3, [r7, #16]
 8003628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800362a:	4b63      	ldr	r3, [pc, #396]	; (80037b8 <MX_GPIO_Init+0x21c>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	4a62      	ldr	r2, [pc, #392]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003630:	f043 0310 	orr.w	r3, r3, #16
 8003634:	6313      	str	r3, [r2, #48]	; 0x30
 8003636:	4b60      	ldr	r3, [pc, #384]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	f003 0310 	and.w	r3, r3, #16
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003642:	4b5d      	ldr	r3, [pc, #372]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	4a5c      	ldr	r2, [pc, #368]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003648:	f043 0308 	orr.w	r3, r3, #8
 800364c:	6313      	str	r3, [r2, #48]	; 0x30
 800364e:	4b5a      	ldr	r3, [pc, #360]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	60bb      	str	r3, [r7, #8]
 8003658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800365a:	4b57      	ldr	r3, [pc, #348]	; (80037b8 <MX_GPIO_Init+0x21c>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	4a56      	ldr	r2, [pc, #344]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003664:	6313      	str	r3, [r2, #48]	; 0x30
 8003666:	4b54      	ldr	r3, [pc, #336]	; (80037b8 <MX_GPIO_Init+0x21c>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366e:	607b      	str	r3, [r7, #4]
 8003670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MS1_SYRINGE_Pin|MS2_SYRINGE_Pin|MS3_SYRINGE_Pin, GPIO_PIN_RESET);
 8003672:	2200      	movs	r2, #0
 8003674:	21e0      	movs	r1, #224	; 0xe0
 8003676:	4851      	ldr	r0, [pc, #324]	; (80037bc <MX_GPIO_Init+0x220>)
 8003678:	f002 fe46 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MS1_NEEDLE_Pin|ENABLE_NEEDLE_Pin|LD3_Pin
 800367c:	2200      	movs	r2, #0
 800367e:	f644 71c1 	movw	r1, #20417	; 0x4fc1
 8003682:	484f      	ldr	r0, [pc, #316]	; (80037c0 <MX_GPIO_Init+0x224>)
 8003684:	f002 fe40 	bl	8006308 <HAL_GPIO_WritePin>
                          |FAN_OUT_Pin|LD2_Pin|DIR_SYRINGE_Pin|ENABLE_SYRINGE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_NEEDLE_Pin|SLEEP_NEEDLE_Pin|RESET_NEEDLE_Pin|MS3_NEEDLE_Pin
 8003688:	2200      	movs	r2, #0
 800368a:	f24d 4180 	movw	r1, #54400	; 0xd480
 800368e:	484d      	ldr	r0, [pc, #308]	; (80037c4 <MX_GPIO_Init+0x228>)
 8003690:	f002 fe3a 	bl	8006308 <HAL_GPIO_WritePin>
                          |MS2_NEEDLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_SYRINGE_Pin|SLEEP_SYRINGE_Pin, GPIO_PIN_RESET);
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800369a:	484b      	ldr	r0, [pc, #300]	; (80037c8 <MX_GPIO_Init+0x22c>)
 800369c:	f002 fe34 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2140      	movs	r1, #64	; 0x40
 80036a4:	4849      	ldr	r0, [pc, #292]	; (80037cc <MX_GPIO_Init+0x230>)
 80036a6:	f002 fe2f 	bl	8006308 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MS1_SYRINGE_Pin|MS2_SYRINGE_Pin|MS3_SYRINGE_Pin;
 80036aa:	23e0      	movs	r3, #224	; 0xe0
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ae:	2301      	movs	r3, #1
 80036b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036b6:	2302      	movs	r3, #2
 80036b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036be:	4619      	mov	r1, r3
 80036c0:	483e      	ldr	r0, [pc, #248]	; (80037bc <MX_GPIO_Init+0x220>)
 80036c2:	f002 fc75 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|FAN_OUT_Pin|LD2_Pin;
 80036c6:	f244 03c1 	movw	r3, #16577	; 0x40c1
 80036ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036cc:	2301      	movs	r3, #1
 80036ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	2300      	movs	r3, #0
 80036d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036dc:	4619      	mov	r1, r3
 80036de:	4838      	ldr	r0, [pc, #224]	; (80037c0 <MX_GPIO_Init+0x224>)
 80036e0:	f002 fc66 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIR_NEEDLE_Pin|SLEEP_NEEDLE_Pin|RESET_NEEDLE_Pin|MS3_NEEDLE_Pin
 80036e4:	f24d 4380 	movw	r3, #54400	; 0xd480
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
                          |MS2_NEEDLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ea:	2301      	movs	r3, #1
 80036ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036f2:	2302      	movs	r3, #2
 80036f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036fa:	4619      	mov	r1, r3
 80036fc:	4831      	ldr	r0, [pc, #196]	; (80037c4 <MX_GPIO_Init+0x228>)
 80036fe:	f002 fc57 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = END_STOP_NEEDLE_1_Pin|END_STOP_SYRINGE_1_Pin|END_STOP_SYRINGE_2_Pin|END_STOP_NEEDLE_2_Pin;
 8003702:	f44f 532c 	mov.w	r3, #11008	; 0x2b00
 8003706:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003708:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800370c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800370e:	2301      	movs	r3, #1
 8003710:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003716:	4619      	mov	r1, r3
 8003718:	482a      	ldr	r0, [pc, #168]	; (80037c4 <MX_GPIO_Init+0x228>)
 800371a:	f002 fc49 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MS1_NEEDLE_Pin|ENABLE_NEEDLE_Pin|DIR_SYRINGE_Pin|ENABLE_SYRINGE_Pin;
 800371e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003722:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003724:	2301      	movs	r3, #1
 8003726:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003728:	2300      	movs	r3, #0
 800372a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800372c:	2302      	movs	r3, #2
 800372e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003734:	4619      	mov	r1, r3
 8003736:	4822      	ldr	r0, [pc, #136]	; (80037c0 <MX_GPIO_Init+0x224>)
 8003738:	f002 fc3a 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RESET_SYRINGE_Pin|SLEEP_SYRINGE_Pin;
 800373c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003740:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003742:	2301      	movs	r3, #1
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003746:	2300      	movs	r3, #0
 8003748:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800374a:	2302      	movs	r3, #2
 800374c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800374e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003752:	4619      	mov	r1, r3
 8003754:	481c      	ldr	r0, [pc, #112]	; (80037c8 <MX_GPIO_Init+0x22c>)
 8003756:	f002 fc2b 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800375a:	2340      	movs	r3, #64	; 0x40
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800375e:	2301      	movs	r3, #1
 8003760:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003762:	2300      	movs	r3, #0
 8003764:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003766:	2300      	movs	r3, #0
 8003768:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800376a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800376e:	4619      	mov	r1, r3
 8003770:	4816      	ldr	r0, [pc, #88]	; (80037cc <MX_GPIO_Init+0x230>)
 8003772:	f002 fc1d 	bl	8005fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800377a:	2300      	movs	r3, #0
 800377c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377e:	2300      	movs	r3, #0
 8003780:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003786:	4619      	mov	r1, r3
 8003788:	4810      	ldr	r0, [pc, #64]	; (80037cc <MX_GPIO_Init+0x230>)
 800378a:	f002 fc11 	bl	8005fb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800378e:	2200      	movs	r2, #0
 8003790:	2105      	movs	r1, #5
 8003792:	2017      	movs	r0, #23
 8003794:	f002 fb50 	bl	8005e38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003798:	2017      	movs	r0, #23
 800379a:	f002 fb69 	bl	8005e70 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800379e:	2200      	movs	r2, #0
 80037a0:	2105      	movs	r1, #5
 80037a2:	2028      	movs	r0, #40	; 0x28
 80037a4:	f002 fb48 	bl	8005e38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80037a8:	2028      	movs	r0, #40	; 0x28
 80037aa:	f002 fb61 	bl	8005e70 <HAL_NVIC_EnableIRQ>

}
 80037ae:	bf00      	nop
 80037b0:	3738      	adds	r7, #56	; 0x38
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40020000 	.word	0x40020000
 80037c0:	40020400 	.word	0x40020400
 80037c4:	40021000 	.word	0x40021000
 80037c8:	40020c00 	.word	0x40020c00
 80037cc:	40021800 	.word	0x40021800

080037d0 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80037d4:	4b1b      	ldr	r3, [pc, #108]	; (8003844 <MX_I2C2_Init+0x74>)
 80037d6:	4a1c      	ldr	r2, [pc, #112]	; (8003848 <MX_I2C2_Init+0x78>)
 80037d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00301739;
 80037da:	4b1a      	ldr	r3, [pc, #104]	; (8003844 <MX_I2C2_Init+0x74>)
 80037dc:	4a1b      	ldr	r2, [pc, #108]	; (800384c <MX_I2C2_Init+0x7c>)
 80037de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80037e0:	4b18      	ldr	r3, [pc, #96]	; (8003844 <MX_I2C2_Init+0x74>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037e6:	4b17      	ldr	r3, [pc, #92]	; (8003844 <MX_I2C2_Init+0x74>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037ec:	4b15      	ldr	r3, [pc, #84]	; (8003844 <MX_I2C2_Init+0x74>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80037f2:	4b14      	ldr	r3, [pc, #80]	; (8003844 <MX_I2C2_Init+0x74>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037f8:	4b12      	ldr	r3, [pc, #72]	; (8003844 <MX_I2C2_Init+0x74>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037fe:	4b11      	ldr	r3, [pc, #68]	; (8003844 <MX_I2C2_Init+0x74>)
 8003800:	2200      	movs	r2, #0
 8003802:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <MX_I2C2_Init+0x74>)
 8003806:	2200      	movs	r2, #0
 8003808:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800380a:	480e      	ldr	r0, [pc, #56]	; (8003844 <MX_I2C2_Init+0x74>)
 800380c:	f002 fdc8 	bl	80063a0 <HAL_I2C_Init>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003816:	f000 f999 	bl	8003b4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800381a:	2100      	movs	r1, #0
 800381c:	4809      	ldr	r0, [pc, #36]	; (8003844 <MX_I2C2_Init+0x74>)
 800381e:	f003 fb23 	bl	8006e68 <HAL_I2CEx_ConfigAnalogFilter>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003828:	f000 f990 	bl	8003b4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800382c:	2100      	movs	r1, #0
 800382e:	4805      	ldr	r0, [pc, #20]	; (8003844 <MX_I2C2_Init+0x74>)
 8003830:	f003 fb65 	bl	8006efe <HAL_I2CEx_ConfigDigitalFilter>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800383a:	f000 f987 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800383e:	bf00      	nop
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	2000052c 	.word	0x2000052c
 8003848:	40005800 	.word	0x40005800
 800384c:	00301739 	.word	0x00301739

08003850 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8003854:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003856:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <MX_I2C4_Init+0x78>)
 8003858:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00301739;
 800385a:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <MX_I2C4_Init+0x74>)
 800385c:	4a1b      	ldr	r2, [pc, #108]	; (80038cc <MX_I2C4_Init+0x7c>)
 800385e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8003860:	4b18      	ldr	r3, [pc, #96]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003862:	2200      	movs	r2, #0
 8003864:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003866:	4b17      	ldr	r3, [pc, #92]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003868:	2201      	movs	r2, #1
 800386a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800386c:	4b15      	ldr	r3, [pc, #84]	; (80038c4 <MX_I2C4_Init+0x74>)
 800386e:	2200      	movs	r2, #0
 8003870:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8003872:	4b14      	ldr	r3, [pc, #80]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003874:	2200      	movs	r2, #0
 8003876:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003878:	4b12      	ldr	r3, [pc, #72]	; (80038c4 <MX_I2C4_Init+0x74>)
 800387a:	2200      	movs	r2, #0
 800387c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800387e:	4b11      	ldr	r3, [pc, #68]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003880:	2200      	movs	r2, #0
 8003882:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003884:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <MX_I2C4_Init+0x74>)
 8003886:	2200      	movs	r2, #0
 8003888:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800388a:	480e      	ldr	r0, [pc, #56]	; (80038c4 <MX_I2C4_Init+0x74>)
 800388c:	f002 fd88 	bl	80063a0 <HAL_I2C_Init>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8003896:	f000 f959 	bl	8003b4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800389a:	2100      	movs	r1, #0
 800389c:	4809      	ldr	r0, [pc, #36]	; (80038c4 <MX_I2C4_Init+0x74>)
 800389e:	f003 fae3 	bl	8006e68 <HAL_I2CEx_ConfigAnalogFilter>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80038a8:	f000 f950 	bl	8003b4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80038ac:	2100      	movs	r1, #0
 80038ae:	4805      	ldr	r0, [pc, #20]	; (80038c4 <MX_I2C4_Init+0x74>)
 80038b0:	f003 fb25 	bl	8006efe <HAL_I2CEx_ConfigDigitalFilter>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80038ba:	f000 f947 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000578 	.word	0x20000578
 80038c8:	40006000 	.word	0x40006000
 80038cc:	00301739 	.word	0x00301739

080038d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b0ac      	sub	sp, #176	; 0xb0
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
 80038e2:	609a      	str	r2, [r3, #8]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80038e8:	f107 0318 	add.w	r3, r7, #24
 80038ec:	2284      	movs	r2, #132	; 0x84
 80038ee:	2100      	movs	r1, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f00b fc71 	bl	800f1d8 <memset>
  if(i2cHandle->Instance==I2C2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a44      	ldr	r2, [pc, #272]	; (8003a0c <HAL_I2C_MspInit+0x13c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d13d      	bne.n	800397c <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003900:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003904:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800390c:	f107 0318 	add.w	r3, r7, #24
 8003910:	4618      	mov	r0, r3
 8003912:	f004 f84d 	bl	80079b0 <HAL_RCCEx_PeriphCLKConfig>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 800391c:	f000 f916 	bl	8003b4c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003920:	4b3b      	ldr	r3, [pc, #236]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 8003922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003924:	4a3a      	ldr	r2, [pc, #232]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 8003926:	f043 0320 	orr.w	r3, r3, #32
 800392a:	6313      	str	r3, [r2, #48]	; 0x30
 800392c:	4b38      	ldr	r3, [pc, #224]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 800392e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003930:	f003 0320 	and.w	r3, r3, #32
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003938:	2303      	movs	r3, #3
 800393a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800393e:	2312      	movs	r3, #18
 8003940:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800394a:	2303      	movs	r3, #3
 800394c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003950:	2304      	movs	r3, #4
 8003952:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003956:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800395a:	4619      	mov	r1, r3
 800395c:	482d      	ldr	r0, [pc, #180]	; (8003a14 <HAL_I2C_MspInit+0x144>)
 800395e:	f002 fb27 	bl	8005fb0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003962:	4b2b      	ldr	r3, [pc, #172]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	4a2a      	ldr	r2, [pc, #168]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 8003968:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800396c:	6413      	str	r3, [r2, #64]	; 0x40
 800396e:	4b28      	ldr	r3, [pc, #160]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003976:	613b      	str	r3, [r7, #16]
 8003978:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800397a:	e042      	b.n	8003a02 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C4)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a25      	ldr	r2, [pc, #148]	; (8003a18 <HAL_I2C_MspInit+0x148>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d13d      	bne.n	8003a02 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8003986:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800398a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800398c:	2300      	movs	r3, #0
 800398e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003992:	f107 0318 	add.w	r3, r7, #24
 8003996:	4618      	mov	r0, r3
 8003998:	f004 f80a 	bl	80079b0 <HAL_RCCEx_PeriphCLKConfig>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80039a2:	f000 f8d3 	bl	8003b4c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80039a6:	4b1a      	ldr	r3, [pc, #104]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039ac:	f043 0320 	orr.w	r3, r3, #32
 80039b0:	6313      	str	r3, [r2, #48]	; 0x30
 80039b2:	4b17      	ldr	r3, [pc, #92]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80039be:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80039c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039c6:	2312      	movs	r3, #18
 80039c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d2:	2303      	movs	r3, #3
 80039d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80039d8:	2304      	movs	r3, #4
 80039da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80039e2:	4619      	mov	r1, r3
 80039e4:	480b      	ldr	r0, [pc, #44]	; (8003a14 <HAL_I2C_MspInit+0x144>)
 80039e6:	f002 fae3 	bl	8005fb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80039ea:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	4a08      	ldr	r2, [pc, #32]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039f4:	6413      	str	r3, [r2, #64]	; 0x40
 80039f6:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <HAL_I2C_MspInit+0x140>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	68bb      	ldr	r3, [r7, #8]
}
 8003a02:	bf00      	nop
 8003a04:	37b0      	adds	r7, #176	; 0xb0
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40005800 	.word	0x40005800
 8003a10:	40023800 	.word	0x40023800
 8003a14:	40021400 	.word	0x40021400
 8003a18:	40006000 	.word	0x40006000

08003a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a20:	f002 f925 	bl	8005c6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a24:	f000 f818 	bl	8003a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a28:	f7ff fdb8 	bl	800359c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003a2c:	f002 f85e 	bl	8005aec <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8003a30:	f7ff fece 	bl	80037d0 <MX_I2C2_Init>
  MX_I2C4_Init();
 8003a34:	f7ff ff0c 	bl	8003850 <MX_I2C4_Init>
  MX_TIM2_Init();
 8003a38:	f001 fe02 	bl	8005640 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003a3c:	f001 fe78 	bl	8005730 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003a40:	f001 fec6 	bl	80057d0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8003a44:	f001 ff3c 	bl	80058c0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8003a48:	f007 f9ca 	bl	800ade0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8003a4c:	f7fe fccc 	bl	80023e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003a50:	f007 f9fa 	bl	800ae48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003a54:	e7fe      	b.n	8003a54 <main+0x38>
	...

08003a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b094      	sub	sp, #80	; 0x50
 8003a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a5e:	f107 0320 	add.w	r3, r7, #32
 8003a62:	2230      	movs	r2, #48	; 0x30
 8003a64:	2100      	movs	r1, #0
 8003a66:	4618      	mov	r0, r3
 8003a68:	f00b fbb6 	bl	800f1d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a6c:	f107 030c 	add.w	r3, r7, #12
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	605a      	str	r2, [r3, #4]
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	60da      	str	r2, [r3, #12]
 8003a7a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003a7c:	f003 fa8c 	bl	8006f98 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a80:	4b27      	ldr	r3, [pc, #156]	; (8003b20 <SystemClock_Config+0xc8>)
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	4a26      	ldr	r2, [pc, #152]	; (8003b20 <SystemClock_Config+0xc8>)
 8003a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8c:	4b24      	ldr	r3, [pc, #144]	; (8003b20 <SystemClock_Config+0xc8>)
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a94:	60bb      	str	r3, [r7, #8]
 8003a96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003a98:	4b22      	ldr	r3, [pc, #136]	; (8003b24 <SystemClock_Config+0xcc>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003aa0:	4a20      	ldr	r2, [pc, #128]	; (8003b24 <SystemClock_Config+0xcc>)
 8003aa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	4b1e      	ldr	r3, [pc, #120]	; (8003b24 <SystemClock_Config+0xcc>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ab0:	607b      	str	r3, [r7, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003ab8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003abe:	2302      	movs	r3, #2
 8003ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ac2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003ac8:	2304      	movs	r3, #4
 8003aca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003acc:	2348      	movs	r3, #72	; 0x48
 8003ace:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ad8:	f107 0320 	add.w	r3, r7, #32
 8003adc:	4618      	mov	r0, r3
 8003ade:	f003 fa6b 	bl	8006fb8 <HAL_RCC_OscConfig>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003ae8:	f000 f830 	bl	8003b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003aec:	230f      	movs	r3, #15
 8003aee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003af0:	2302      	movs	r3, #2
 8003af2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003afc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003b02:	f107 030c 	add.w	r3, r7, #12
 8003b06:	2102      	movs	r1, #2
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f003 fcf9 	bl	8007500 <HAL_RCC_ClockConfig>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003b14:	f000 f81a 	bl	8003b4c <Error_Handler>
  }
}
 8003b18:	bf00      	nop
 8003b1a:	3750      	adds	r7, #80	; 0x50
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40007000 	.word	0x40007000

08003b28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a04      	ldr	r2, [pc, #16]	; (8003b48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003b3a:	f002 f8a5 	bl	8005c88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40002000 	.word	0x40002000

08003b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b50:	b672      	cpsid	i
}
 8003b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b54:	e7fe      	b.n	8003b54 <Error_Handler+0x8>

08003b56 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b085      	sub	sp, #20
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
 8003b60:	603b      	str	r3, [r7, #0]
 8003b62:	4603      	mov	r3, r0
 8003b64:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d204      	bcs.n	8003b78 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4413      	add	r3, r2
 8003b74:	7bfa      	ldrb	r2, [r7, #15]
 8003b76:	701a      	strb	r2, [r3, #0]
  }
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	607a      	str	r2, [r7, #4]
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	4603      	mov	r3, r0
 8003b92:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	603b      	str	r3, [r7, #0]
 8003bac:	4603      	mov	r3, r0
 8003bae:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <_out_char+0x1e>
    _putchar(character);
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fb53 	bl	8003264 <_putchar>
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	e002      	b.n	8003bdc <_strnlen_s+0x16>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d004      	beq.n	8003bee <_strnlen_s+0x28>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	1e5a      	subs	r2, r3, #1
 8003be8:	603a      	str	r2, [r7, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1f3      	bne.n	8003bd6 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	1ad3      	subs	r3, r2, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	4603      	mov	r3, r0
 8003c08:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	2b2f      	cmp	r3, #47	; 0x2f
 8003c0e:	d904      	bls.n	8003c1a <_is_digit+0x1a>
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	2b39      	cmp	r3, #57	; 0x39
 8003c14:	d801      	bhi.n	8003c1a <_is_digit+0x1a>
 8003c16:	2301      	movs	r3, #1
 8003c18:	e000      	b.n	8003c1c <_is_digit+0x1c>
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	b2db      	uxtb	r3, r3
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b084      	sub	sp, #16
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003c36:	2300      	movs	r3, #0
 8003c38:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003c3a:	e00e      	b.n	8003c5a <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	4618      	mov	r0, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	1c59      	adds	r1, r3, #1
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6011      	str	r1, [r2, #0]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4403      	add	r3, r0
 8003c56:	3b30      	subs	r3, #48	; 0x30
 8003c58:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ffcd 	bl	8003c00 <_is_digit>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1e7      	bne.n	8003c3c <_atoi+0xe>
  }
  return i;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003c76:	b590      	push	{r4, r7, lr}
 8003c78:	b087      	sub	sp, #28
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	60f8      	str	r0, [r7, #12]
 8003c7e:	60b9      	str	r1, [r7, #8]
 8003c80:	607a      	str	r2, [r7, #4]
 8003c82:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d125      	bne.n	8003cde <_out_rev+0x68>
 8003c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d120      	bne.n	8003cde <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8003c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c9e:	617b      	str	r3, [r7, #20]
 8003ca0:	e00a      	b.n	8003cb8 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	1c53      	adds	r3, r2, #1
 8003ca6:	607b      	str	r3, [r7, #4]
 8003ca8:	68fc      	ldr	r4, [r7, #12]
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68b9      	ldr	r1, [r7, #8]
 8003cae:	2020      	movs	r0, #32
 8003cb0:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d3f0      	bcc.n	8003ca2 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8003cc0:	e00d      	b.n	8003cde <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8003cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ccc:	4413      	add	r3, r2
 8003cce:	7818      	ldrb	r0, [r3, #0]
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	1c53      	adds	r3, r2, #1
 8003cd4:	607b      	str	r3, [r7, #4]
 8003cd6:	68fc      	ldr	r4, [r7, #12]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	68b9      	ldr	r1, [r7, #8]
 8003cdc:	47a0      	blx	r4
  while (len) {
 8003cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1ee      	bne.n	8003cc2 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00e      	beq.n	8003d0c <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003cee:	e007      	b.n	8003d00 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	1c53      	adds	r3, r2, #1
 8003cf4:	607b      	str	r3, [r7, #4]
 8003cf6:	68fc      	ldr	r4, [r7, #12]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68b9      	ldr	r1, [r7, #8]
 8003cfc:	2020      	movs	r0, #32
 8003cfe:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d8f1      	bhi.n	8003cf0 <_out_rev+0x7a>
    }
  }

  return idx;
 8003d0c:	687b      	ldr	r3, [r7, #4]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd90      	pop	{r4, r7, pc}

08003d16 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b088      	sub	sp, #32
 8003d1a:	af04      	add	r7, sp, #16
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d136      	bne.n	8003d9c <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d018      	beq.n	8003d66 <_ntoa_format+0x50>
 8003d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d013      	beq.n	8003d66 <_ntoa_format+0x50>
 8003d3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d104      	bne.n	8003d50 <_ntoa_format+0x3a>
 8003d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00a      	beq.n	8003d66 <_ntoa_format+0x50>
      width--;
 8003d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d52:	3b01      	subs	r3, #1
 8003d54:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003d56:	e006      	b.n	8003d66 <_ntoa_format+0x50>
      buf[len++] = '0';
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	1c5a      	adds	r2, r3, #1
 8003d5c:	61fa      	str	r2, [r7, #28]
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4413      	add	r3, r2
 8003d62:	2230      	movs	r2, #48	; 0x30
 8003d64:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003d66:	69fa      	ldr	r2, [r7, #28]
 8003d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d20a      	bcs.n	8003d84 <_ntoa_format+0x6e>
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	2b1f      	cmp	r3, #31
 8003d72:	d9f1      	bls.n	8003d58 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003d74:	e006      	b.n	8003d84 <_ntoa_format+0x6e>
      buf[len++] = '0';
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	61fa      	str	r2, [r7, #28]
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4413      	add	r3, r2
 8003d80:	2230      	movs	r2, #48	; 0x30
 8003d82:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d006      	beq.n	8003d9c <_ntoa_format+0x86>
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d202      	bcs.n	8003d9c <_ntoa_format+0x86>
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	2b1f      	cmp	r3, #31
 8003d9a:	d9ec      	bls.n	8003d76 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d9e:	f003 0310 	and.w	r3, r3, #16
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d058      	beq.n	8003e58 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8003da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d116      	bne.n	8003dde <_ntoa_format+0xc8>
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d013      	beq.n	8003dde <_ntoa_format+0xc8>
 8003db6:	69fa      	ldr	r2, [r7, #28]
 8003db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d003      	beq.n	8003dc6 <_ntoa_format+0xb0>
 8003dbe:	69fa      	ldr	r2, [r7, #28]
 8003dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d10b      	bne.n	8003dde <_ntoa_format+0xc8>
      len--;
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d005      	beq.n	8003dde <_ntoa_format+0xc8>
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	2b10      	cmp	r3, #16
 8003dd6:	d102      	bne.n	8003dde <_ntoa_format+0xc8>
        len--;
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	2b10      	cmp	r3, #16
 8003de2:	d10f      	bne.n	8003e04 <_ntoa_format+0xee>
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10a      	bne.n	8003e04 <_ntoa_format+0xee>
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2b1f      	cmp	r3, #31
 8003df2:	d807      	bhi.n	8003e04 <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	61fa      	str	r2, [r7, #28]
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4413      	add	r3, r2
 8003dfe:	2278      	movs	r2, #120	; 0x78
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e01f      	b.n	8003e44 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e06:	2b10      	cmp	r3, #16
 8003e08:	d10f      	bne.n	8003e2a <_ntoa_format+0x114>
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <_ntoa_format+0x114>
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	2b1f      	cmp	r3, #31
 8003e18:	d807      	bhi.n	8003e2a <_ntoa_format+0x114>
      buf[len++] = 'X';
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	61fa      	str	r2, [r7, #28]
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4413      	add	r3, r2
 8003e24:	2258      	movs	r2, #88	; 0x58
 8003e26:	701a      	strb	r2, [r3, #0]
 8003e28:	e00c      	b.n	8003e44 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d109      	bne.n	8003e44 <_ntoa_format+0x12e>
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	2b1f      	cmp	r3, #31
 8003e34:	d806      	bhi.n	8003e44 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	61fa      	str	r2, [r7, #28]
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4413      	add	r3, r2
 8003e40:	2262      	movs	r2, #98	; 0x62
 8003e42:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	2b1f      	cmp	r3, #31
 8003e48:	d806      	bhi.n	8003e58 <_ntoa_format+0x142>
      buf[len++] = '0';
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	1c5a      	adds	r2, r3, #1
 8003e4e:	61fa      	str	r2, [r7, #28]
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	4413      	add	r3, r2
 8003e54:	2230      	movs	r2, #48	; 0x30
 8003e56:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	2b1f      	cmp	r3, #31
 8003e5c:	d824      	bhi.n	8003ea8 <_ntoa_format+0x192>
    if (negative) {
 8003e5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d007      	beq.n	8003e76 <_ntoa_format+0x160>
      buf[len++] = '-';
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	61fa      	str	r2, [r7, #28]
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4413      	add	r3, r2
 8003e70:	222d      	movs	r2, #45	; 0x2d
 8003e72:	701a      	strb	r2, [r3, #0]
 8003e74:	e018      	b.n	8003ea8 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d007      	beq.n	8003e90 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	61fa      	str	r2, [r7, #28]
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4413      	add	r3, r2
 8003e8a:	222b      	movs	r2, #43	; 0x2b
 8003e8c:	701a      	strb	r2, [r3, #0]
 8003e8e:	e00b      	b.n	8003ea8 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d006      	beq.n	8003ea8 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	61fa      	str	r2, [r7, #28]
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eaa:	9303      	str	r3, [sp, #12]
 8003eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eae:	9302      	str	r3, [sp, #8]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	9301      	str	r3, [sp, #4]
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	68b9      	ldr	r1, [r7, #8]
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f7ff fed9 	bl	8003c76 <_out_rev>
 8003ec4:	4603      	mov	r3, r0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b096      	sub	sp, #88	; 0x58
 8003ed2:	af08      	add	r7, sp, #32
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d103      	bne.n	8003eee <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee8:	f023 0310 	bic.w	r3, r3, #16
 8003eec:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003eee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <_ntoa_long+0x30>
 8003ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d032      	beq.n	8003f64 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f02:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f06:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003f08:	fb01 f202 	mul.w	r2, r1, r2
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003f12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f16:	2b09      	cmp	r3, #9
 8003f18:	d804      	bhi.n	8003f24 <_ntoa_long+0x56>
 8003f1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f1e:	3330      	adds	r3, #48	; 0x30
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	e00d      	b.n	8003f40 <_ntoa_long+0x72>
 8003f24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f26:	f003 0320 	and.w	r3, r3, #32
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <_ntoa_long+0x64>
 8003f2e:	2241      	movs	r2, #65	; 0x41
 8003f30:	e000      	b.n	8003f34 <_ntoa_long+0x66>
 8003f32:	2261      	movs	r2, #97	; 0x61
 8003f34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003f38:	4413      	add	r3, r2
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	3b0a      	subs	r3, #10
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f42:	1c59      	adds	r1, r3, #1
 8003f44:	6379      	str	r1, [r7, #52]	; 0x34
 8003f46:	3338      	adds	r3, #56	; 0x38
 8003f48:	443b      	add	r3, r7
 8003f4a:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003f4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f56:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003f58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <_ntoa_long+0x96>
 8003f5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f60:	2b1f      	cmp	r3, #31
 8003f62:	d9cc      	bls.n	8003efe <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f66:	9306      	str	r3, [sp, #24]
 8003f68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f6a:	9305      	str	r3, [sp, #20]
 8003f6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f6e:	9304      	str	r3, [sp, #16]
 8003f70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f72:	9303      	str	r3, [sp, #12]
 8003f74:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003f78:	9302      	str	r3, [sp, #8]
 8003f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f7c:	9301      	str	r3, [sp, #4]
 8003f7e:	f107 0310 	add.w	r3, r7, #16
 8003f82:	9300      	str	r3, [sp, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	68b9      	ldr	r1, [r7, #8]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f7ff fec3 	bl	8003d16 <_ntoa_format>
 8003f90:	4603      	mov	r3, r0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3738      	adds	r7, #56	; 0x38
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b096      	sub	sp, #88	; 0x58
 8003f9e:	af08      	add	r7, sp, #32
 8003fa0:	60f8      	str	r0, [r7, #12]
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	607a      	str	r2, [r7, #4]
 8003fa6:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003fac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	d103      	bne.n	8003fbc <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003fb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fb6:	f023 0310 	bic.w	r3, r3, #16
 8003fba:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003fbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d003      	beq.n	8003fce <_ntoa_long_long+0x34>
 8003fc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	d037      	beq.n	800403e <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003fce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003fd2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003fd6:	f7fc fe09 	bl	8000bec <__aeabi_uldivmod>
 8003fda:	4613      	mov	r3, r2
 8003fdc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003fe0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003fe4:	2b09      	cmp	r3, #9
 8003fe6:	d804      	bhi.n	8003ff2 <_ntoa_long_long+0x58>
 8003fe8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003fec:	3330      	adds	r3, #48	; 0x30
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	e00d      	b.n	800400e <_ntoa_long_long+0x74>
 8003ff2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <_ntoa_long_long+0x66>
 8003ffc:	2241      	movs	r2, #65	; 0x41
 8003ffe:	e000      	b.n	8004002 <_ntoa_long_long+0x68>
 8004000:	2261      	movs	r2, #97	; 0x61
 8004002:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004006:	4413      	add	r3, r2
 8004008:	b2db      	uxtb	r3, r3
 800400a:	3b0a      	subs	r3, #10
 800400c:	b2da      	uxtb	r2, r3
 800400e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004010:	1c59      	adds	r1, r3, #1
 8004012:	6379      	str	r1, [r7, #52]	; 0x34
 8004014:	3338      	adds	r3, #56	; 0x38
 8004016:	443b      	add	r3, r7
 8004018:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800401c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004020:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004024:	f7fc fde2 	bl	8000bec <__aeabi_uldivmod>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8004030:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004034:	4313      	orrs	r3, r2
 8004036:	d002      	beq.n	800403e <_ntoa_long_long+0xa4>
 8004038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800403a:	2b1f      	cmp	r3, #31
 800403c:	d9c7      	bls.n	8003fce <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800403e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004040:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004042:	9206      	str	r2, [sp, #24]
 8004044:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004046:	9205      	str	r2, [sp, #20]
 8004048:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800404a:	9204      	str	r2, [sp, #16]
 800404c:	9303      	str	r3, [sp, #12]
 800404e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004052:	9302      	str	r3, [sp, #8]
 8004054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	f107 0310 	add.w	r3, r7, #16
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f7ff fe56 	bl	8003d16 <_ntoa_format>
 800406a:	4603      	mov	r3, r0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3738      	adds	r7, #56	; 0x38
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	0000      	movs	r0, r0
	...

08004078 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004078:	b590      	push	{r4, r7, lr}
 800407a:	b09d      	sub	sp, #116	; 0x74
 800407c:	af04      	add	r7, sp, #16
 800407e:	6178      	str	r0, [r7, #20]
 8004080:	6139      	str	r1, [r7, #16]
 8004082:	60fa      	str	r2, [r7, #12]
 8004084:	60bb      	str	r3, [r7, #8]
 8004086:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 800408a:	2300      	movs	r3, #0
 800408c:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 800408e:	f04f 0200 	mov.w	r2, #0
 8004092:	f04f 0300 	mov.w	r3, #0
 8004096:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800409a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800409e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80040a2:	f7fc fcd9 	bl	8000a58 <__aeabi_dcmpeq>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10f      	bne.n	80040cc <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80040ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040ae:	9303      	str	r3, [sp, #12]
 80040b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040b2:	9302      	str	r3, [sp, #8]
 80040b4:	2303      	movs	r3, #3
 80040b6:	9301      	str	r3, [sp, #4]
 80040b8:	4ba7      	ldr	r3, [pc, #668]	; (8004358 <_ftoa+0x2e0>)
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	6939      	ldr	r1, [r7, #16]
 80040c2:	6978      	ldr	r0, [r7, #20]
 80040c4:	f7ff fdd7 	bl	8003c76 <_out_rev>
 80040c8:	4603      	mov	r3, r0
 80040ca:	e222      	b.n	8004512 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 80040cc:	f04f 32ff 	mov.w	r2, #4294967295
 80040d0:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80040d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80040d8:	f7fc fcc8 	bl	8000a6c <__aeabi_dcmplt>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00f      	beq.n	8004102 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80040e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040e4:	9303      	str	r3, [sp, #12]
 80040e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040e8:	9302      	str	r3, [sp, #8]
 80040ea:	2304      	movs	r3, #4
 80040ec:	9301      	str	r3, [sp, #4]
 80040ee:	4b9b      	ldr	r3, [pc, #620]	; (800435c <_ftoa+0x2e4>)
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	6939      	ldr	r1, [r7, #16]
 80040f8:	6978      	ldr	r0, [r7, #20]
 80040fa:	f7ff fdbc 	bl	8003c76 <_out_rev>
 80040fe:	4603      	mov	r3, r0
 8004100:	e207      	b.n	8004512 <_ftoa+0x49a>
  if (value > DBL_MAX)
 8004102:	f04f 32ff 	mov.w	r2, #4294967295
 8004106:	4b96      	ldr	r3, [pc, #600]	; (8004360 <_ftoa+0x2e8>)
 8004108:	e9d7 0100 	ldrd	r0, r1, [r7]
 800410c:	f7fc fccc 	bl	8000aa8 <__aeabi_dcmpgt>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d01d      	beq.n	8004152 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8004116:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004118:	f003 0304 	and.w	r3, r3, #4
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <_ftoa+0xac>
 8004120:	4b90      	ldr	r3, [pc, #576]	; (8004364 <_ftoa+0x2ec>)
 8004122:	e000      	b.n	8004126 <_ftoa+0xae>
 8004124:	4b90      	ldr	r3, [pc, #576]	; (8004368 <_ftoa+0x2f0>)
 8004126:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004128:	f002 0204 	and.w	r2, r2, #4
 800412c:	2a00      	cmp	r2, #0
 800412e:	d001      	beq.n	8004134 <_ftoa+0xbc>
 8004130:	2204      	movs	r2, #4
 8004132:	e000      	b.n	8004136 <_ftoa+0xbe>
 8004134:	2203      	movs	r2, #3
 8004136:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004138:	9103      	str	r1, [sp, #12]
 800413a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800413c:	9102      	str	r1, [sp, #8]
 800413e:	9201      	str	r2, [sp, #4]
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	6939      	ldr	r1, [r7, #16]
 8004148:	6978      	ldr	r0, [r7, #20]
 800414a:	f7ff fd94 	bl	8003c76 <_out_rev>
 800414e:	4603      	mov	r3, r0
 8004150:	e1df      	b.n	8004512 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8004152:	a37d      	add	r3, pc, #500	; (adr r3, 8004348 <_ftoa+0x2d0>)
 8004154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004158:	e9d7 0100 	ldrd	r0, r1, [r7]
 800415c:	f7fc fca4 	bl	8000aa8 <__aeabi_dcmpgt>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <_ftoa+0x102>
 8004166:	a37a      	add	r3, pc, #488	; (adr r3, 8004350 <_ftoa+0x2d8>)
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004170:	f7fc fc7c 	bl	8000a6c <__aeabi_dcmplt>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00f      	beq.n	800419a <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800417a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800417c:	9302      	str	r3, [sp, #8]
 800417e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004180:	9301      	str	r3, [sp, #4]
 8004182:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	ed97 0b00 	vldr	d0, [r7]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	6939      	ldr	r1, [r7, #16]
 8004190:	6978      	ldr	r0, [r7, #20]
 8004192:	f000 f9c9 	bl	8004528 <_etoa>
 8004196:	4603      	mov	r3, r0
 8004198:	e1bb      	b.n	8004512 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 800419a:	2300      	movs	r3, #0
 800419c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80041ac:	f7fc fc5e 	bl	8000a6c <__aeabi_dcmplt>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00e      	beq.n	80041d4 <_ftoa+0x15c>
    negative = true;
 80041b6:	2301      	movs	r3, #1
 80041b8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 80041bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041c0:	f04f 0000 	mov.w	r0, #0
 80041c4:	f04f 0100 	mov.w	r1, #0
 80041c8:	f7fc f826 	bl	8000218 <__aeabi_dsub>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 80041d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10d      	bne.n	80041fa <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80041de:	2306      	movs	r3, #6
 80041e0:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80041e2:	e00a      	b.n	80041fa <_ftoa+0x182>
    buf[len++] = '0';
 80041e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041e6:	1c5a      	adds	r2, r3, #1
 80041e8:	65fa      	str	r2, [r7, #92]	; 0x5c
 80041ea:	3360      	adds	r3, #96	; 0x60
 80041ec:	443b      	add	r3, r7
 80041ee:	2230      	movs	r2, #48	; 0x30
 80041f0:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 80041f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041f6:	3b01      	subs	r3, #1
 80041f8:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80041fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041fc:	2b1f      	cmp	r3, #31
 80041fe:	d802      	bhi.n	8004206 <_ftoa+0x18e>
 8004200:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004202:	2b09      	cmp	r3, #9
 8004204:	d8ee      	bhi.n	80041e4 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8004206:	e9d7 0100 	ldrd	r0, r1, [r7]
 800420a:	f7fc fc57 	bl	8000abc <__aeabi_d2iz>
 800420e:	4603      	mov	r3, r0
 8004210:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8004212:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004214:	f7fc f94e 	bl	80004b4 <__aeabi_i2d>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004220:	f7fb fffa 	bl	8000218 <__aeabi_dsub>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4610      	mov	r0, r2
 800422a:	4619      	mov	r1, r3
 800422c:	4a4f      	ldr	r2, [pc, #316]	; (800436c <_ftoa+0x2f4>)
 800422e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	4413      	add	r3, r2
 8004234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004238:	f7fc f9a6 	bl	8000588 <__aeabi_dmul>
 800423c:	4602      	mov	r2, r0
 800423e:	460b      	mov	r3, r1
 8004240:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8004244:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004248:	f7fc fc60 	bl	8000b0c <__aeabi_d2uiz>
 800424c:	4603      	mov	r3, r0
 800424e:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8004250:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004252:	f7fc f91f 	bl	8000494 <__aeabi_ui2d>
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800425e:	f7fb ffdb 	bl	8000218 <__aeabi_dsub>
 8004262:	4602      	mov	r2, r0
 8004264:	460b      	mov	r3, r1
 8004266:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	4b40      	ldr	r3, [pc, #256]	; (8004370 <_ftoa+0x2f8>)
 8004270:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004274:	f7fc fc18 	bl	8000aa8 <__aeabi_dcmpgt>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d016      	beq.n	80042ac <_ftoa+0x234>
    ++frac;
 800427e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004280:	3301      	adds	r3, #1
 8004282:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8004284:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004286:	f7fc f905 	bl	8000494 <__aeabi_ui2d>
 800428a:	4a38      	ldr	r2, [pc, #224]	; (800436c <_ftoa+0x2f4>)
 800428c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004296:	f7fc fbfd 	bl	8000a94 <__aeabi_dcmpge>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d01a      	beq.n	80042d6 <_ftoa+0x25e>
      frac = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 80042a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a6:	3301      	adds	r3, #1
 80042a8:	657b      	str	r3, [r7, #84]	; 0x54
 80042aa:	e014      	b.n	80042d6 <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	4b2f      	ldr	r3, [pc, #188]	; (8004370 <_ftoa+0x2f8>)
 80042b2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80042b6:	f7fc fbd9 	bl	8000a6c <__aeabi_dcmplt>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10a      	bne.n	80042d6 <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 80042c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d004      	beq.n	80042d0 <_ftoa+0x258>
 80042c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 80042d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042d2:	3301      	adds	r3, #1
 80042d4:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 80042d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d14b      	bne.n	8004374 <_ftoa+0x2fc>
    diff = value - (double)whole;
 80042dc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80042de:	f7fc f8e9 	bl	80004b4 <__aeabi_i2d>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042ea:	f7fb ff95 	bl	8000218 <__aeabi_dsub>
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 80042f6:	2301      	movs	r3, #1
 80042f8:	461c      	mov	r4, r3
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	4b1c      	ldr	r3, [pc, #112]	; (8004370 <_ftoa+0x2f8>)
 8004300:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004304:	f7fc fbb2 	bl	8000a6c <__aeabi_dcmplt>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <_ftoa+0x29a>
 800430e:	2300      	movs	r3, #0
 8004310:	461c      	mov	r4, r3
 8004312:	b2e3      	uxtb	r3, r4
 8004314:	f083 0301 	eor.w	r3, r3, #1
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <_ftoa+0x2ba>
 800431e:	f04f 0200 	mov.w	r2, #0
 8004322:	4b13      	ldr	r3, [pc, #76]	; (8004370 <_ftoa+0x2f8>)
 8004324:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004328:	f7fc fbbe 	bl	8000aa8 <__aeabi_dcmpgt>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d064      	beq.n	80043fc <_ftoa+0x384>
 8004332:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 8081 	beq.w	8004440 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 800433e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004340:	3301      	adds	r3, #1
 8004342:	657b      	str	r3, [r7, #84]	; 0x54
 8004344:	e07c      	b.n	8004440 <_ftoa+0x3c8>
 8004346:	bf00      	nop
 8004348:	00000000 	.word	0x00000000
 800434c:	41cdcd65 	.word	0x41cdcd65
 8004350:	00000000 	.word	0x00000000
 8004354:	c1cdcd65 	.word	0xc1cdcd65
 8004358:	0800f8fc 	.word	0x0800f8fc
 800435c:	0800f900 	.word	0x0800f900
 8004360:	7fefffff 	.word	0x7fefffff
 8004364:	0800f908 	.word	0x0800f908
 8004368:	0800f910 	.word	0x0800f910
 800436c:	0800fe08 	.word	0x0800fe08
 8004370:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8004374:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004376:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004378:	e01f      	b.n	80043ba <_ftoa+0x342>
      --count;
 800437a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800437c:	3b01      	subs	r3, #1
 800437e:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8004380:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004382:	4b66      	ldr	r3, [pc, #408]	; (800451c <_ftoa+0x4a4>)
 8004384:	fba3 2301 	umull	r2, r3, r3, r1
 8004388:	08da      	lsrs	r2, r3, #3
 800438a:	4613      	mov	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	1aca      	subs	r2, r1, r3
 8004394:	b2d2      	uxtb	r2, r2
 8004396:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004398:	1c59      	adds	r1, r3, #1
 800439a:	65f9      	str	r1, [r7, #92]	; 0x5c
 800439c:	3230      	adds	r2, #48	; 0x30
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	3360      	adds	r3, #96	; 0x60
 80043a2:	443b      	add	r3, r7
 80043a4:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 80043a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043aa:	4a5c      	ldr	r2, [pc, #368]	; (800451c <_ftoa+0x4a4>)
 80043ac:	fba2 2303 	umull	r2, r3, r2, r3
 80043b0:	08db      	lsrs	r3, r3, #3
 80043b2:	653b      	str	r3, [r7, #80]	; 0x50
 80043b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80043ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043bc:	2b1f      	cmp	r3, #31
 80043be:	d9dc      	bls.n	800437a <_ftoa+0x302>
 80043c0:	e009      	b.n	80043d6 <_ftoa+0x35e>
        break;
 80043c2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80043c4:	e007      	b.n	80043d6 <_ftoa+0x35e>
      buf[len++] = '0';
 80043c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	65fa      	str	r2, [r7, #92]	; 0x5c
 80043cc:	3360      	adds	r3, #96	; 0x60
 80043ce:	443b      	add	r3, r7
 80043d0:	2230      	movs	r2, #48	; 0x30
 80043d2:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80043d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043d8:	2b1f      	cmp	r3, #31
 80043da:	d804      	bhi.n	80043e6 <_ftoa+0x36e>
 80043dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043de:	1e5a      	subs	r2, r3, #1
 80043e0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1ef      	bne.n	80043c6 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80043e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043e8:	2b1f      	cmp	r3, #31
 80043ea:	d829      	bhi.n	8004440 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 80043ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	65fa      	str	r2, [r7, #92]	; 0x5c
 80043f2:	3360      	adds	r3, #96	; 0x60
 80043f4:	443b      	add	r3, r7
 80043f6:	222e      	movs	r2, #46	; 0x2e
 80043f8:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80043fc:	e020      	b.n	8004440 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 80043fe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004400:	4b47      	ldr	r3, [pc, #284]	; (8004520 <_ftoa+0x4a8>)
 8004402:	fb83 1302 	smull	r1, r3, r3, r2
 8004406:	1099      	asrs	r1, r3, #2
 8004408:	17d3      	asrs	r3, r2, #31
 800440a:	1ac9      	subs	r1, r1, r3
 800440c:	460b      	mov	r3, r1
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	1ad1      	subs	r1, r2, r3
 8004416:	b2ca      	uxtb	r2, r1
 8004418:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800441a:	1c59      	adds	r1, r3, #1
 800441c:	65f9      	str	r1, [r7, #92]	; 0x5c
 800441e:	3230      	adds	r2, #48	; 0x30
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	3360      	adds	r3, #96	; 0x60
 8004424:	443b      	add	r3, r7
 8004426:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800442a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800442c:	4a3c      	ldr	r2, [pc, #240]	; (8004520 <_ftoa+0x4a8>)
 800442e:	fb82 1203 	smull	r1, r2, r2, r3
 8004432:	1092      	asrs	r2, r2, #2
 8004434:	17db      	asrs	r3, r3, #31
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	657b      	str	r3, [r7, #84]	; 0x54
 800443a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004440:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004442:	2b1f      	cmp	r3, #31
 8004444:	d9db      	bls.n	80043fe <_ftoa+0x386>
 8004446:	e000      	b.n	800444a <_ftoa+0x3d2>
      break;
 8004448:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800444a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d123      	bne.n	800449c <_ftoa+0x424>
 8004454:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01e      	beq.n	800449c <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800445e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004460:	2b00      	cmp	r3, #0
 8004462:	d014      	beq.n	800448e <_ftoa+0x416>
 8004464:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8004468:	2b00      	cmp	r3, #0
 800446a:	d104      	bne.n	8004476 <_ftoa+0x3fe>
 800446c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <_ftoa+0x416>
      width--;
 8004476:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004478:	3b01      	subs	r3, #1
 800447a:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800447c:	e007      	b.n	800448e <_ftoa+0x416>
      buf[len++] = '0';
 800447e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004484:	3360      	adds	r3, #96	; 0x60
 8004486:	443b      	add	r3, r7
 8004488:	2230      	movs	r2, #48	; 0x30
 800448a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800448e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004490:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004492:	429a      	cmp	r2, r3
 8004494:	d202      	bcs.n	800449c <_ftoa+0x424>
 8004496:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004498:	2b1f      	cmp	r3, #31
 800449a:	d9f0      	bls.n	800447e <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800449c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800449e:	2b1f      	cmp	r3, #31
 80044a0:	d827      	bhi.n	80044f2 <_ftoa+0x47a>
    if (negative) {
 80044a2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <_ftoa+0x444>
      buf[len++] = '-';
 80044aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	65fa      	str	r2, [r7, #92]	; 0x5c
 80044b0:	3360      	adds	r3, #96	; 0x60
 80044b2:	443b      	add	r3, r7
 80044b4:	222d      	movs	r2, #45	; 0x2d
 80044b6:	f803 2c48 	strb.w	r2, [r3, #-72]
 80044ba:	e01a      	b.n	80044f2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 80044bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d008      	beq.n	80044d8 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80044c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	65fa      	str	r2, [r7, #92]	; 0x5c
 80044cc:	3360      	adds	r3, #96	; 0x60
 80044ce:	443b      	add	r3, r7
 80044d0:	222b      	movs	r2, #43	; 0x2b
 80044d2:	f803 2c48 	strb.w	r2, [r3, #-72]
 80044d6:	e00c      	b.n	80044f2 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 80044d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <_ftoa+0x47a>
      buf[len++] = ' ';
 80044e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044e4:	1c5a      	adds	r2, r3, #1
 80044e6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80044e8:	3360      	adds	r3, #96	; 0x60
 80044ea:	443b      	add	r3, r7
 80044ec:	2220      	movs	r2, #32
 80044ee:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80044f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044f4:	9303      	str	r3, [sp, #12]
 80044f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044f8:	9302      	str	r3, [sp, #8]
 80044fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044fc:	9301      	str	r3, [sp, #4]
 80044fe:	f107 0318 	add.w	r3, r7, #24
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	6939      	ldr	r1, [r7, #16]
 800450a:	6978      	ldr	r0, [r7, #20]
 800450c:	f7ff fbb3 	bl	8003c76 <_out_rev>
 8004510:	4603      	mov	r3, r0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3764      	adds	r7, #100	; 0x64
 8004516:	46bd      	mov	sp, r7
 8004518:	bd90      	pop	{r4, r7, pc}
 800451a:	bf00      	nop
 800451c:	cccccccd 	.word	0xcccccccd
 8004520:	66666667 	.word	0x66666667
 8004524:	00000000 	.word	0x00000000

08004528 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800452c:	b09f      	sub	sp, #124	; 0x7c
 800452e:	af06      	add	r7, sp, #24
 8004530:	6278      	str	r0, [r7, #36]	; 0x24
 8004532:	6239      	str	r1, [r7, #32]
 8004534:	61fa      	str	r2, [r7, #28]
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800453c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004540:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004544:	f7fc fa88 	bl	8000a58 <__aeabi_dcmpeq>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d014      	beq.n	8004578 <_etoa+0x50>
 800454e:	f04f 32ff 	mov.w	r2, #4294967295
 8004552:	4bc1      	ldr	r3, [pc, #772]	; (8004858 <_etoa+0x330>)
 8004554:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004558:	f7fc faa6 	bl	8000aa8 <__aeabi_dcmpgt>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10a      	bne.n	8004578 <_etoa+0x50>
 8004562:	f04f 32ff 	mov.w	r2, #4294967295
 8004566:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800456a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800456e:	f7fc fa7d 	bl	8000a6c <__aeabi_dcmplt>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d012      	beq.n	800459e <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004578:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800457c:	9302      	str	r3, [sp, #8]
 800457e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004582:	9301      	str	r3, [sp, #4]
 8004584:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	ed97 0b04 	vldr	d0, [r7, #16]
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	69fa      	ldr	r2, [r7, #28]
 8004592:	6a39      	ldr	r1, [r7, #32]
 8004594:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004596:	f7ff fd6f 	bl	8004078 <_ftoa>
 800459a:	4603      	mov	r3, r0
 800459c:	e23f      	b.n	8004a1e <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 800459e:	2301      	movs	r3, #1
 80045a0:	461e      	mov	r6, r3
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	f04f 0300 	mov.w	r3, #0
 80045aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80045ae:	f7fc fa5d 	bl	8000a6c <__aeabi_dcmplt>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d101      	bne.n	80045bc <_etoa+0x94>
 80045b8:	2300      	movs	r3, #0
 80045ba:	461e      	mov	r6, r3
 80045bc:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 80045c0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d009      	beq.n	80045dc <_etoa+0xb4>
    value = -value;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	603b      	str	r3, [r7, #0]
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80045d2:	607b      	str	r3, [r7, #4]
 80045d4:	ed97 7b00 	vldr	d7, [r7]
 80045d8:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80045dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d102      	bne.n	80045ee <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80045e8:	2306      	movs	r3, #6
 80045ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80045ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80045f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80045f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045fa:	f04f 0200 	mov.w	r2, #0
 80045fe:	f04f 0300 	mov.w	r3, #0
 8004602:	0d0a      	lsrs	r2, r1, #20
 8004604:	2300      	movs	r3, #0
 8004606:	4613      	mov	r3, r2
 8004608:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800460c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004610:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8004612:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004616:	4690      	mov	r8, r2
 8004618:	f3c3 0913 	ubfx	r9, r3, #0, #20
 800461c:	4644      	mov	r4, r8
 800461e:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 8004622:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004626:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800462a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800462c:	f7fb ff42 	bl	80004b4 <__aeabi_i2d>
 8004630:	a37d      	add	r3, pc, #500	; (adr r3, 8004828 <_etoa+0x300>)
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	f7fb ffa7 	bl	8000588 <__aeabi_dmul>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4610      	mov	r0, r2
 8004640:	4619      	mov	r1, r3
 8004642:	a37b      	add	r3, pc, #492	; (adr r3, 8004830 <_etoa+0x308>)
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f7fb fde8 	bl	800021c <__adddf3>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4614      	mov	r4, r2
 8004652:	461d      	mov	r5, r3
 8004654:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	4b7f      	ldr	r3, [pc, #508]	; (800485c <_etoa+0x334>)
 800465e:	f7fb fddb 	bl	8000218 <__aeabi_dsub>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	4610      	mov	r0, r2
 8004668:	4619      	mov	r1, r3
 800466a:	a373      	add	r3, pc, #460	; (adr r3, 8004838 <_etoa+0x310>)
 800466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004670:	f7fb ff8a 	bl	8000588 <__aeabi_dmul>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4620      	mov	r0, r4
 800467a:	4629      	mov	r1, r5
 800467c:	f7fb fdce 	bl	800021c <__adddf3>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	f7fc fa18 	bl	8000abc <__aeabi_d2iz>
 800468c:	4603      	mov	r3, r0
 800468e:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004690:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004692:	f7fb ff0f 	bl	80004b4 <__aeabi_i2d>
 8004696:	a36a      	add	r3, pc, #424	; (adr r3, 8004840 <_etoa+0x318>)
 8004698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469c:	f7fb ff74 	bl	8000588 <__aeabi_dmul>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	4610      	mov	r0, r2
 80046a6:	4619      	mov	r1, r3
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	4b6c      	ldr	r3, [pc, #432]	; (8004860 <_etoa+0x338>)
 80046ae:	f7fb fdb5 	bl	800021c <__adddf3>
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	4610      	mov	r0, r2
 80046b8:	4619      	mov	r1, r3
 80046ba:	f7fc f9ff 	bl	8000abc <__aeabi_d2iz>
 80046be:	4603      	mov	r3, r0
 80046c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80046c2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80046c4:	f7fb fef6 	bl	80004b4 <__aeabi_i2d>
 80046c8:	a35f      	add	r3, pc, #380	; (adr r3, 8004848 <_etoa+0x320>)
 80046ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ce:	f7fb ff5b 	bl	8000588 <__aeabi_dmul>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4614      	mov	r4, r2
 80046d8:	461d      	mov	r5, r3
 80046da:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80046dc:	f7fb feea 	bl	80004b4 <__aeabi_i2d>
 80046e0:	a35b      	add	r3, pc, #364	; (adr r3, 8004850 <_etoa+0x328>)
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	f7fb ff4f 	bl	8000588 <__aeabi_dmul>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4620      	mov	r0, r4
 80046f0:	4629      	mov	r1, r5
 80046f2:	f7fb fd91 	bl	8000218 <__aeabi_dsub>
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 80046fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004702:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004706:	f7fb ff3f 	bl	8000588 <__aeabi_dmul>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
 800470e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8004712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004714:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8004718:	17da      	asrs	r2, r3, #31
 800471a:	469a      	mov	sl, r3
 800471c:	4693      	mov	fp, r2
 800471e:	f04f 0200 	mov.w	r2, #0
 8004722:	f04f 0300 	mov.w	r3, #0
 8004726:	ea4f 530a 	mov.w	r3, sl, lsl #20
 800472a:	2200      	movs	r2, #0
 800472c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004730:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8004734:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004738:	4602      	mov	r2, r0
 800473a:	460b      	mov	r3, r1
 800473c:	f7fb fd6e 	bl	800021c <__adddf3>
 8004740:	4602      	mov	r2, r0
 8004742:	460b      	mov	r3, r1
 8004744:	4690      	mov	r8, r2
 8004746:	4699      	mov	r9, r3
 8004748:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800474c:	f04f 0000 	mov.w	r0, #0
 8004750:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004754:	f7fb fd60 	bl	8000218 <__aeabi_dsub>
 8004758:	4602      	mov	r2, r0
 800475a:	460b      	mov	r3, r1
 800475c:	4692      	mov	sl, r2
 800475e:	469b      	mov	fp, r3
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	4b3f      	ldr	r3, [pc, #252]	; (8004864 <_etoa+0x33c>)
 8004766:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800476a:	f7fc f837 	bl	80007dc <__aeabi_ddiv>
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	4610      	mov	r0, r2
 8004774:	4619      	mov	r1, r3
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	4b3b      	ldr	r3, [pc, #236]	; (8004868 <_etoa+0x340>)
 800477c:	f7fb fd4e 	bl	800021c <__adddf3>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004788:	f7fc f828 	bl	80007dc <__aeabi_ddiv>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4610      	mov	r0, r2
 8004792:	4619      	mov	r1, r3
 8004794:	f04f 0200 	mov.w	r2, #0
 8004798:	4b34      	ldr	r3, [pc, #208]	; (800486c <_etoa+0x344>)
 800479a:	f7fb fd3f 	bl	800021c <__adddf3>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80047a6:	f7fc f819 	bl	80007dc <__aeabi_ddiv>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4650      	mov	r0, sl
 80047b0:	4659      	mov	r1, fp
 80047b2:	f7fb fd33 	bl	800021c <__adddf3>
 80047b6:	4602      	mov	r2, r0
 80047b8:	460b      	mov	r3, r1
 80047ba:	4640      	mov	r0, r8
 80047bc:	4649      	mov	r1, r9
 80047be:	f7fc f80d 	bl	80007dc <__aeabi_ddiv>
 80047c2:	4602      	mov	r2, r0
 80047c4:	460b      	mov	r3, r1
 80047c6:	4610      	mov	r0, r2
 80047c8:	4619      	mov	r1, r3
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	4b28      	ldr	r3, [pc, #160]	; (8004870 <_etoa+0x348>)
 80047d0:	f7fb fd24 	bl	800021c <__adddf3>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4620      	mov	r0, r4
 80047da:	4629      	mov	r1, r5
 80047dc:	f7fb fed4 	bl	8000588 <__aeabi_dmul>
 80047e0:	4602      	mov	r2, r0
 80047e2:	460b      	mov	r3, r1
 80047e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 80047e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80047f0:	f7fc f93c 	bl	8000a6c <__aeabi_dcmplt>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00d      	beq.n	8004816 <_etoa+0x2ee>
    expval--;
 80047fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047fc:	3b01      	subs	r3, #1
 80047fe:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 8004800:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	4b17      	ldr	r3, [pc, #92]	; (8004868 <_etoa+0x340>)
 800480a:	f7fb ffe7 	bl	80007dc <__aeabi_ddiv>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004818:	2b63      	cmp	r3, #99	; 0x63
 800481a:	dc2b      	bgt.n	8004874 <_etoa+0x34c>
 800481c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800481e:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8004822:	db27      	blt.n	8004874 <_etoa+0x34c>
 8004824:	2304      	movs	r3, #4
 8004826:	e026      	b.n	8004876 <_etoa+0x34e>
 8004828:	509f79fb 	.word	0x509f79fb
 800482c:	3fd34413 	.word	0x3fd34413
 8004830:	8b60c8b3 	.word	0x8b60c8b3
 8004834:	3fc68a28 	.word	0x3fc68a28
 8004838:	636f4361 	.word	0x636f4361
 800483c:	3fd287a7 	.word	0x3fd287a7
 8004840:	0979a371 	.word	0x0979a371
 8004844:	400a934f 	.word	0x400a934f
 8004848:	bbb55516 	.word	0xbbb55516
 800484c:	40026bb1 	.word	0x40026bb1
 8004850:	fefa39ef 	.word	0xfefa39ef
 8004854:	3fe62e42 	.word	0x3fe62e42
 8004858:	7fefffff 	.word	0x7fefffff
 800485c:	3ff80000 	.word	0x3ff80000
 8004860:	3fe00000 	.word	0x3fe00000
 8004864:	402c0000 	.word	0x402c0000
 8004868:	40240000 	.word	0x40240000
 800486c:	40180000 	.word	0x40180000
 8004870:	3ff00000 	.word	0x3ff00000
 8004874:	2305      	movs	r3, #5
 8004876:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004878:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800487c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004880:	2b00      	cmp	r3, #0
 8004882:	d03d      	beq.n	8004900 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004884:	a368      	add	r3, pc, #416	; (adr r3, 8004a28 <_etoa+0x500>)
 8004886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800488e:	f7fc f901 	bl	8000a94 <__aeabi_dcmpge>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d024      	beq.n	80048e2 <_etoa+0x3ba>
 8004898:	a365      	add	r3, pc, #404	; (adr r3, 8004a30 <_etoa+0x508>)
 800489a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80048a2:	f7fc f8e3 	bl	8000a6c <__aeabi_dcmplt>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01a      	beq.n	80048e2 <_etoa+0x3ba>
      if ((int)prec > expval) {
 80048ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048b2:	429a      	cmp	r2, r3
 80048b4:	da07      	bge.n	80048c6 <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 80048b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80048ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	3b01      	subs	r3, #1
 80048c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80048c4:	e002      	b.n	80048cc <_etoa+0x3a4>
      }
      else {
        prec = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80048cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048e0:	e00e      	b.n	8004900 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80048e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00a      	beq.n	8004900 <_etoa+0x3d8>
 80048ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d004      	beq.n	8004900 <_etoa+0x3d8>
        --prec;
 80048f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048fa:	3b01      	subs	r3, #1
 80048fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004900:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004904:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 8004906:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800490a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800490c:	429a      	cmp	r2, r3
 800490e:	d904      	bls.n	800491a <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004910:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004912:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	657b      	str	r3, [r7, #84]	; 0x54
 8004918:	e001      	b.n	800491e <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800491e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <_etoa+0x40c>
 800492a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 8004934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004936:	2b00      	cmp	r3, #0
 8004938:	d009      	beq.n	800494e <_etoa+0x426>
    value /= conv.F;
 800493a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800493e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004942:	f7fb ff4b 	bl	80007dc <__aeabi_ddiv>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004952:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8004956:	2b00      	cmp	r3, #0
 8004958:	d006      	beq.n	8004968 <_etoa+0x440>
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	60bb      	str	r3, [r7, #8]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004964:	60fb      	str	r3, [r7, #12]
 8004966:	e003      	b.n	8004970 <_etoa+0x448>
 8004968:	ed97 7b04 	vldr	d7, [r7, #16]
 800496c:	ed87 7b02 	vstr	d7, [r7, #8]
 8004970:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004974:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004978:	9302      	str	r3, [sp, #8]
 800497a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800497c:	9301      	str	r3, [sp, #4]
 800497e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	ed97 0b02 	vldr	d0, [r7, #8]
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	6a39      	ldr	r1, [r7, #32]
 800498e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004990:	f7ff fb72 	bl	8004078 <_ftoa>
 8004994:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 8004996:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004998:	2b00      	cmp	r3, #0
 800499a:	d03f      	beq.n	8004a1c <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 800499c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <_etoa+0x484>
 80049a8:	2045      	movs	r0, #69	; 0x45
 80049aa:	e000      	b.n	80049ae <_etoa+0x486>
 80049ac:	2065      	movs	r0, #101	; 0x65
 80049ae:	69fa      	ldr	r2, [r7, #28]
 80049b0:	1c53      	adds	r3, r2, #1
 80049b2:	61fb      	str	r3, [r7, #28]
 80049b4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	6a39      	ldr	r1, [r7, #32]
 80049ba:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80049bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049be:	2b00      	cmp	r3, #0
 80049c0:	bfb8      	it	lt
 80049c2:	425b      	neglt	r3, r3
 80049c4:	4618      	mov	r0, r3
 80049c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049c8:	0fdb      	lsrs	r3, r3, #31
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049ce:	3a01      	subs	r2, #1
 80049d0:	2105      	movs	r1, #5
 80049d2:	9105      	str	r1, [sp, #20]
 80049d4:	9204      	str	r2, [sp, #16]
 80049d6:	2200      	movs	r2, #0
 80049d8:	9203      	str	r2, [sp, #12]
 80049da:	220a      	movs	r2, #10
 80049dc:	9202      	str	r2, [sp, #8]
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	9000      	str	r0, [sp, #0]
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	69fa      	ldr	r2, [r7, #28]
 80049e6:	6a39      	ldr	r1, [r7, #32]
 80049e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049ea:	f7ff fa70 	bl	8003ece <_ntoa_long>
 80049ee:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80049f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00f      	beq.n	8004a1c <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80049fc:	e007      	b.n	8004a0e <_etoa+0x4e6>
 80049fe:	69fa      	ldr	r2, [r7, #28]
 8004a00:	1c53      	adds	r3, r2, #1
 8004a02:	61fb      	str	r3, [r7, #28]
 8004a04:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	6a39      	ldr	r1, [r7, #32]
 8004a0a:	2020      	movs	r0, #32
 8004a0c:	47a0      	blx	r4
 8004a0e:	69fa      	ldr	r2, [r7, #28]
 8004a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d8f0      	bhi.n	80049fe <_etoa+0x4d6>
    }
  }
  return idx;
 8004a1c:	69fb      	ldr	r3, [r7, #28]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3764      	adds	r7, #100	; 0x64
 8004a22:	46bd      	mov	sp, r7
 8004a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a28:	eb1c432d 	.word	0xeb1c432d
 8004a2c:	3f1a36e2 	.word	0x3f1a36e2
 8004a30:	00000000 	.word	0x00000000
 8004a34:	412e8480 	.word	0x412e8480

08004a38 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	b0a3      	sub	sp, #140	; 0x8c
 8004a3e:	af0a      	add	r7, sp, #40	; 0x28
 8004a40:	6178      	str	r0, [r7, #20]
 8004a42:	6139      	str	r1, [r7, #16]
 8004a44:	60fa      	str	r2, [r7, #12]
 8004a46:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f040 84be 	bne.w	80053d0 <_vsnprintf+0x998>
    // use null output function
    out = _out_null;
 8004a54:	4ba3      	ldr	r3, [pc, #652]	; (8004ce4 <_vsnprintf+0x2ac>)
 8004a56:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004a58:	f000 bcba 	b.w	80053d0 <_vsnprintf+0x998>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b25      	cmp	r3, #37	; 0x25
 8004a62:	d00d      	beq.n	8004a80 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	7818      	ldrb	r0, [r3, #0]
 8004a68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a6a:	1c53      	adds	r3, r2, #1
 8004a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a6e:	697c      	ldr	r4, [r7, #20]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6939      	ldr	r1, [r7, #16]
 8004a74:	47a0      	blx	r4
      format++;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	3301      	adds	r3, #1
 8004a7a:	60bb      	str	r3, [r7, #8]
      continue;
 8004a7c:	f000 bca8 	b.w	80053d0 <_vsnprintf+0x998>
    }
    else {
      // yes, evaluate it
      format++;
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	3301      	adds	r3, #1
 8004a84:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	3b20      	subs	r3, #32
 8004a90:	2b10      	cmp	r3, #16
 8004a92:	d857      	bhi.n	8004b44 <_vsnprintf+0x10c>
 8004a94:	a201      	add	r2, pc, #4	; (adr r2, 8004a9c <_vsnprintf+0x64>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004b1d 	.word	0x08004b1d
 8004aa0:	08004b45 	.word	0x08004b45
 8004aa4:	08004b45 	.word	0x08004b45
 8004aa8:	08004b31 	.word	0x08004b31
 8004aac:	08004b45 	.word	0x08004b45
 8004ab0:	08004b45 	.word	0x08004b45
 8004ab4:	08004b45 	.word	0x08004b45
 8004ab8:	08004b45 	.word	0x08004b45
 8004abc:	08004b45 	.word	0x08004b45
 8004ac0:	08004b45 	.word	0x08004b45
 8004ac4:	08004b45 	.word	0x08004b45
 8004ac8:	08004b09 	.word	0x08004b09
 8004acc:	08004b45 	.word	0x08004b45
 8004ad0:	08004af5 	.word	0x08004af5
 8004ad4:	08004b45 	.word	0x08004b45
 8004ad8:	08004b45 	.word	0x08004b45
 8004adc:	08004ae1 	.word	0x08004ae1
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004ae0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	3301      	adds	r3, #1
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	2301      	movs	r3, #1
 8004af0:	653b      	str	r3, [r7, #80]	; 0x50
 8004af2:	e02a      	b.n	8004b4a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004af4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004af6:	f043 0302 	orr.w	r3, r3, #2
 8004afa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	3301      	adds	r3, #1
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	2301      	movs	r3, #1
 8004b04:	653b      	str	r3, [r7, #80]	; 0x50
 8004b06:	e020      	b.n	8004b4a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004b08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b0a:	f043 0304 	orr.w	r3, r3, #4
 8004b0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	3301      	adds	r3, #1
 8004b14:	60bb      	str	r3, [r7, #8]
 8004b16:	2301      	movs	r3, #1
 8004b18:	653b      	str	r3, [r7, #80]	; 0x50
 8004b1a:	e016      	b.n	8004b4a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004b1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b1e:	f043 0308 	orr.w	r3, r3, #8
 8004b22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	3301      	adds	r3, #1
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	653b      	str	r3, [r7, #80]	; 0x50
 8004b2e:	e00c      	b.n	8004b4a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004b30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b32:	f043 0310 	orr.w	r3, r3, #16
 8004b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	60bb      	str	r3, [r7, #8]
 8004b3e:	2301      	movs	r3, #1
 8004b40:	653b      	str	r3, [r7, #80]	; 0x50
 8004b42:	e002      	b.n	8004b4a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004b44:	2300      	movs	r3, #0
 8004b46:	653b      	str	r3, [r7, #80]	; 0x50
 8004b48:	bf00      	nop
      }
    } while (n);
 8004b4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d19c      	bne.n	8004a8a <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff f851 	bl	8003c00 <_is_digit>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d006      	beq.n	8004b72 <_vsnprintf+0x13a>
      width = _atoi(&format);
 8004b64:	f107 0308 	add.w	r3, r7, #8
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff f860 	bl	8003c2e <_atoi>
 8004b6e:	65b8      	str	r0, [r7, #88]	; 0x58
 8004b70:	e01a      	b.n	8004ba8 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	2b2a      	cmp	r3, #42	; 0x2a
 8004b78:	d116      	bne.n	8004ba8 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8004b7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b7e:	1d1a      	adds	r2, r3, #4
 8004b80:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	da07      	bge.n	8004b9e <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b90:	f043 0302 	orr.w	r3, r3, #2
 8004b94:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 8004b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b98:	425b      	negs	r3, r3
 8004b9a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b9c:	e001      	b.n	8004ba2 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba0:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b2e      	cmp	r3, #46	; 0x2e
 8004bb2:	d127      	bne.n	8004c04 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 8004bb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bba:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7ff f81a 	bl	8003c00 <_is_digit>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d006      	beq.n	8004be0 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 8004bd2:	f107 0308 	add.w	r3, r7, #8
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff f829 	bl	8003c2e <_atoi>
 8004bdc:	6578      	str	r0, [r7, #84]	; 0x54
 8004bde:	e011      	b.n	8004c04 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	2b2a      	cmp	r3, #42	; 0x2a
 8004be6:	d10d      	bne.n	8004c04 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004be8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bec:	1d1a      	adds	r2, r3, #4
 8004bee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bf8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004bfc:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	3301      	adds	r3, #1
 8004c02:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	3b68      	subs	r3, #104	; 0x68
 8004c0a:	2b12      	cmp	r3, #18
 8004c0c:	d866      	bhi.n	8004cdc <_vsnprintf+0x2a4>
 8004c0e:	a201      	add	r2, pc, #4	; (adr r2, 8004c14 <_vsnprintf+0x1dc>)
 8004c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c14:	08004c87 	.word	0x08004c87
 8004c18:	08004cdd 	.word	0x08004cdd
 8004c1c:	08004cbd 	.word	0x08004cbd
 8004c20:	08004cdd 	.word	0x08004cdd
 8004c24:	08004c61 	.word	0x08004c61
 8004c28:	08004cdd 	.word	0x08004cdd
 8004c2c:	08004cdd 	.word	0x08004cdd
 8004c30:	08004cdd 	.word	0x08004cdd
 8004c34:	08004cdd 	.word	0x08004cdd
 8004c38:	08004cdd 	.word	0x08004cdd
 8004c3c:	08004cdd 	.word	0x08004cdd
 8004c40:	08004cdd 	.word	0x08004cdd
 8004c44:	08004cad 	.word	0x08004cad
 8004c48:	08004cdd 	.word	0x08004cdd
 8004c4c:	08004cdd 	.word	0x08004cdd
 8004c50:	08004cdd 	.word	0x08004cdd
 8004c54:	08004cdd 	.word	0x08004cdd
 8004c58:	08004cdd 	.word	0x08004cdd
 8004c5c:	08004ccd 	.word	0x08004ccd
      case 'l' :
        flags |= FLAGS_LONG;
 8004c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c66:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b6c      	cmp	r3, #108	; 0x6c
 8004c74:	d134      	bne.n	8004ce0 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 8004c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c7c:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	3301      	adds	r3, #1
 8004c82:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004c84:	e02c      	b.n	8004ce0 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	3301      	adds	r3, #1
 8004c92:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	2b68      	cmp	r3, #104	; 0x68
 8004c9a:	d125      	bne.n	8004ce8 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 8004c9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ca2:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004caa:	e01d      	b.n	8004ce8 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004cac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cb2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	60bb      	str	r3, [r7, #8]
        break;
 8004cba:	e016      	b.n	8004cea <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004cbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cc2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	60bb      	str	r3, [r7, #8]
        break;
 8004cca:	e00e      	b.n	8004cea <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004ccc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	60bb      	str	r3, [r7, #8]
        break;
 8004cda:	e006      	b.n	8004cea <_vsnprintf+0x2b2>
      default :
        break;
 8004cdc:	bf00      	nop
 8004cde:	e004      	b.n	8004cea <_vsnprintf+0x2b2>
        break;
 8004ce0:	bf00      	nop
 8004ce2:	e002      	b.n	8004cea <_vsnprintf+0x2b2>
 8004ce4:	08003b85 	.word	0x08003b85
        break;
 8004ce8:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	3b25      	subs	r3, #37	; 0x25
 8004cf0:	2b53      	cmp	r3, #83	; 0x53
 8004cf2:	f200 8360 	bhi.w	80053b6 <_vsnprintf+0x97e>
 8004cf6:	a201      	add	r2, pc, #4	; (adr r2, 8004cfc <_vsnprintf+0x2c4>)
 8004cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfc:	0800539f 	.word	0x0800539f
 8004d00:	080053b7 	.word	0x080053b7
 8004d04:	080053b7 	.word	0x080053b7
 8004d08:	080053b7 	.word	0x080053b7
 8004d0c:	080053b7 	.word	0x080053b7
 8004d10:	080053b7 	.word	0x080053b7
 8004d14:	080053b7 	.word	0x080053b7
 8004d18:	080053b7 	.word	0x080053b7
 8004d1c:	080053b7 	.word	0x080053b7
 8004d20:	080053b7 	.word	0x080053b7
 8004d24:	080053b7 	.word	0x080053b7
 8004d28:	080053b7 	.word	0x080053b7
 8004d2c:	080053b7 	.word	0x080053b7
 8004d30:	080053b7 	.word	0x080053b7
 8004d34:	080053b7 	.word	0x080053b7
 8004d38:	080053b7 	.word	0x080053b7
 8004d3c:	080053b7 	.word	0x080053b7
 8004d40:	080053b7 	.word	0x080053b7
 8004d44:	080053b7 	.word	0x080053b7
 8004d48:	080053b7 	.word	0x080053b7
 8004d4c:	080053b7 	.word	0x080053b7
 8004d50:	080053b7 	.word	0x080053b7
 8004d54:	080053b7 	.word	0x080053b7
 8004d58:	080053b7 	.word	0x080053b7
 8004d5c:	080053b7 	.word	0x080053b7
 8004d60:	080053b7 	.word	0x080053b7
 8004d64:	080053b7 	.word	0x080053b7
 8004d68:	080053b7 	.word	0x080053b7
 8004d6c:	080053b7 	.word	0x080053b7
 8004d70:	080053b7 	.word	0x080053b7
 8004d74:	080053b7 	.word	0x080053b7
 8004d78:	080053b7 	.word	0x080053b7
 8004d7c:	08005153 	.word	0x08005153
 8004d80:	08005103 	.word	0x08005103
 8004d84:	08005153 	.word	0x08005153
 8004d88:	080053b7 	.word	0x080053b7
 8004d8c:	080053b7 	.word	0x080053b7
 8004d90:	080053b7 	.word	0x080053b7
 8004d94:	080053b7 	.word	0x080053b7
 8004d98:	080053b7 	.word	0x080053b7
 8004d9c:	080053b7 	.word	0x080053b7
 8004da0:	080053b7 	.word	0x080053b7
 8004da4:	080053b7 	.word	0x080053b7
 8004da8:	080053b7 	.word	0x080053b7
 8004dac:	080053b7 	.word	0x080053b7
 8004db0:	080053b7 	.word	0x080053b7
 8004db4:	080053b7 	.word	0x080053b7
 8004db8:	080053b7 	.word	0x080053b7
 8004dbc:	080053b7 	.word	0x080053b7
 8004dc0:	080053b7 	.word	0x080053b7
 8004dc4:	080053b7 	.word	0x080053b7
 8004dc8:	08004e4d 	.word	0x08004e4d
 8004dcc:	080053b7 	.word	0x080053b7
 8004dd0:	080053b7 	.word	0x080053b7
 8004dd4:	080053b7 	.word	0x080053b7
 8004dd8:	080053b7 	.word	0x080053b7
 8004ddc:	080053b7 	.word	0x080053b7
 8004de0:	080053b7 	.word	0x080053b7
 8004de4:	080053b7 	.word	0x080053b7
 8004de8:	080053b7 	.word	0x080053b7
 8004dec:	080053b7 	.word	0x080053b7
 8004df0:	08004e4d 	.word	0x08004e4d
 8004df4:	080051c3 	.word	0x080051c3
 8004df8:	08004e4d 	.word	0x08004e4d
 8004dfc:	08005153 	.word	0x08005153
 8004e00:	08005103 	.word	0x08005103
 8004e04:	08005153 	.word	0x08005153
 8004e08:	080053b7 	.word	0x080053b7
 8004e0c:	08004e4d 	.word	0x08004e4d
 8004e10:	080053b7 	.word	0x080053b7
 8004e14:	080053b7 	.word	0x080053b7
 8004e18:	080053b7 	.word	0x080053b7
 8004e1c:	080053b7 	.word	0x080053b7
 8004e20:	080053b7 	.word	0x080053b7
 8004e24:	08004e4d 	.word	0x08004e4d
 8004e28:	08005303 	.word	0x08005303
 8004e2c:	080053b7 	.word	0x080053b7
 8004e30:	080053b7 	.word	0x080053b7
 8004e34:	0800523b 	.word	0x0800523b
 8004e38:	080053b7 	.word	0x080053b7
 8004e3c:	08004e4d 	.word	0x08004e4d
 8004e40:	080053b7 	.word	0x080053b7
 8004e44:	080053b7 	.word	0x080053b7
 8004e48:	08004e4d 	.word	0x08004e4d
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b78      	cmp	r3, #120	; 0x78
 8004e52:	d003      	beq.n	8004e5c <_vsnprintf+0x424>
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	2b58      	cmp	r3, #88	; 0x58
 8004e5a:	d102      	bne.n	8004e62 <_vsnprintf+0x42a>
          base = 16U;
 8004e5c:	2310      	movs	r3, #16
 8004e5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e60:	e013      	b.n	8004e8a <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2b6f      	cmp	r3, #111	; 0x6f
 8004e68:	d102      	bne.n	8004e70 <_vsnprintf+0x438>
          base =  8U;
 8004e6a:	2308      	movs	r3, #8
 8004e6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e6e:	e00c      	b.n	8004e8a <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b62      	cmp	r3, #98	; 0x62
 8004e76:	d102      	bne.n	8004e7e <_vsnprintf+0x446>
          base =  2U;
 8004e78:	2302      	movs	r3, #2
 8004e7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e7c:	e005      	b.n	8004e8a <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 8004e7e:	230a      	movs	r3, #10
 8004e80:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004e82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e84:	f023 0310 	bic.w	r3, r3, #16
 8004e88:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b58      	cmp	r3, #88	; 0x58
 8004e90:	d103      	bne.n	8004e9a <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8004e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e94:	f043 0320 	orr.w	r3, r3, #32
 8004e98:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b69      	cmp	r3, #105	; 0x69
 8004ea0:	d007      	beq.n	8004eb2 <_vsnprintf+0x47a>
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	2b64      	cmp	r3, #100	; 0x64
 8004ea8:	d003      	beq.n	8004eb2 <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004eaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eac:	f023 030c 	bic.w	r3, r3, #12
 8004eb0:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004eb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 8004ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ebe:	f023 0301 	bic.w	r3, r3, #1
 8004ec2:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	2b69      	cmp	r3, #105	; 0x69
 8004eca:	d004      	beq.n	8004ed6 <_vsnprintf+0x49e>
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b64      	cmp	r3, #100	; 0x64
 8004ed2:	f040 8098 	bne.w	8005006 <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ed8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d031      	beq.n	8004f44 <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004ee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ee4:	3307      	adds	r3, #7
 8004ee6:	f023 0307 	bic.w	r3, r3, #7
 8004eea:	f103 0208 	add.w	r2, r3, #8
 8004eee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004efa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	da06      	bge.n	8004f10 <_vsnprintf+0x4d8>
 8004f02:	2100      	movs	r1, #0
 8004f04:	f1d2 0800 	rsbs	r8, r2, #0
 8004f08:	eb61 0903 	sbc.w	r9, r1, r3
 8004f0c:	4642      	mov	r2, r8
 8004f0e:	464b      	mov	r3, r9
 8004f10:	69f9      	ldr	r1, [r7, #28]
 8004f12:	0fc9      	lsrs	r1, r1, #31
 8004f14:	b2c9      	uxtb	r1, r1
 8004f16:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004f18:	2400      	movs	r4, #0
 8004f1a:	4682      	mov	sl, r0
 8004f1c:	46a3      	mov	fp, r4
 8004f1e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004f20:	9008      	str	r0, [sp, #32]
 8004f22:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004f24:	9007      	str	r0, [sp, #28]
 8004f26:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004f28:	9006      	str	r0, [sp, #24]
 8004f2a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004f2e:	9102      	str	r1, [sp, #8]
 8004f30:	e9cd 2300 	strd	r2, r3, [sp]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f38:	6939      	ldr	r1, [r7, #16]
 8004f3a:	6978      	ldr	r0, [r7, #20]
 8004f3c:	f7ff f82d 	bl	8003f9a <_ntoa_long_long>
 8004f40:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004f42:	e0da      	b.n	80050fa <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004f44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d020      	beq.n	8004f90 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8004f4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f52:	1d1a      	adds	r2, r3, #4
 8004f54:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bfb8      	it	lt
 8004f62:	425b      	neglt	r3, r3
 8004f64:	4619      	mov	r1, r3
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	0fdb      	lsrs	r3, r3, #31
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004f6e:	9205      	str	r2, [sp, #20]
 8004f70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f72:	9204      	str	r2, [sp, #16]
 8004f74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004f76:	9203      	str	r2, [sp, #12]
 8004f78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f7a:	9202      	str	r2, [sp, #8]
 8004f7c:	9301      	str	r3, [sp, #4]
 8004f7e:	9100      	str	r1, [sp, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f84:	6939      	ldr	r1, [r7, #16]
 8004f86:	6978      	ldr	r0, [r7, #20]
 8004f88:	f7fe ffa1 	bl	8003ece <_ntoa_long>
 8004f8c:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004f8e:	e0b4      	b.n	80050fa <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004f90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d007      	beq.n	8004faa <_vsnprintf+0x572>
 8004f9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f9e:	1d1a      	adds	r2, r3, #4
 8004fa0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	e012      	b.n	8004fd0 <_vsnprintf+0x598>
 8004faa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d007      	beq.n	8004fc4 <_vsnprintf+0x58c>
 8004fb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fb8:	1d1a      	adds	r2, r3, #4
 8004fba:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	b21b      	sxth	r3, r3
 8004fc2:	e005      	b.n	8004fd0 <_vsnprintf+0x598>
 8004fc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fc8:	1d1a      	adds	r2, r3, #4
 8004fca:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	bfb8      	it	lt
 8004fd8:	425b      	neglt	r3, r3
 8004fda:	4619      	mov	r1, r3
 8004fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fde:	0fdb      	lsrs	r3, r3, #31
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004fe4:	9205      	str	r2, [sp, #20]
 8004fe6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fe8:	9204      	str	r2, [sp, #16]
 8004fea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004fec:	9203      	str	r2, [sp, #12]
 8004fee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ff0:	9202      	str	r2, [sp, #8]
 8004ff2:	9301      	str	r3, [sp, #4]
 8004ff4:	9100      	str	r1, [sp, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ffa:	6939      	ldr	r1, [r7, #16]
 8004ffc:	6978      	ldr	r0, [r7, #20]
 8004ffe:	f7fe ff66 	bl	8003ece <_ntoa_long>
 8005002:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8005004:	e079      	b.n	80050fa <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8005006:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800500c:	2b00      	cmp	r3, #0
 800500e:	d022      	beq.n	8005056 <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8005010:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005014:	3307      	adds	r3, #7
 8005016:	f023 0307 	bic.w	r3, r3, #7
 800501a:	f103 0208 	add.w	r2, r3, #8
 800501e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005028:	2000      	movs	r0, #0
 800502a:	460d      	mov	r5, r1
 800502c:	4606      	mov	r6, r0
 800502e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8005030:	9108      	str	r1, [sp, #32]
 8005032:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005034:	9107      	str	r1, [sp, #28]
 8005036:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005038:	9106      	str	r1, [sp, #24]
 800503a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800503e:	2100      	movs	r1, #0
 8005040:	9102      	str	r1, [sp, #8]
 8005042:	e9cd 2300 	strd	r2, r3, [sp]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800504a:	6939      	ldr	r1, [r7, #16]
 800504c:	6978      	ldr	r0, [r7, #20]
 800504e:	f7fe ffa4 	bl	8003f9a <_ntoa_long_long>
 8005052:	64f8      	str	r0, [r7, #76]	; 0x4c
 8005054:	e051      	b.n	80050fa <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8005056:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505c:	2b00      	cmp	r3, #0
 800505e:	d018      	beq.n	8005092 <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8005060:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005064:	1d1a      	adds	r2, r3, #4
 8005066:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800506e:	9205      	str	r2, [sp, #20]
 8005070:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005072:	9204      	str	r2, [sp, #16]
 8005074:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005076:	9203      	str	r2, [sp, #12]
 8005078:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800507a:	9202      	str	r2, [sp, #8]
 800507c:	2200      	movs	r2, #0
 800507e:	9201      	str	r2, [sp, #4]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005086:	6939      	ldr	r1, [r7, #16]
 8005088:	6978      	ldr	r0, [r7, #20]
 800508a:	f7fe ff20 	bl	8003ece <_ntoa_long>
 800508e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8005090:	e033      	b.n	80050fa <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8005092:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005098:	2b00      	cmp	r3, #0
 800509a:	d007      	beq.n	80050ac <_vsnprintf+0x674>
 800509c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050a0:	1d1a      	adds	r2, r3, #4
 80050a2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	e012      	b.n	80050d2 <_vsnprintf+0x69a>
 80050ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d007      	beq.n	80050c6 <_vsnprintf+0x68e>
 80050b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050ba:	1d1a      	adds	r2, r3, #4
 80050bc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	e005      	b.n	80050d2 <_vsnprintf+0x69a>
 80050c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050ca:	1d1a      	adds	r2, r3, #4
 80050cc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80050d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050d6:	9305      	str	r3, [sp, #20]
 80050d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050da:	9304      	str	r3, [sp, #16]
 80050dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050de:	9303      	str	r3, [sp, #12]
 80050e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050e2:	9302      	str	r3, [sp, #8]
 80050e4:	2300      	movs	r3, #0
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050f0:	6939      	ldr	r1, [r7, #16]
 80050f2:	6978      	ldr	r0, [r7, #20]
 80050f4:	f7fe feeb 	bl	8003ece <_ntoa_long>
 80050f8:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	3301      	adds	r3, #1
 80050fe:	60bb      	str	r3, [r7, #8]
        break;
 8005100:	e166      	b.n	80053d0 <_vsnprintf+0x998>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	2b46      	cmp	r3, #70	; 0x46
 8005108:	d103      	bne.n	8005112 <_vsnprintf+0x6da>
 800510a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800510c:	f043 0320 	orr.w	r3, r3, #32
 8005110:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005112:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005116:	3307      	adds	r3, #7
 8005118:	f023 0307 	bic.w	r3, r3, #7
 800511c:	f103 0208 	add.w	r2, r3, #8
 8005120:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005124:	ed93 7b00 	vldr	d7, [r3]
 8005128:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800512a:	9302      	str	r3, [sp, #8]
 800512c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800512e:	9301      	str	r3, [sp, #4]
 8005130:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	eeb0 0a47 	vmov.f32	s0, s14
 8005138:	eef0 0a67 	vmov.f32	s1, s15
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005140:	6939      	ldr	r1, [r7, #16]
 8005142:	6978      	ldr	r0, [r7, #20]
 8005144:	f7fe ff98 	bl	8004078 <_ftoa>
 8005148:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	3301      	adds	r3, #1
 800514e:	60bb      	str	r3, [r7, #8]
        break;
 8005150:	e13e      	b.n	80053d0 <_vsnprintf+0x998>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b67      	cmp	r3, #103	; 0x67
 8005158:	d003      	beq.n	8005162 <_vsnprintf+0x72a>
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	2b47      	cmp	r3, #71	; 0x47
 8005160:	d103      	bne.n	800516a <_vsnprintf+0x732>
 8005162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005164:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005168:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b45      	cmp	r3, #69	; 0x45
 8005170:	d003      	beq.n	800517a <_vsnprintf+0x742>
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2b47      	cmp	r3, #71	; 0x47
 8005178:	d103      	bne.n	8005182 <_vsnprintf+0x74a>
 800517a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800517c:	f043 0320 	orr.w	r3, r3, #32
 8005180:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005182:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005186:	3307      	adds	r3, #7
 8005188:	f023 0307 	bic.w	r3, r3, #7
 800518c:	f103 0208 	add.w	r2, r3, #8
 8005190:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005194:	ed93 7b00 	vldr	d7, [r3]
 8005198:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800519a:	9302      	str	r3, [sp, #8]
 800519c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800519e:	9301      	str	r3, [sp, #4]
 80051a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	eeb0 0a47 	vmov.f32	s0, s14
 80051a8:	eef0 0a67 	vmov.f32	s1, s15
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051b0:	6939      	ldr	r1, [r7, #16]
 80051b2:	6978      	ldr	r0, [r7, #20]
 80051b4:	f7ff f9b8 	bl	8004528 <_etoa>
 80051b8:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	3301      	adds	r3, #1
 80051be:	60bb      	str	r3, [r7, #8]
        break;
 80051c0:	e106      	b.n	80053d0 <_vsnprintf+0x998>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 80051c2:	2301      	movs	r3, #1
 80051c4:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 80051c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10e      	bne.n	80051ee <_vsnprintf+0x7b6>
          while (l++ < width) {
 80051d0:	e007      	b.n	80051e2 <_vsnprintf+0x7aa>
            out(' ', buffer, idx++, maxlen);
 80051d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051d4:	1c53      	adds	r3, r2, #1
 80051d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051d8:	697c      	ldr	r4, [r7, #20]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6939      	ldr	r1, [r7, #16]
 80051de:	2020      	movs	r0, #32
 80051e0:	47a0      	blx	r4
          while (l++ < width) {
 80051e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	647a      	str	r2, [r7, #68]	; 0x44
 80051e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d8f1      	bhi.n	80051d2 <_vsnprintf+0x79a>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80051ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80051f2:	1d1a      	adds	r2, r3, #4
 80051f4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	b2d8      	uxtb	r0, r3
 80051fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051fe:	1c53      	adds	r3, r2, #1
 8005200:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005202:	697c      	ldr	r4, [r7, #20]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6939      	ldr	r1, [r7, #16]
 8005208:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800520a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800520c:	f003 0302 	and.w	r3, r3, #2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00e      	beq.n	8005232 <_vsnprintf+0x7fa>
          while (l++ < width) {
 8005214:	e007      	b.n	8005226 <_vsnprintf+0x7ee>
            out(' ', buffer, idx++, maxlen);
 8005216:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005218:	1c53      	adds	r3, r2, #1
 800521a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800521c:	697c      	ldr	r4, [r7, #20]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6939      	ldr	r1, [r7, #16]
 8005222:	2020      	movs	r0, #32
 8005224:	47a0      	blx	r4
          while (l++ < width) {
 8005226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005228:	1c5a      	adds	r2, r3, #1
 800522a:	647a      	str	r2, [r7, #68]	; 0x44
 800522c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800522e:	429a      	cmp	r2, r3
 8005230:	d8f1      	bhi.n	8005216 <_vsnprintf+0x7de>
          }
        }
        format++;
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	3301      	adds	r3, #1
 8005236:	60bb      	str	r3, [r7, #8]
        break;
 8005238:	e0ca      	b.n	80053d0 <_vsnprintf+0x998>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800523a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8005248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <_vsnprintf+0x81a>
 800524e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005250:	e001      	b.n	8005256 <_vsnprintf+0x81e>
 8005252:	f04f 33ff 	mov.w	r3, #4294967295
 8005256:	4619      	mov	r1, r3
 8005258:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800525a:	f7fe fcb4 	bl	8003bc6 <_strnlen_s>
 800525e:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8005260:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005262:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <_vsnprintf+0x83e>
          l = (l < precision ? l : precision);
 800526a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800526c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800526e:	4293      	cmp	r3, r2
 8005270:	bf28      	it	cs
 8005272:	4613      	movcs	r3, r2
 8005274:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8005276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d11a      	bne.n	80052b6 <_vsnprintf+0x87e>
          while (l++ < width) {
 8005280:	e007      	b.n	8005292 <_vsnprintf+0x85a>
            out(' ', buffer, idx++, maxlen);
 8005282:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005284:	1c53      	adds	r3, r2, #1
 8005286:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005288:	697c      	ldr	r4, [r7, #20]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6939      	ldr	r1, [r7, #16]
 800528e:	2020      	movs	r0, #32
 8005290:	47a0      	blx	r4
          while (l++ < width) {
 8005292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005298:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800529a:	429a      	cmp	r2, r3
 800529c:	d8f1      	bhi.n	8005282 <_vsnprintf+0x84a>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800529e:	e00a      	b.n	80052b6 <_vsnprintf+0x87e>
          out(*(p++), buffer, idx++, maxlen);
 80052a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	643a      	str	r2, [r7, #64]	; 0x40
 80052a6:	7818      	ldrb	r0, [r3, #0]
 80052a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052aa:	1c53      	adds	r3, r2, #1
 80052ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052ae:	697c      	ldr	r4, [r7, #20]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6939      	ldr	r1, [r7, #16]
 80052b4:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80052b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d009      	beq.n	80052d2 <_vsnprintf+0x89a>
 80052be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d0eb      	beq.n	80052a0 <_vsnprintf+0x868>
 80052c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052ca:	1e5a      	subs	r2, r3, #1
 80052cc:	657a      	str	r2, [r7, #84]	; 0x54
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e6      	bne.n	80052a0 <_vsnprintf+0x868>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 80052d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00e      	beq.n	80052fa <_vsnprintf+0x8c2>
          while (l++ < width) {
 80052dc:	e007      	b.n	80052ee <_vsnprintf+0x8b6>
            out(' ', buffer, idx++, maxlen);
 80052de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052e0:	1c53      	adds	r3, r2, #1
 80052e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052e4:	697c      	ldr	r4, [r7, #20]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6939      	ldr	r1, [r7, #16]
 80052ea:	2020      	movs	r0, #32
 80052ec:	47a0      	blx	r4
          while (l++ < width) {
 80052ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d8f1      	bhi.n	80052de <_vsnprintf+0x8a6>
          }
        }
        format++;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	3301      	adds	r3, #1
 80052fe:	60bb      	str	r3, [r7, #8]
        break;
 8005300:	e066      	b.n	80053d0 <_vsnprintf+0x998>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8005302:	2308      	movs	r3, #8
 8005304:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8005306:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005308:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800530c:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800530e:	2300      	movs	r3, #0
 8005310:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8005314:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005318:	2b00      	cmp	r3, #0
 800531a:	d023      	beq.n	8005364 <_vsnprintf+0x92c>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800531c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005320:	1d1a      	adds	r2, r3, #4
 8005322:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	461a      	mov	r2, r3
 800532a:	2300      	movs	r3, #0
 800532c:	603a      	str	r2, [r7, #0]
 800532e:	607b      	str	r3, [r7, #4]
 8005330:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005332:	9308      	str	r3, [sp, #32]
 8005334:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005336:	9307      	str	r3, [sp, #28]
 8005338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800533a:	9306      	str	r3, [sp, #24]
 800533c:	f04f 0210 	mov.w	r2, #16
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005348:	2300      	movs	r3, #0
 800534a:	9302      	str	r3, [sp, #8]
 800534c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005350:	e9cd 3400 	strd	r3, r4, [sp]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005358:	6939      	ldr	r1, [r7, #16]
 800535a:	6978      	ldr	r0, [r7, #20]
 800535c:	f7fe fe1d 	bl	8003f9a <_ntoa_long_long>
 8005360:	64f8      	str	r0, [r7, #76]	; 0x4c
 8005362:	e018      	b.n	8005396 <_vsnprintf+0x95e>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8005364:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005368:	1d1a      	adds	r2, r3, #4
 800536a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005374:	9305      	str	r3, [sp, #20]
 8005376:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005378:	9304      	str	r3, [sp, #16]
 800537a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800537c:	9303      	str	r3, [sp, #12]
 800537e:	2310      	movs	r3, #16
 8005380:	9302      	str	r3, [sp, #8]
 8005382:	2300      	movs	r3, #0
 8005384:	9301      	str	r3, [sp, #4]
 8005386:	9200      	str	r2, [sp, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800538c:	6939      	ldr	r1, [r7, #16]
 800538e:	6978      	ldr	r0, [r7, #20]
 8005390:	f7fe fd9d 	bl	8003ece <_ntoa_long>
 8005394:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	3301      	adds	r3, #1
 800539a:	60bb      	str	r3, [r7, #8]
        break;
 800539c:	e018      	b.n	80053d0 <_vsnprintf+0x998>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800539e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053a0:	1c53      	adds	r3, r2, #1
 80053a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053a4:	697c      	ldr	r4, [r7, #20]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6939      	ldr	r1, [r7, #16]
 80053aa:	2025      	movs	r0, #37	; 0x25
 80053ac:	47a0      	blx	r4
        format++;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	3301      	adds	r3, #1
 80053b2:	60bb      	str	r3, [r7, #8]
        break;
 80053b4:	e00c      	b.n	80053d0 <_vsnprintf+0x998>

      default :
        out(*format, buffer, idx++, maxlen);
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	7818      	ldrb	r0, [r3, #0]
 80053ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053bc:	1c53      	adds	r3, r2, #1
 80053be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053c0:	697c      	ldr	r4, [r7, #20]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6939      	ldr	r1, [r7, #16]
 80053c6:	47a0      	blx	r4
        format++;
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	3301      	adds	r3, #1
 80053cc:	60bb      	str	r3, [r7, #8]
        break;
 80053ce:	bf00      	nop
  while (*format)
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f47f ab41 	bne.w	8004a5c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80053da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d302      	bcc.n	80053e8 <_vsnprintf+0x9b0>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	1e5a      	subs	r2, r3, #1
 80053e6:	e000      	b.n	80053ea <_vsnprintf+0x9b2>
 80053e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80053ea:	697c      	ldr	r4, [r7, #20]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6939      	ldr	r1, [r7, #16]
 80053f0:	2000      	movs	r0, #0
 80053f2:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 80053f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3764      	adds	r7, #100	; 0x64
 80053fa:	46bd      	mov	sp, r7
 80053fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005400 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8005400:	b40f      	push	{r0, r1, r2, r3}
 8005402:	b580      	push	{r7, lr}
 8005404:	b086      	sub	sp, #24
 8005406:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8005408:	f107 031c 	add.w	r3, r7, #28
 800540c:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800540e:	1d39      	adds	r1, r7, #4
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	f04f 32ff 	mov.w	r2, #4294967295
 800541a:	4806      	ldr	r0, [pc, #24]	; (8005434 <printf_+0x34>)
 800541c:	f7ff fb0c 	bl	8004a38 <_vsnprintf>
 8005420:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8005422:	68fb      	ldr	r3, [r7, #12]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800542e:	b004      	add	sp, #16
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	08003ba1 	.word	0x08003ba1

08005438 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8005438:	b40e      	push	{r1, r2, r3}
 800543a:	b580      	push	{r7, lr}
 800543c:	b087      	sub	sp, #28
 800543e:	af02      	add	r7, sp, #8
 8005440:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8005442:	f107 0320 	add.w	r3, r7, #32
 8005446:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	9300      	str	r3, [sp, #0]
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	f04f 32ff 	mov.w	r2, #4294967295
 8005452:	6879      	ldr	r1, [r7, #4]
 8005454:	4805      	ldr	r0, [pc, #20]	; (800546c <sprintf_+0x34>)
 8005456:	f7ff faef 	bl	8004a38 <_vsnprintf>
 800545a:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 800545c:	68fb      	ldr	r3, [r7, #12]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005468:	b003      	add	sp, #12
 800546a:	4770      	bx	lr
 800546c:	08003b57 	.word	0x08003b57

08005470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005476:	4b11      	ldr	r3, [pc, #68]	; (80054bc <HAL_MspInit+0x4c>)
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	4a10      	ldr	r2, [pc, #64]	; (80054bc <HAL_MspInit+0x4c>)
 800547c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005480:	6413      	str	r3, [r2, #64]	; 0x40
 8005482:	4b0e      	ldr	r3, [pc, #56]	; (80054bc <HAL_MspInit+0x4c>)
 8005484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800548a:	607b      	str	r3, [r7, #4]
 800548c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800548e:	4b0b      	ldr	r3, [pc, #44]	; (80054bc <HAL_MspInit+0x4c>)
 8005490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005492:	4a0a      	ldr	r2, [pc, #40]	; (80054bc <HAL_MspInit+0x4c>)
 8005494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005498:	6453      	str	r3, [r2, #68]	; 0x44
 800549a:	4b08      	ldr	r3, [pc, #32]	; (80054bc <HAL_MspInit+0x4c>)
 800549c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80054a6:	2200      	movs	r2, #0
 80054a8:	210f      	movs	r1, #15
 80054aa:	f06f 0001 	mvn.w	r0, #1
 80054ae:	f000 fcc3 	bl	8005e38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054b2:	bf00      	nop
 80054b4:	3708      	adds	r7, #8
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	40023800 	.word	0x40023800

080054c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08c      	sub	sp, #48	; 0x30
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80054c8:	2300      	movs	r3, #0
 80054ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80054cc:	2300      	movs	r3, #0
 80054ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 80054d0:	2200      	movs	r2, #0
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	202d      	movs	r0, #45	; 0x2d
 80054d6:	f000 fcaf 	bl	8005e38 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80054da:	202d      	movs	r0, #45	; 0x2d
 80054dc:	f000 fcc8 	bl	8005e70 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80054e0:	4b1f      	ldr	r3, [pc, #124]	; (8005560 <HAL_InitTick+0xa0>)
 80054e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e4:	4a1e      	ldr	r2, [pc, #120]	; (8005560 <HAL_InitTick+0xa0>)
 80054e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ea:	6413      	str	r3, [r2, #64]	; 0x40
 80054ec:	4b1c      	ldr	r3, [pc, #112]	; (8005560 <HAL_InitTick+0xa0>)
 80054ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f4:	60fb      	str	r3, [r7, #12]
 80054f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80054f8:	f107 0210 	add.w	r2, r7, #16
 80054fc:	f107 0314 	add.w	r3, r7, #20
 8005500:	4611      	mov	r1, r2
 8005502:	4618      	mov	r0, r3
 8005504:	f002 fa22 	bl	800794c <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005508:	f002 f9f8 	bl	80078fc <HAL_RCC_GetPCLK1Freq>
 800550c:	4603      	mov	r3, r0
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005514:	4a13      	ldr	r2, [pc, #76]	; (8005564 <HAL_InitTick+0xa4>)
 8005516:	fba2 2303 	umull	r2, r3, r2, r3
 800551a:	0c9b      	lsrs	r3, r3, #18
 800551c:	3b01      	subs	r3, #1
 800551e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8005520:	4b11      	ldr	r3, [pc, #68]	; (8005568 <HAL_InitTick+0xa8>)
 8005522:	4a12      	ldr	r2, [pc, #72]	; (800556c <HAL_InitTick+0xac>)
 8005524:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8005526:	4b10      	ldr	r3, [pc, #64]	; (8005568 <HAL_InitTick+0xa8>)
 8005528:	f240 32e7 	movw	r2, #999	; 0x3e7
 800552c:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 800552e:	4a0e      	ldr	r2, [pc, #56]	; (8005568 <HAL_InitTick+0xa8>)
 8005530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005532:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8005534:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <HAL_InitTick+0xa8>)
 8005536:	2200      	movs	r2, #0
 8005538:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800553a:	4b0b      	ldr	r3, [pc, #44]	; (8005568 <HAL_InitTick+0xa8>)
 800553c:	2200      	movs	r2, #0
 800553e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8005540:	4809      	ldr	r0, [pc, #36]	; (8005568 <HAL_InitTick+0xa8>)
 8005542:	f002 fe25 	bl	8008190 <HAL_TIM_Base_Init>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d104      	bne.n	8005556 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 800554c:	4806      	ldr	r0, [pc, #24]	; (8005568 <HAL_InitTick+0xa8>)
 800554e:	f002 fe77 	bl	8008240 <HAL_TIM_Base_Start_IT>
 8005552:	4603      	mov	r3, r0
 8005554:	e000      	b.n	8005558 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
}
 8005558:	4618      	mov	r0, r3
 800555a:	3730      	adds	r7, #48	; 0x30
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	40023800 	.word	0x40023800
 8005564:	431bde83 	.word	0x431bde83
 8005568:	200005c4 	.word	0x200005c4
 800556c:	40002000 	.word	0x40002000

08005570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005574:	e7fe      	b.n	8005574 <NMI_Handler+0x4>

08005576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005576:	b480      	push	{r7}
 8005578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800557a:	e7fe      	b.n	800557a <HardFault_Handler+0x4>

0800557c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005580:	e7fe      	b.n	8005580 <MemManage_Handler+0x4>

08005582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005582:	b480      	push	{r7}
 8005584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005586:	e7fe      	b.n	8005586 <BusFault_Handler+0x4>

08005588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800558c:	e7fe      	b.n	800558c <UsageFault_Handler+0x4>

0800558e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800558e:	b480      	push	{r7}
 8005590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005592:	bf00      	nop
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(END_STOP_NEEDLE_1_Pin);
 80055a0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80055a4:	f000 fee4 	bl	8006370 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(END_STOP_SYRINGE_1_Pin);
 80055a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80055ac:	f000 fee0 	bl	8006370 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80055b0:	bf00      	nop
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80055b8:	4802      	ldr	r0, [pc, #8]	; (80055c4 <TIM3_IRQHandler+0x10>)
 80055ba:	f003 f8c3 	bl	8008744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80055be:	bf00      	nop
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	2000065c 	.word	0x2000065c

080055c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80055cc:	4802      	ldr	r0, [pc, #8]	; (80055d8 <USART3_IRQHandler+0x10>)
 80055ce:	f004 fa4f 	bl	8009a70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80055d2:	bf00      	nop
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	20000740 	.word	0x20000740

080055dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(END_STOP_SYRINGE_2_Pin);
 80055e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80055e4:	f000 fec4 	bl	8006370 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(END_STOP_NEEDLE_2_Pin);
 80055e8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80055ec:	f000 fec0 	bl	8006370 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80055f0:	bf00      	nop
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80055f8:	4802      	ldr	r0, [pc, #8]	; (8005604 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80055fa:	f003 f8a3 	bl	8008744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80055fe:	bf00      	nop
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	200005c4 	.word	0x200005c4

08005608 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800560c:	4802      	ldr	r0, [pc, #8]	; (8005618 <TIM5_IRQHandler+0x10>)
 800560e:	f003 f899 	bl	8008744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	200006f4 	.word	0x200006f4

0800561c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005620:	4b06      	ldr	r3, [pc, #24]	; (800563c <SystemInit+0x20>)
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005626:	4a05      	ldr	r2, [pc, #20]	; (800563c <SystemInit+0x20>)
 8005628:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800562c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005630:	bf00      	nop
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	e000ed00 	.word	0xe000ed00

08005640 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b08e      	sub	sp, #56	; 0x38
 8005644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005646:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	609a      	str	r2, [r3, #8]
 8005652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005654:	f107 031c 	add.w	r3, r7, #28
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005660:	463b      	mov	r3, r7
 8005662:	2200      	movs	r2, #0
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	605a      	str	r2, [r3, #4]
 8005668:	609a      	str	r2, [r3, #8]
 800566a:	60da      	str	r2, [r3, #12]
 800566c:	611a      	str	r2, [r3, #16]
 800566e:	615a      	str	r2, [r3, #20]
 8005670:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005672:	4b2e      	ldr	r3, [pc, #184]	; (800572c <MX_TIM2_Init+0xec>)
 8005674:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005678:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800567a:	4b2c      	ldr	r3, [pc, #176]	; (800572c <MX_TIM2_Init+0xec>)
 800567c:	2247      	movs	r2, #71	; 0x47
 800567e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005680:	4b2a      	ldr	r3, [pc, #168]	; (800572c <MX_TIM2_Init+0xec>)
 8005682:	2200      	movs	r2, #0
 8005684:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8005686:	4b29      	ldr	r3, [pc, #164]	; (800572c <MX_TIM2_Init+0xec>)
 8005688:	f240 32e7 	movw	r2, #999	; 0x3e7
 800568c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800568e:	4b27      	ldr	r3, [pc, #156]	; (800572c <MX_TIM2_Init+0xec>)
 8005690:	2200      	movs	r2, #0
 8005692:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005694:	4b25      	ldr	r3, [pc, #148]	; (800572c <MX_TIM2_Init+0xec>)
 8005696:	2200      	movs	r2, #0
 8005698:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800569a:	4824      	ldr	r0, [pc, #144]	; (800572c <MX_TIM2_Init+0xec>)
 800569c:	f002 fd78 	bl	8008190 <HAL_TIM_Base_Init>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80056a6:	f7fe fa51 	bl	8003b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80056b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80056b4:	4619      	mov	r1, r3
 80056b6:	481d      	ldr	r0, [pc, #116]	; (800572c <MX_TIM2_Init+0xec>)
 80056b8:	f003 fa78 	bl	8008bac <HAL_TIM_ConfigClockSource>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80056c2:	f7fe fa43 	bl	8003b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80056c6:	4819      	ldr	r0, [pc, #100]	; (800572c <MX_TIM2_Init+0xec>)
 80056c8:	f002 fe61 	bl	800838e <HAL_TIM_PWM_Init>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80056d2:	f7fe fa3b 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80056d6:	2320      	movs	r3, #32
 80056d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056da:	2300      	movs	r3, #0
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80056de:	f107 031c 	add.w	r3, r7, #28
 80056e2:	4619      	mov	r1, r3
 80056e4:	4811      	ldr	r0, [pc, #68]	; (800572c <MX_TIM2_Init+0xec>)
 80056e6:	f003 ffe7 	bl	80096b8 <HAL_TIMEx_MasterConfigSynchronization>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80056f0:	f7fe fa2c 	bl	8003b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056f4:	2360      	movs	r3, #96	; 0x60
 80056f6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 80056f8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80056fc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056fe:	2300      	movs	r3, #0
 8005700:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005702:	2300      	movs	r3, #0
 8005704:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005706:	463b      	mov	r3, r7
 8005708:	2200      	movs	r2, #0
 800570a:	4619      	mov	r1, r3
 800570c:	4807      	ldr	r0, [pc, #28]	; (800572c <MX_TIM2_Init+0xec>)
 800570e:	f003 f939 	bl	8008984 <HAL_TIM_PWM_ConfigChannel>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d001      	beq.n	800571c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8005718:	f7fe fa18 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800571c:	4803      	ldr	r0, [pc, #12]	; (800572c <MX_TIM2_Init+0xec>)
 800571e:	f000 f987 	bl	8005a30 <HAL_TIM_MspPostInit>

}
 8005722:	bf00      	nop
 8005724:	3738      	adds	r7, #56	; 0x38
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000610 	.word	0x20000610

08005730 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005736:	f107 030c 	add.w	r3, r7, #12
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]
 800573e:	605a      	str	r2, [r3, #4]
 8005740:	609a      	str	r2, [r3, #8]
 8005742:	60da      	str	r2, [r3, #12]
 8005744:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005746:	463b      	mov	r3, r7
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	605a      	str	r2, [r3, #4]
 800574e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005750:	4b1d      	ldr	r3, [pc, #116]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005752:	4a1e      	ldr	r2, [pc, #120]	; (80057cc <MX_TIM3_Init+0x9c>)
 8005754:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005756:	4b1c      	ldr	r3, [pc, #112]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005758:	2200      	movs	r2, #0
 800575a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800575c:	4b1a      	ldr	r3, [pc, #104]	; (80057c8 <MX_TIM3_Init+0x98>)
 800575e:	2200      	movs	r2, #0
 8005760:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8005762:	4b19      	ldr	r3, [pc, #100]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005764:	2200      	movs	r2, #0
 8005766:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005768:	4b17      	ldr	r3, [pc, #92]	; (80057c8 <MX_TIM3_Init+0x98>)
 800576a:	2200      	movs	r2, #0
 800576c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800576e:	4b16      	ldr	r3, [pc, #88]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005770:	2200      	movs	r2, #0
 8005772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005774:	4814      	ldr	r0, [pc, #80]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005776:	f002 fd0b 	bl	8008190 <HAL_TIM_Base_Init>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8005780:	f7fe f9e4 	bl	8003b4c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8005784:	2307      	movs	r3, #7
 8005786:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8005788:	2310      	movs	r3, #16
 800578a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800578c:	f107 030c 	add.w	r3, r7, #12
 8005790:	4619      	mov	r1, r3
 8005792:	480d      	ldr	r0, [pc, #52]	; (80057c8 <MX_TIM3_Init+0x98>)
 8005794:	f003 fad4 	bl	8008d40 <HAL_TIM_SlaveConfigSynchro>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800579e:	f7fe f9d5 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057a2:	2300      	movs	r3, #0
 80057a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80057aa:	463b      	mov	r3, r7
 80057ac:	4619      	mov	r1, r3
 80057ae:	4806      	ldr	r0, [pc, #24]	; (80057c8 <MX_TIM3_Init+0x98>)
 80057b0:	f003 ff82 	bl	80096b8 <HAL_TIMEx_MasterConfigSynchronization>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80057ba:	f7fe f9c7 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80057be:	bf00      	nop
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	2000065c 	.word	0x2000065c
 80057cc:	40000400 	.word	0x40000400

080057d0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b08e      	sub	sp, #56	; 0x38
 80057d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057da:	2200      	movs	r2, #0
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	605a      	str	r2, [r3, #4]
 80057e0:	609a      	str	r2, [r3, #8]
 80057e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057e4:	f107 031c 	add.w	r3, r7, #28
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057f0:	463b      	mov	r3, r7
 80057f2:	2200      	movs	r2, #0
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	605a      	str	r2, [r3, #4]
 80057f8:	609a      	str	r2, [r3, #8]
 80057fa:	60da      	str	r2, [r3, #12]
 80057fc:	611a      	str	r2, [r3, #16]
 80057fe:	615a      	str	r2, [r3, #20]
 8005800:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005802:	4b2d      	ldr	r3, [pc, #180]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005804:	4a2d      	ldr	r2, [pc, #180]	; (80058bc <MX_TIM4_Init+0xec>)
 8005806:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8005808:	4b2b      	ldr	r3, [pc, #172]	; (80058b8 <MX_TIM4_Init+0xe8>)
 800580a:	2247      	movs	r2, #71	; 0x47
 800580c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800580e:	4b2a      	ldr	r3, [pc, #168]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005810:	2200      	movs	r2, #0
 8005812:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8005814:	4b28      	ldr	r3, [pc, #160]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005816:	f240 32e7 	movw	r2, #999	; 0x3e7
 800581a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800581c:	4b26      	ldr	r3, [pc, #152]	; (80058b8 <MX_TIM4_Init+0xe8>)
 800581e:	2200      	movs	r2, #0
 8005820:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005822:	4b25      	ldr	r3, [pc, #148]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005824:	2200      	movs	r2, #0
 8005826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005828:	4823      	ldr	r0, [pc, #140]	; (80058b8 <MX_TIM4_Init+0xe8>)
 800582a:	f002 fcb1 	bl	8008190 <HAL_TIM_Base_Init>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8005834:	f7fe f98a 	bl	8003b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800583c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800583e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005842:	4619      	mov	r1, r3
 8005844:	481c      	ldr	r0, [pc, #112]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005846:	f003 f9b1 	bl	8008bac <HAL_TIM_ConfigClockSource>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005850:	f7fe f97c 	bl	8003b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005854:	4818      	ldr	r0, [pc, #96]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005856:	f002 fd9a 	bl	800838e <HAL_TIM_PWM_Init>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005860:	f7fe f974 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005864:	2320      	movs	r3, #32
 8005866:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005868:	2300      	movs	r3, #0
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800586c:	f107 031c 	add.w	r3, r7, #28
 8005870:	4619      	mov	r1, r3
 8005872:	4811      	ldr	r0, [pc, #68]	; (80058b8 <MX_TIM4_Init+0xe8>)
 8005874:	f003 ff20 	bl	80096b8 <HAL_TIMEx_MasterConfigSynchronization>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800587e:	f7fe f965 	bl	8003b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005882:	2360      	movs	r3, #96	; 0x60
 8005884:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 8005886:	f240 13f3 	movw	r3, #499	; 0x1f3
 800588a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800588c:	2300      	movs	r3, #0
 800588e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005890:	2300      	movs	r3, #0
 8005892:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005894:	463b      	mov	r3, r7
 8005896:	2200      	movs	r2, #0
 8005898:	4619      	mov	r1, r3
 800589a:	4807      	ldr	r0, [pc, #28]	; (80058b8 <MX_TIM4_Init+0xe8>)
 800589c:	f003 f872 	bl	8008984 <HAL_TIM_PWM_ConfigChannel>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80058a6:	f7fe f951 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80058aa:	4803      	ldr	r0, [pc, #12]	; (80058b8 <MX_TIM4_Init+0xe8>)
 80058ac:	f000 f8c0 	bl	8005a30 <HAL_TIM_MspPostInit>

}
 80058b0:	bf00      	nop
 80058b2:	3738      	adds	r7, #56	; 0x38
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	200006a8 	.word	0x200006a8
 80058bc:	40000800 	.word	0x40000800

080058c0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b088      	sub	sp, #32
 80058c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80058c6:	f107 030c 	add.w	r3, r7, #12
 80058ca:	2200      	movs	r2, #0
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	605a      	str	r2, [r3, #4]
 80058d0:	609a      	str	r2, [r3, #8]
 80058d2:	60da      	str	r2, [r3, #12]
 80058d4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058d6:	463b      	mov	r3, r7
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	605a      	str	r2, [r3, #4]
 80058de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80058e0:	4b1d      	ldr	r3, [pc, #116]	; (8005958 <MX_TIM5_Init+0x98>)
 80058e2:	4a1e      	ldr	r2, [pc, #120]	; (800595c <MX_TIM5_Init+0x9c>)
 80058e4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80058e6:	4b1c      	ldr	r3, [pc, #112]	; (8005958 <MX_TIM5_Init+0x98>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058ec:	4b1a      	ldr	r3, [pc, #104]	; (8005958 <MX_TIM5_Init+0x98>)
 80058ee:	2200      	movs	r2, #0
 80058f0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 80058f2:	4b19      	ldr	r3, [pc, #100]	; (8005958 <MX_TIM5_Init+0x98>)
 80058f4:	2200      	movs	r2, #0
 80058f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058f8:	4b17      	ldr	r3, [pc, #92]	; (8005958 <MX_TIM5_Init+0x98>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058fe:	4b16      	ldr	r3, [pc, #88]	; (8005958 <MX_TIM5_Init+0x98>)
 8005900:	2200      	movs	r2, #0
 8005902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005904:	4814      	ldr	r0, [pc, #80]	; (8005958 <MX_TIM5_Init+0x98>)
 8005906:	f002 fc43 	bl	8008190 <HAL_TIM_Base_Init>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8005910:	f7fe f91c 	bl	8003b4c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8005914:	2307      	movs	r3, #7
 8005916:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8005918:	2320      	movs	r3, #32
 800591a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800591c:	f107 030c 	add.w	r3, r7, #12
 8005920:	4619      	mov	r1, r3
 8005922:	480d      	ldr	r0, [pc, #52]	; (8005958 <MX_TIM5_Init+0x98>)
 8005924:	f003 fa0c 	bl	8008d40 <HAL_TIM_SlaveConfigSynchro>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800592e:	f7fe f90d 	bl	8003b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005932:	2300      	movs	r3, #0
 8005934:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005936:	2300      	movs	r3, #0
 8005938:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800593a:	463b      	mov	r3, r7
 800593c:	4619      	mov	r1, r3
 800593e:	4806      	ldr	r0, [pc, #24]	; (8005958 <MX_TIM5_Init+0x98>)
 8005940:	f003 feba 	bl	80096b8 <HAL_TIMEx_MasterConfigSynchronization>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800594a:	f7fe f8ff 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800594e:	bf00      	nop
 8005950:	3720      	adds	r7, #32
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	200006f4 	.word	0x200006f4
 800595c:	40000c00 	.word	0x40000c00

08005960 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005970:	d10c      	bne.n	800598c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005972:	4b2b      	ldr	r3, [pc, #172]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	4a2a      	ldr	r2, [pc, #168]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 8005978:	f043 0301 	orr.w	r3, r3, #1
 800597c:	6413      	str	r3, [r2, #64]	; 0x40
 800597e:	4b28      	ldr	r3, [pc, #160]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800598a:	e044      	b.n	8005a16 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM3)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a24      	ldr	r2, [pc, #144]	; (8005a24 <HAL_TIM_Base_MspInit+0xc4>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d114      	bne.n	80059c0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005996:	4b22      	ldr	r3, [pc, #136]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 8005998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599a:	4a21      	ldr	r2, [pc, #132]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 800599c:	f043 0302 	orr.w	r3, r3, #2
 80059a0:	6413      	str	r3, [r2, #64]	; 0x40
 80059a2:	4b1f      	ldr	r3, [pc, #124]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	613b      	str	r3, [r7, #16]
 80059ac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80059ae:	2200      	movs	r2, #0
 80059b0:	2105      	movs	r1, #5
 80059b2:	201d      	movs	r0, #29
 80059b4:	f000 fa40 	bl	8005e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80059b8:	201d      	movs	r0, #29
 80059ba:	f000 fa59 	bl	8005e70 <HAL_NVIC_EnableIRQ>
}
 80059be:	e02a      	b.n	8005a16 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM4)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a18      	ldr	r2, [pc, #96]	; (8005a28 <HAL_TIM_Base_MspInit+0xc8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d10c      	bne.n	80059e4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80059ca:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ce:	4a14      	ldr	r2, [pc, #80]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059d0:	f043 0304 	orr.w	r3, r3, #4
 80059d4:	6413      	str	r3, [r2, #64]	; 0x40
 80059d6:	4b12      	ldr	r3, [pc, #72]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	f003 0304 	and.w	r3, r3, #4
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	68fb      	ldr	r3, [r7, #12]
}
 80059e2:	e018      	b.n	8005a16 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a10      	ldr	r2, [pc, #64]	; (8005a2c <HAL_TIM_Base_MspInit+0xcc>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d113      	bne.n	8005a16 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80059ee:	4b0c      	ldr	r3, [pc, #48]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	4a0b      	ldr	r2, [pc, #44]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059f4:	f043 0308 	orr.w	r3, r3, #8
 80059f8:	6413      	str	r3, [r2, #64]	; 0x40
 80059fa:	4b09      	ldr	r3, [pc, #36]	; (8005a20 <HAL_TIM_Base_MspInit+0xc0>)
 80059fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	60bb      	str	r3, [r7, #8]
 8005a04:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8005a06:	2200      	movs	r2, #0
 8005a08:	2105      	movs	r1, #5
 8005a0a:	2032      	movs	r0, #50	; 0x32
 8005a0c:	f000 fa14 	bl	8005e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005a10:	2032      	movs	r0, #50	; 0x32
 8005a12:	f000 fa2d 	bl	8005e70 <HAL_NVIC_EnableIRQ>
}
 8005a16:	bf00      	nop
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	40023800 	.word	0x40023800
 8005a24:	40000400 	.word	0x40000400
 8005a28:	40000800 	.word	0x40000800
 8005a2c:	40000c00 	.word	0x40000c00

08005a30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b08a      	sub	sp, #40	; 0x28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a38:	f107 0314 	add.w	r3, r7, #20
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]
 8005a40:	605a      	str	r2, [r3, #4]
 8005a42:	609a      	str	r2, [r3, #8]
 8005a44:	60da      	str	r2, [r3, #12]
 8005a46:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a50:	d11d      	bne.n	8005a8e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a52:	4b22      	ldr	r3, [pc, #136]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a56:	4a21      	ldr	r2, [pc, #132]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005a58:	f043 0301 	orr.w	r3, r3, #1
 8005a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a5e:	4b1f      	ldr	r3, [pc, #124]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	613b      	str	r3, [r7, #16]
 8005a68:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP_SYRINGE_Pin;
 8005a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a70:	2302      	movs	r3, #2
 8005a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a74:	2300      	movs	r3, #0
 8005a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STEP_SYRINGE_GPIO_Port, &GPIO_InitStruct);
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	4619      	mov	r1, r3
 8005a86:	4816      	ldr	r0, [pc, #88]	; (8005ae0 <HAL_TIM_MspPostInit+0xb0>)
 8005a88:	f000 fa92 	bl	8005fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005a8c:	e021      	b.n	8005ad2 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM4)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a14      	ldr	r2, [pc, #80]	; (8005ae4 <HAL_TIM_MspPostInit+0xb4>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d11c      	bne.n	8005ad2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a98:	4b10      	ldr	r3, [pc, #64]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9c:	4a0f      	ldr	r2, [pc, #60]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005a9e:	f043 0308 	orr.w	r3, r3, #8
 8005aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8005aa4:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <HAL_TIM_MspPostInit+0xac>)
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa8:	f003 0308 	and.w	r3, r3, #8
 8005aac:	60fb      	str	r3, [r7, #12]
 8005aae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_NEEDLE_Pin;
 8005ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STEP_NEEDLE_GPIO_Port, &GPIO_InitStruct);
 8005ac6:	f107 0314 	add.w	r3, r7, #20
 8005aca:	4619      	mov	r1, r3
 8005acc:	4806      	ldr	r0, [pc, #24]	; (8005ae8 <HAL_TIM_MspPostInit+0xb8>)
 8005ace:	f000 fa6f 	bl	8005fb0 <HAL_GPIO_Init>
}
 8005ad2:	bf00      	nop
 8005ad4:	3728      	adds	r7, #40	; 0x28
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	40020000 	.word	0x40020000
 8005ae4:	40000800 	.word	0x40000800
 8005ae8:	40020c00 	.word	0x40020c00

08005aec <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005af0:	4b14      	ldr	r3, [pc, #80]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005af2:	4a15      	ldr	r2, [pc, #84]	; (8005b48 <MX_USART3_UART_Init+0x5c>)
 8005af4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005af6:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005af8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005afc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005afe:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005b04:	4b0f      	ldr	r3, [pc, #60]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005b0a:	4b0e      	ldr	r3, [pc, #56]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005b10:	4b0c      	ldr	r3, [pc, #48]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b12:	220c      	movs	r2, #12
 8005b14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b16:	4b0b      	ldr	r3, [pc, #44]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b1c:	4b09      	ldr	r3, [pc, #36]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b22:	4b08      	ldr	r3, [pc, #32]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b28:	4b06      	ldr	r3, [pc, #24]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b2e:	4805      	ldr	r0, [pc, #20]	; (8005b44 <MX_USART3_UART_Init+0x58>)
 8005b30:	f003 fe6e 	bl	8009810 <HAL_UART_Init>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8005b3a:	f7fe f807 	bl	8003b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005b3e:	bf00      	nop
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20000740 	.word	0x20000740
 8005b48:	40004800 	.word	0x40004800

08005b4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b0aa      	sub	sp, #168	; 0xa8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b54:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]
 8005b5c:	605a      	str	r2, [r3, #4]
 8005b5e:	609a      	str	r2, [r3, #8]
 8005b60:	60da      	str	r2, [r3, #12]
 8005b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b64:	f107 0310 	add.w	r3, r7, #16
 8005b68:	2284      	movs	r2, #132	; 0x84
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f009 fb33 	bl	800f1d8 <memset>
  if(uartHandle->Instance==USART3)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a26      	ldr	r2, [pc, #152]	; (8005c10 <HAL_UART_MspInit+0xc4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d144      	bne.n	8005c06 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005b7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b80:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005b82:	2300      	movs	r3, #0
 8005b84:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b86:	f107 0310 	add.w	r3, r7, #16
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f001 ff10 	bl	80079b0 <HAL_RCCEx_PeriphCLKConfig>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005b96:	f7fd ffd9 	bl	8003b4c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005b9a:	4b1e      	ldr	r3, [pc, #120]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	4a1d      	ldr	r2, [pc, #116]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ba6:	4b1b      	ldr	r3, [pc, #108]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005bb2:	4b18      	ldr	r3, [pc, #96]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb6:	4a17      	ldr	r2, [pc, #92]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005bb8:	f043 0308 	orr.w	r3, r3, #8
 8005bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8005bbe:	4b15      	ldr	r3, [pc, #84]	; (8005c14 <HAL_UART_MspInit+0xc8>)
 8005bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	60bb      	str	r3, [r7, #8]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8005bca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005bce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bde:	2303      	movs	r3, #3
 8005be0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005be4:	2307      	movs	r3, #7
 8005be6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005bea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005bee:	4619      	mov	r1, r3
 8005bf0:	4809      	ldr	r0, [pc, #36]	; (8005c18 <HAL_UART_MspInit+0xcc>)
 8005bf2:	f000 f9dd 	bl	8005fb0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2105      	movs	r1, #5
 8005bfa:	2027      	movs	r0, #39	; 0x27
 8005bfc:	f000 f91c 	bl	8005e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005c00:	2027      	movs	r0, #39	; 0x27
 8005c02:	f000 f935 	bl	8005e70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005c06:	bf00      	nop
 8005c08:	37a8      	adds	r7, #168	; 0xa8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	40004800 	.word	0x40004800
 8005c14:	40023800 	.word	0x40023800
 8005c18:	40020c00 	.word	0x40020c00

08005c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005c20:	480d      	ldr	r0, [pc, #52]	; (8005c58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005c22:	490e      	ldr	r1, [pc, #56]	; (8005c5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005c24:	4a0e      	ldr	r2, [pc, #56]	; (8005c60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c28:	e002      	b.n	8005c30 <LoopCopyDataInit>

08005c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c2e:	3304      	adds	r3, #4

08005c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c34:	d3f9      	bcc.n	8005c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c36:	4a0b      	ldr	r2, [pc, #44]	; (8005c64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005c38:	4c0b      	ldr	r4, [pc, #44]	; (8005c68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c3c:	e001      	b.n	8005c42 <LoopFillZerobss>

08005c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c40:	3204      	adds	r2, #4

08005c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c44:	d3fb      	bcc.n	8005c3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005c46:	f7ff fce9 	bl	800561c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005c4a:	f009 fa91 	bl	800f170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c4e:	f7fd fee5 	bl	8003a1c <main>
  bx  lr    
 8005c52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005c54:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c5c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8005c60:	0800ffe4 	.word	0x0800ffe4
  ldr r2, =_sbss
 8005c64:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8005c68:	20009e90 	.word	0x20009e90

08005c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c6c:	e7fe      	b.n	8005c6c <ADC_IRQHandler>

08005c6e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c72:	2003      	movs	r0, #3
 8005c74:	f000 f8d5 	bl	8005e22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c78:	200f      	movs	r0, #15
 8005c7a:	f7ff fc21 	bl	80054c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c7e:	f7ff fbf7 	bl	8005470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c8c:	4b06      	ldr	r3, [pc, #24]	; (8005ca8 <HAL_IncTick+0x20>)
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	461a      	mov	r2, r3
 8005c92:	4b06      	ldr	r3, [pc, #24]	; (8005cac <HAL_IncTick+0x24>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4413      	add	r3, r2
 8005c98:	4a04      	ldr	r2, [pc, #16]	; (8005cac <HAL_IncTick+0x24>)
 8005c9a:	6013      	str	r3, [r2, #0]
}
 8005c9c:	bf00      	nop
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	2000000c 	.word	0x2000000c
 8005cac:	200007c4 	.word	0x200007c4

08005cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8005cb4:	4b03      	ldr	r3, [pc, #12]	; (8005cc4 <HAL_GetTick+0x14>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	200007c4 	.word	0x200007c4

08005cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f003 0307 	and.w	r3, r3, #7
 8005cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cd8:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <__NVIC_SetPriorityGrouping+0x40>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005cf0:	4b06      	ldr	r3, [pc, #24]	; (8005d0c <__NVIC_SetPriorityGrouping+0x44>)
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cf6:	4a04      	ldr	r2, [pc, #16]	; (8005d08 <__NVIC_SetPriorityGrouping+0x40>)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	60d3      	str	r3, [r2, #12]
}
 8005cfc:	bf00      	nop
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	e000ed00 	.word	0xe000ed00
 8005d0c:	05fa0000 	.word	0x05fa0000

08005d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d10:	b480      	push	{r7}
 8005d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d14:	4b04      	ldr	r3, [pc, #16]	; (8005d28 <__NVIC_GetPriorityGrouping+0x18>)
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	0a1b      	lsrs	r3, r3, #8
 8005d1a:	f003 0307 	and.w	r3, r3, #7
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	e000ed00 	.word	0xe000ed00

08005d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	db0b      	blt.n	8005d56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	f003 021f 	and.w	r2, r3, #31
 8005d44:	4907      	ldr	r1, [pc, #28]	; (8005d64 <__NVIC_EnableIRQ+0x38>)
 8005d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	2001      	movs	r0, #1
 8005d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8005d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d56:	bf00      	nop
 8005d58:	370c      	adds	r7, #12
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	e000e100 	.word	0xe000e100

08005d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	6039      	str	r1, [r7, #0]
 8005d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	db0a      	blt.n	8005d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	490c      	ldr	r1, [pc, #48]	; (8005db4 <__NVIC_SetPriority+0x4c>)
 8005d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d86:	0112      	lsls	r2, r2, #4
 8005d88:	b2d2      	uxtb	r2, r2
 8005d8a:	440b      	add	r3, r1
 8005d8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d90:	e00a      	b.n	8005da8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	4908      	ldr	r1, [pc, #32]	; (8005db8 <__NVIC_SetPriority+0x50>)
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	f003 030f 	and.w	r3, r3, #15
 8005d9e:	3b04      	subs	r3, #4
 8005da0:	0112      	lsls	r2, r2, #4
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	440b      	add	r3, r1
 8005da6:	761a      	strb	r2, [r3, #24]
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	e000e100 	.word	0xe000e100
 8005db8:	e000ed00 	.word	0xe000ed00

08005dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b089      	sub	sp, #36	; 0x24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f003 0307 	and.w	r3, r3, #7
 8005dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	f1c3 0307 	rsb	r3, r3, #7
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	bf28      	it	cs
 8005dda:	2304      	movcs	r3, #4
 8005ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	3304      	adds	r3, #4
 8005de2:	2b06      	cmp	r3, #6
 8005de4:	d902      	bls.n	8005dec <NVIC_EncodePriority+0x30>
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	3b03      	subs	r3, #3
 8005dea:	e000      	b.n	8005dee <NVIC_EncodePriority+0x32>
 8005dec:	2300      	movs	r3, #0
 8005dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005df0:	f04f 32ff 	mov.w	r2, #4294967295
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfa:	43da      	mvns	r2, r3
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	401a      	ands	r2, r3
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e04:	f04f 31ff 	mov.w	r1, #4294967295
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0e:	43d9      	mvns	r1, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e14:	4313      	orrs	r3, r2
         );
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3724      	adds	r7, #36	; 0x24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7ff ff4c 	bl	8005cc8 <__NVIC_SetPriorityGrouping>
}
 8005e30:	bf00      	nop
 8005e32:	3708      	adds	r7, #8
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
 8005e44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e4a:	f7ff ff61 	bl	8005d10 <__NVIC_GetPriorityGrouping>
 8005e4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	68b9      	ldr	r1, [r7, #8]
 8005e54:	6978      	ldr	r0, [r7, #20]
 8005e56:	f7ff ffb1 	bl	8005dbc <NVIC_EncodePriority>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e60:	4611      	mov	r1, r2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff ff80 	bl	8005d68 <__NVIC_SetPriority>
}
 8005e68:	bf00      	nop
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	4603      	mov	r3, r0
 8005e78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7ff ff54 	bl	8005d2c <__NVIC_EnableIRQ>
}
 8005e84:	bf00      	nop
 8005e86:	3708      	adds	r7, #8
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e98:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e9a:	f7ff ff09 	bl	8005cb0 <HAL_GetTick>
 8005e9e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d008      	beq.n	8005ebe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2280      	movs	r2, #128	; 0x80
 8005eb0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e052      	b.n	8005f64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f022 0216 	bic.w	r2, r2, #22
 8005ecc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695a      	ldr	r2, [r3, #20]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005edc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d103      	bne.n	8005eee <HAL_DMA_Abort+0x62>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d007      	beq.n	8005efe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 0208 	bic.w	r2, r2, #8
 8005efc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f022 0201 	bic.w	r2, r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f0e:	e013      	b.n	8005f38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f10:	f7ff fece 	bl	8005cb0 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b05      	cmp	r3, #5
 8005f1c:	d90c      	bls.n	8005f38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2220      	movs	r2, #32
 8005f22:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2203      	movs	r2, #3
 8005f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e015      	b.n	8005f64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1e4      	bne.n	8005f10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f4a:	223f      	movs	r2, #63	; 0x3f
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d004      	beq.n	8005f8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2280      	movs	r2, #128	; 0x80
 8005f84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e00c      	b.n	8005fa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2205      	movs	r2, #5
 8005f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0201 	bic.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b089      	sub	sp, #36	; 0x24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005fca:	2300      	movs	r3, #0
 8005fcc:	61fb      	str	r3, [r7, #28]
 8005fce:	e175      	b.n	80062bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	f040 8164 	bne.w	80062b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f003 0303 	and.w	r3, r3, #3
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d005      	beq.n	8006006 <HAL_GPIO_Init+0x56>
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f003 0303 	and.w	r3, r3, #3
 8006002:	2b02      	cmp	r3, #2
 8006004:	d130      	bne.n	8006068 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	2203      	movs	r2, #3
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	4013      	ands	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	005b      	lsls	r3, r3, #1
 8006026:	fa02 f303 	lsl.w	r3, r2, r3
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	4313      	orrs	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	69ba      	ldr	r2, [r7, #24]
 8006034:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800603c:	2201      	movs	r2, #1
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	43db      	mvns	r3, r3
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	4013      	ands	r3, r2
 800604a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	091b      	lsrs	r3, r3, #4
 8006052:	f003 0201 	and.w	r2, r3, #1
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	fa02 f303 	lsl.w	r3, r2, r3
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	4313      	orrs	r3, r2
 8006060:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	2b03      	cmp	r3, #3
 8006072:	d017      	beq.n	80060a4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	005b      	lsls	r3, r3, #1
 800607e:	2203      	movs	r2, #3
 8006080:	fa02 f303 	lsl.w	r3, r2, r3
 8006084:	43db      	mvns	r3, r3
 8006086:	69ba      	ldr	r2, [r7, #24]
 8006088:	4013      	ands	r3, r2
 800608a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	005b      	lsls	r3, r3, #1
 8006094:	fa02 f303 	lsl.w	r3, r2, r3
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	4313      	orrs	r3, r2
 800609c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f003 0303 	and.w	r3, r3, #3
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d123      	bne.n	80060f8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	08da      	lsrs	r2, r3, #3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3208      	adds	r2, #8
 80060b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	f003 0307 	and.w	r3, r3, #7
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	220f      	movs	r2, #15
 80060c8:	fa02 f303 	lsl.w	r3, r2, r3
 80060cc:	43db      	mvns	r3, r3
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	4013      	ands	r3, r2
 80060d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	08da      	lsrs	r2, r3, #3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	3208      	adds	r2, #8
 80060f2:	69b9      	ldr	r1, [r7, #24]
 80060f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	2203      	movs	r2, #3
 8006104:	fa02 f303 	lsl.w	r3, r2, r3
 8006108:	43db      	mvns	r3, r3
 800610a:	69ba      	ldr	r2, [r7, #24]
 800610c:	4013      	ands	r3, r2
 800610e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f003 0203 	and.w	r2, r3, #3
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	005b      	lsls	r3, r3, #1
 800611c:	fa02 f303 	lsl.w	r3, r2, r3
 8006120:	69ba      	ldr	r2, [r7, #24]
 8006122:	4313      	orrs	r3, r2
 8006124:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 80be 	beq.w	80062b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800613a:	4b66      	ldr	r3, [pc, #408]	; (80062d4 <HAL_GPIO_Init+0x324>)
 800613c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800613e:	4a65      	ldr	r2, [pc, #404]	; (80062d4 <HAL_GPIO_Init+0x324>)
 8006140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006144:	6453      	str	r3, [r2, #68]	; 0x44
 8006146:	4b63      	ldr	r3, [pc, #396]	; (80062d4 <HAL_GPIO_Init+0x324>)
 8006148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800614a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800614e:	60fb      	str	r3, [r7, #12]
 8006150:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006152:	4a61      	ldr	r2, [pc, #388]	; (80062d8 <HAL_GPIO_Init+0x328>)
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	089b      	lsrs	r3, r3, #2
 8006158:	3302      	adds	r3, #2
 800615a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800615e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	220f      	movs	r2, #15
 800616a:	fa02 f303 	lsl.w	r3, r2, r3
 800616e:	43db      	mvns	r3, r3
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	4013      	ands	r3, r2
 8006174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a58      	ldr	r2, [pc, #352]	; (80062dc <HAL_GPIO_Init+0x32c>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d037      	beq.n	80061ee <HAL_GPIO_Init+0x23e>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a57      	ldr	r2, [pc, #348]	; (80062e0 <HAL_GPIO_Init+0x330>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d031      	beq.n	80061ea <HAL_GPIO_Init+0x23a>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a56      	ldr	r2, [pc, #344]	; (80062e4 <HAL_GPIO_Init+0x334>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d02b      	beq.n	80061e6 <HAL_GPIO_Init+0x236>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a55      	ldr	r2, [pc, #340]	; (80062e8 <HAL_GPIO_Init+0x338>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d025      	beq.n	80061e2 <HAL_GPIO_Init+0x232>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a54      	ldr	r2, [pc, #336]	; (80062ec <HAL_GPIO_Init+0x33c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d01f      	beq.n	80061de <HAL_GPIO_Init+0x22e>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a53      	ldr	r2, [pc, #332]	; (80062f0 <HAL_GPIO_Init+0x340>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d019      	beq.n	80061da <HAL_GPIO_Init+0x22a>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a52      	ldr	r2, [pc, #328]	; (80062f4 <HAL_GPIO_Init+0x344>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d013      	beq.n	80061d6 <HAL_GPIO_Init+0x226>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a51      	ldr	r2, [pc, #324]	; (80062f8 <HAL_GPIO_Init+0x348>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d00d      	beq.n	80061d2 <HAL_GPIO_Init+0x222>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a50      	ldr	r2, [pc, #320]	; (80062fc <HAL_GPIO_Init+0x34c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d007      	beq.n	80061ce <HAL_GPIO_Init+0x21e>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a4f      	ldr	r2, [pc, #316]	; (8006300 <HAL_GPIO_Init+0x350>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d101      	bne.n	80061ca <HAL_GPIO_Init+0x21a>
 80061c6:	2309      	movs	r3, #9
 80061c8:	e012      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061ca:	230a      	movs	r3, #10
 80061cc:	e010      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061ce:	2308      	movs	r3, #8
 80061d0:	e00e      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061d2:	2307      	movs	r3, #7
 80061d4:	e00c      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061d6:	2306      	movs	r3, #6
 80061d8:	e00a      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061da:	2305      	movs	r3, #5
 80061dc:	e008      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061de:	2304      	movs	r3, #4
 80061e0:	e006      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061e2:	2303      	movs	r3, #3
 80061e4:	e004      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061e6:	2302      	movs	r3, #2
 80061e8:	e002      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061ea:	2301      	movs	r3, #1
 80061ec:	e000      	b.n	80061f0 <HAL_GPIO_Init+0x240>
 80061ee:	2300      	movs	r3, #0
 80061f0:	69fa      	ldr	r2, [r7, #28]
 80061f2:	f002 0203 	and.w	r2, r2, #3
 80061f6:	0092      	lsls	r2, r2, #2
 80061f8:	4093      	lsls	r3, r2
 80061fa:	69ba      	ldr	r2, [r7, #24]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006200:	4935      	ldr	r1, [pc, #212]	; (80062d8 <HAL_GPIO_Init+0x328>)
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	089b      	lsrs	r3, r3, #2
 8006206:	3302      	adds	r3, #2
 8006208:	69ba      	ldr	r2, [r7, #24]
 800620a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800620e:	4b3d      	ldr	r3, [pc, #244]	; (8006304 <HAL_GPIO_Init+0x354>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	43db      	mvns	r3, r3
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	4013      	ands	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006232:	4a34      	ldr	r2, [pc, #208]	; (8006304 <HAL_GPIO_Init+0x354>)
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006238:	4b32      	ldr	r3, [pc, #200]	; (8006304 <HAL_GPIO_Init+0x354>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	43db      	mvns	r3, r3
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	4013      	ands	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006254:	69ba      	ldr	r2, [r7, #24]
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800625c:	4a29      	ldr	r2, [pc, #164]	; (8006304 <HAL_GPIO_Init+0x354>)
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006262:	4b28      	ldr	r3, [pc, #160]	; (8006304 <HAL_GPIO_Init+0x354>)
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	43db      	mvns	r3, r3
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	4013      	ands	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800627e:	69ba      	ldr	r2, [r7, #24]
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006286:	4a1f      	ldr	r2, [pc, #124]	; (8006304 <HAL_GPIO_Init+0x354>)
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800628c:	4b1d      	ldr	r3, [pc, #116]	; (8006304 <HAL_GPIO_Init+0x354>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	43db      	mvns	r3, r3
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	4013      	ands	r3, r2
 800629a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80062a8:	69ba      	ldr	r2, [r7, #24]
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062b0:	4a14      	ldr	r2, [pc, #80]	; (8006304 <HAL_GPIO_Init+0x354>)
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	3301      	adds	r3, #1
 80062ba:	61fb      	str	r3, [r7, #28]
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	2b0f      	cmp	r3, #15
 80062c0:	f67f ae86 	bls.w	8005fd0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	3724      	adds	r7, #36	; 0x24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40023800 	.word	0x40023800
 80062d8:	40013800 	.word	0x40013800
 80062dc:	40020000 	.word	0x40020000
 80062e0:	40020400 	.word	0x40020400
 80062e4:	40020800 	.word	0x40020800
 80062e8:	40020c00 	.word	0x40020c00
 80062ec:	40021000 	.word	0x40021000
 80062f0:	40021400 	.word	0x40021400
 80062f4:	40021800 	.word	0x40021800
 80062f8:	40021c00 	.word	0x40021c00
 80062fc:	40022000 	.word	0x40022000
 8006300:	40022400 	.word	0x40022400
 8006304:	40013c00 	.word	0x40013c00

08006308 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	460b      	mov	r3, r1
 8006312:	807b      	strh	r3, [r7, #2]
 8006314:	4613      	mov	r3, r2
 8006316:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006318:	787b      	ldrb	r3, [r7, #1]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800631e:	887a      	ldrh	r2, [r7, #2]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006324:	e003      	b.n	800632e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006326:	887b      	ldrh	r3, [r7, #2]
 8006328:	041a      	lsls	r2, r3, #16
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	619a      	str	r2, [r3, #24]
}
 800632e:	bf00      	nop
 8006330:	370c      	adds	r7, #12
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800633a:	b480      	push	{r7}
 800633c:	b085      	sub	sp, #20
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
 8006342:	460b      	mov	r3, r1
 8006344:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800634c:	887a      	ldrh	r2, [r7, #2]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4013      	ands	r3, r2
 8006352:	041a      	lsls	r2, r3, #16
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	43d9      	mvns	r1, r3
 8006358:	887b      	ldrh	r3, [r7, #2]
 800635a:	400b      	ands	r3, r1
 800635c:	431a      	orrs	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	619a      	str	r2, [r3, #24]
}
 8006362:	bf00      	nop
 8006364:	3714      	adds	r7, #20
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
	...

08006370 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	4603      	mov	r3, r0
 8006378:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800637a:	4b08      	ldr	r3, [pc, #32]	; (800639c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	88fb      	ldrh	r3, [r7, #6]
 8006380:	4013      	ands	r3, r2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d006      	beq.n	8006394 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006386:	4a05      	ldr	r2, [pc, #20]	; (800639c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006388:	88fb      	ldrh	r3, [r7, #6]
 800638a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800638c:	88fb      	ldrh	r3, [r7, #6]
 800638e:	4618      	mov	r0, r3
 8006390:	f7fd f8bc 	bl	800350c <HAL_GPIO_EXTI_Callback>
  }
}
 8006394:	bf00      	nop
 8006396:	3708      	adds	r7, #8
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40013c00 	.word	0x40013c00

080063a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e07f      	b.n	80064b2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fd fa82 	bl	80038d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2224      	movs	r2, #36	; 0x24
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0201 	bic.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80063f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006400:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d107      	bne.n	800641a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006416:	609a      	str	r2, [r3, #8]
 8006418:	e006      	b.n	8006428 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006426:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	2b02      	cmp	r3, #2
 800642e:	d104      	bne.n	800643a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006438:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	6859      	ldr	r1, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	4b1d      	ldr	r3, [pc, #116]	; (80064bc <HAL_I2C_Init+0x11c>)
 8006446:	430b      	orrs	r3, r1
 8006448:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68da      	ldr	r2, [r3, #12]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006458:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69d9      	ldr	r1, [r3, #28]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1a      	ldr	r2, [r3, #32]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	02008000 	.word	0x02008000

080064c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	4608      	mov	r0, r1
 80064ca:	4611      	mov	r1, r2
 80064cc:	461a      	mov	r2, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	817b      	strh	r3, [r7, #10]
 80064d2:	460b      	mov	r3, r1
 80064d4:	813b      	strh	r3, [r7, #8]
 80064d6:	4613      	mov	r3, r2
 80064d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b20      	cmp	r3, #32
 80064e4:	f040 80f9 	bne.w	80066da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064e8:	6a3b      	ldr	r3, [r7, #32]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_I2C_Mem_Write+0x34>
 80064ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d105      	bne.n	8006500 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e0ed      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006506:	2b01      	cmp	r3, #1
 8006508:	d101      	bne.n	800650e <HAL_I2C_Mem_Write+0x4e>
 800650a:	2302      	movs	r3, #2
 800650c:	e0e6      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006516:	f7ff fbcb 	bl	8005cb0 <HAL_GetTick>
 800651a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	2319      	movs	r3, #25
 8006522:	2201      	movs	r2, #1
 8006524:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 fac3 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e0d1      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2221      	movs	r2, #33	; 0x21
 800653c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2240      	movs	r2, #64	; 0x40
 8006544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6a3a      	ldr	r2, [r7, #32]
 8006552:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006558:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006560:	88f8      	ldrh	r0, [r7, #6]
 8006562:	893a      	ldrh	r2, [r7, #8]
 8006564:	8979      	ldrh	r1, [r7, #10]
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	4603      	mov	r3, r0
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 f9d3 	bl	800691c <I2C_RequestMemoryWrite>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d005      	beq.n	8006588 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e0a9      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658c:	b29b      	uxth	r3, r3
 800658e:	2bff      	cmp	r3, #255	; 0xff
 8006590:	d90e      	bls.n	80065b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	22ff      	movs	r2, #255	; 0xff
 8006596:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800659c:	b2da      	uxtb	r2, r3
 800659e:	8979      	ldrh	r1, [r7, #10]
 80065a0:	2300      	movs	r3, #0
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 fc2b 	bl	8006e04 <I2C_TransferConfig>
 80065ae:	e00f      	b.n	80065d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	8979      	ldrh	r1, [r7, #10]
 80065c2:	2300      	movs	r3, #0
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 fc1a 	bl	8006e04 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f000 faad 	bl	8006b34 <I2C_WaitOnTXISFlagUntilTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e07b      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e8:	781a      	ldrb	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065fe:	b29b      	uxth	r3, r3
 8006600:	3b01      	subs	r3, #1
 8006602:	b29a      	uxth	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800660c:	3b01      	subs	r3, #1
 800660e:	b29a      	uxth	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006618:	b29b      	uxth	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d034      	beq.n	8006688 <HAL_I2C_Mem_Write+0x1c8>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006622:	2b00      	cmp	r3, #0
 8006624:	d130      	bne.n	8006688 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	2200      	movs	r2, #0
 800662e:	2180      	movs	r1, #128	; 0x80
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 fa3f 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e04d      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006644:	b29b      	uxth	r3, r3
 8006646:	2bff      	cmp	r3, #255	; 0xff
 8006648:	d90e      	bls.n	8006668 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	22ff      	movs	r2, #255	; 0xff
 800664e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006654:	b2da      	uxtb	r2, r3
 8006656:	8979      	ldrh	r1, [r7, #10]
 8006658:	2300      	movs	r3, #0
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 fbcf 	bl	8006e04 <I2C_TransferConfig>
 8006666:	e00f      	b.n	8006688 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800666c:	b29a      	uxth	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006676:	b2da      	uxtb	r2, r3
 8006678:	8979      	ldrh	r1, [r7, #10]
 800667a:	2300      	movs	r3, #0
 800667c:	9300      	str	r3, [sp, #0]
 800667e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 fbbe 	bl	8006e04 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d19e      	bne.n	80065d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 fa8c 	bl	8006bb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e01a      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2220      	movs	r2, #32
 80066ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	6859      	ldr	r1, [r3, #4]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	4b0a      	ldr	r3, [pc, #40]	; (80066e4 <HAL_I2C_Mem_Write+0x224>)
 80066ba:	400b      	ands	r3, r1
 80066bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80066d6:	2300      	movs	r3, #0
 80066d8:	e000      	b.n	80066dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80066da:	2302      	movs	r3, #2
  }
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3718      	adds	r7, #24
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	fe00e800 	.word	0xfe00e800

080066e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b088      	sub	sp, #32
 80066ec:	af02      	add	r7, sp, #8
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	4608      	mov	r0, r1
 80066f2:	4611      	mov	r1, r2
 80066f4:	461a      	mov	r2, r3
 80066f6:	4603      	mov	r3, r0
 80066f8:	817b      	strh	r3, [r7, #10]
 80066fa:	460b      	mov	r3, r1
 80066fc:	813b      	strh	r3, [r7, #8]
 80066fe:	4613      	mov	r3, r2
 8006700:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b20      	cmp	r3, #32
 800670c:	f040 80fd 	bne.w	800690a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <HAL_I2C_Mem_Read+0x34>
 8006716:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006718:	2b00      	cmp	r3, #0
 800671a:	d105      	bne.n	8006728 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006722:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e0f1      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800672e:	2b01      	cmp	r3, #1
 8006730:	d101      	bne.n	8006736 <HAL_I2C_Mem_Read+0x4e>
 8006732:	2302      	movs	r3, #2
 8006734:	e0ea      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800673e:	f7ff fab7 	bl	8005cb0 <HAL_GetTick>
 8006742:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	2319      	movs	r3, #25
 800674a:	2201      	movs	r2, #1
 800674c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f9af 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e0d5      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2222      	movs	r2, #34	; 0x22
 8006764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2240      	movs	r2, #64	; 0x40
 800676c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6a3a      	ldr	r2, [r7, #32]
 800677a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006780:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006788:	88f8      	ldrh	r0, [r7, #6]
 800678a:	893a      	ldrh	r2, [r7, #8]
 800678c:	8979      	ldrh	r1, [r7, #10]
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	4603      	mov	r3, r0
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f000 f913 	bl	80069c4 <I2C_RequestMemoryRead>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	e0ad      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2bff      	cmp	r3, #255	; 0xff
 80067b8:	d90e      	bls.n	80067d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	22ff      	movs	r2, #255	; 0xff
 80067be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c4:	b2da      	uxtb	r2, r3
 80067c6:	8979      	ldrh	r1, [r7, #10]
 80067c8:	4b52      	ldr	r3, [pc, #328]	; (8006914 <HAL_I2C_Mem_Read+0x22c>)
 80067ca:	9300      	str	r3, [sp, #0]
 80067cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 fb17 	bl	8006e04 <I2C_TransferConfig>
 80067d6:	e00f      	b.n	80067f8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e6:	b2da      	uxtb	r2, r3
 80067e8:	8979      	ldrh	r1, [r7, #10]
 80067ea:	4b4a      	ldr	r3, [pc, #296]	; (8006914 <HAL_I2C_Mem_Read+0x22c>)
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f000 fb06 	bl	8006e04 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	9300      	str	r3, [sp, #0]
 80067fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fe:	2200      	movs	r2, #0
 8006800:	2104      	movs	r1, #4
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f000 f956 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e07c      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682e:	3b01      	subs	r3, #1
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800683a:	b29b      	uxth	r3, r3
 800683c:	3b01      	subs	r3, #1
 800683e:	b29a      	uxth	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006848:	b29b      	uxth	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d034      	beq.n	80068b8 <HAL_I2C_Mem_Read+0x1d0>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006852:	2b00      	cmp	r3, #0
 8006854:	d130      	bne.n	80068b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800685c:	2200      	movs	r2, #0
 800685e:	2180      	movs	r1, #128	; 0x80
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f000 f927 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d001      	beq.n	8006870 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e04d      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006874:	b29b      	uxth	r3, r3
 8006876:	2bff      	cmp	r3, #255	; 0xff
 8006878:	d90e      	bls.n	8006898 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	22ff      	movs	r2, #255	; 0xff
 800687e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006884:	b2da      	uxtb	r2, r3
 8006886:	8979      	ldrh	r1, [r7, #10]
 8006888:	2300      	movs	r3, #0
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 fab7 	bl	8006e04 <I2C_TransferConfig>
 8006896:	e00f      	b.n	80068b8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800689c:	b29a      	uxth	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a6:	b2da      	uxtb	r2, r3
 80068a8:	8979      	ldrh	r1, [r7, #10]
 80068aa:	2300      	movs	r3, #0
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 faa6 	bl	8006e04 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d19a      	bne.n	80067f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f000 f974 	bl	8006bb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e01a      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2220      	movs	r2, #32
 80068dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	6859      	ldr	r1, [r3, #4]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <HAL_I2C_Mem_Read+0x230>)
 80068ea:	400b      	ands	r3, r1
 80068ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2220      	movs	r2, #32
 80068f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	e000      	b.n	800690c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800690a:	2302      	movs	r3, #2
  }
}
 800690c:	4618      	mov	r0, r3
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	80002400 	.word	0x80002400
 8006918:	fe00e800 	.word	0xfe00e800

0800691c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b086      	sub	sp, #24
 8006920:	af02      	add	r7, sp, #8
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	4608      	mov	r0, r1
 8006926:	4611      	mov	r1, r2
 8006928:	461a      	mov	r2, r3
 800692a:	4603      	mov	r3, r0
 800692c:	817b      	strh	r3, [r7, #10]
 800692e:	460b      	mov	r3, r1
 8006930:	813b      	strh	r3, [r7, #8]
 8006932:	4613      	mov	r3, r2
 8006934:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006936:	88fb      	ldrh	r3, [r7, #6]
 8006938:	b2da      	uxtb	r2, r3
 800693a:	8979      	ldrh	r1, [r7, #10]
 800693c:	4b20      	ldr	r3, [pc, #128]	; (80069c0 <I2C_RequestMemoryWrite+0xa4>)
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 fa5d 	bl	8006e04 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694a:	69fa      	ldr	r2, [r7, #28]
 800694c:	69b9      	ldr	r1, [r7, #24]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f8f0 	bl	8006b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e02c      	b.n	80069b8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800695e:	88fb      	ldrh	r3, [r7, #6]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d105      	bne.n	8006970 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006964:	893b      	ldrh	r3, [r7, #8]
 8006966:	b2da      	uxtb	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	629a      	str	r2, [r3, #40]	; 0x28
 800696e:	e015      	b.n	800699c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006970:	893b      	ldrh	r3, [r7, #8]
 8006972:	0a1b      	lsrs	r3, r3, #8
 8006974:	b29b      	uxth	r3, r3
 8006976:	b2da      	uxtb	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800697e:	69fa      	ldr	r2, [r7, #28]
 8006980:	69b9      	ldr	r1, [r7, #24]
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 f8d6 	bl	8006b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e012      	b.n	80069b8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006992:	893b      	ldrh	r3, [r7, #8]
 8006994:	b2da      	uxtb	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2200      	movs	r2, #0
 80069a4:	2180      	movs	r1, #128	; 0x80
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 f884 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e000      	b.n	80069b8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	80002000 	.word	0x80002000

080069c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	461a      	mov	r2, r3
 80069d2:	4603      	mov	r3, r0
 80069d4:	817b      	strh	r3, [r7, #10]
 80069d6:	460b      	mov	r3, r1
 80069d8:	813b      	strh	r3, [r7, #8]
 80069da:	4613      	mov	r3, r2
 80069dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80069de:	88fb      	ldrh	r3, [r7, #6]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	8979      	ldrh	r1, [r7, #10]
 80069e4:	4b20      	ldr	r3, [pc, #128]	; (8006a68 <I2C_RequestMemoryRead+0xa4>)
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	2300      	movs	r3, #0
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 fa0a 	bl	8006e04 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f0:	69fa      	ldr	r2, [r7, #28]
 80069f2:	69b9      	ldr	r1, [r7, #24]
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 f89d 	bl	8006b34 <I2C_WaitOnTXISFlagUntilTimeout>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e02c      	b.n	8006a5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a04:	88fb      	ldrh	r3, [r7, #6]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d105      	bne.n	8006a16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a0a:	893b      	ldrh	r3, [r7, #8]
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	629a      	str	r2, [r3, #40]	; 0x28
 8006a14:	e015      	b.n	8006a42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a16:	893b      	ldrh	r3, [r7, #8]
 8006a18:	0a1b      	lsrs	r3, r3, #8
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a24:	69fa      	ldr	r2, [r7, #28]
 8006a26:	69b9      	ldr	r1, [r7, #24]
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f883 	bl	8006b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e012      	b.n	8006a5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a38:	893b      	ldrh	r3, [r7, #8]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2140      	movs	r1, #64	; 0x40
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f000 f831 	bl	8006ab4 <I2C_WaitOnFlagUntilTimeout>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d001      	beq.n	8006a5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	80002000 	.word	0x80002000

08006a6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d103      	bne.n	8006a8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2200      	movs	r2, #0
 8006a88:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d007      	beq.n	8006aa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0201 	orr.w	r2, r2, #1
 8006aa6:	619a      	str	r2, [r3, #24]
  }
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ac4:	e022      	b.n	8006b0c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d01e      	beq.n	8006b0c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ace:	f7ff f8ef 	bl	8005cb0 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d302      	bcc.n	8006ae4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d113      	bne.n	8006b0c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ae8:	f043 0220 	orr.w	r2, r3, #32
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2220      	movs	r2, #32
 8006af4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e00f      	b.n	8006b2c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	699a      	ldr	r2, [r3, #24]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	4013      	ands	r3, r2
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	bf0c      	ite	eq
 8006b1c:	2301      	moveq	r3, #1
 8006b1e:	2300      	movne	r3, #0
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	461a      	mov	r2, r3
 8006b24:	79fb      	ldrb	r3, [r7, #7]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d0cd      	beq.n	8006ac6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b40:	e02c      	b.n	8006b9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	68b9      	ldr	r1, [r7, #8]
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 f870 	bl	8006c2c <I2C_IsErrorOccurred>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e02a      	b.n	8006bac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b5c:	d01e      	beq.n	8006b9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b5e:	f7ff f8a7 	bl	8005cb0 <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d302      	bcc.n	8006b74 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d113      	bne.n	8006b9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b78:	f043 0220 	orr.w	r2, r3, #32
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e007      	b.n	8006bac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d1cb      	bne.n	8006b42 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bc0:	e028      	b.n	8006c14 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	68b9      	ldr	r1, [r7, #8]
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 f830 	bl	8006c2c <I2C_IsErrorOccurred>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e026      	b.n	8006c24 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd6:	f7ff f86b 	bl	8005cb0 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d302      	bcc.n	8006bec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d113      	bne.n	8006c14 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bf0:	f043 0220 	orr.w	r2, r3, #32
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e007      	b.n	8006c24 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	f003 0320 	and.w	r3, r3, #32
 8006c1e:	2b20      	cmp	r3, #32
 8006c20:	d1cf      	bne.n	8006bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c22:	2300      	movs	r3, #0
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08a      	sub	sp, #40	; 0x28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006c46:	2300      	movs	r3, #0
 8006c48:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	f003 0310 	and.w	r3, r3, #16
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d075      	beq.n	8006d44 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2210      	movs	r2, #16
 8006c5e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006c60:	e056      	b.n	8006d10 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c68:	d052      	beq.n	8006d10 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c6a:	f7ff f821 	bl	8005cb0 <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d302      	bcc.n	8006c80 <I2C_IsErrorOccurred+0x54>
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d147      	bne.n	8006d10 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c8a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c92:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ca2:	d12e      	bne.n	8006d02 <I2C_IsErrorOccurred+0xd6>
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006caa:	d02a      	beq.n	8006d02 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006cac:	7cfb      	ldrb	r3, [r7, #19]
 8006cae:	2b20      	cmp	r3, #32
 8006cb0:	d027      	beq.n	8006d02 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cc0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006cc2:	f7fe fff5 	bl	8005cb0 <HAL_GetTick>
 8006cc6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006cc8:	e01b      	b.n	8006d02 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006cca:	f7fe fff1 	bl	8005cb0 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	2b19      	cmp	r3, #25
 8006cd6:	d914      	bls.n	8006d02 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cdc:	f043 0220 	orr.w	r2, r3, #32
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d1dc      	bne.n	8006cca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f003 0320 	and.w	r3, r3, #32
 8006d1a:	2b20      	cmp	r3, #32
 8006d1c:	d003      	beq.n	8006d26 <I2C_IsErrorOccurred+0xfa>
 8006d1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d09d      	beq.n	8006c62 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006d26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d103      	bne.n	8006d36 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2220      	movs	r2, #32
 8006d34:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	f043 0304 	orr.w	r3, r3, #4
 8006d3c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006d56:	6a3b      	ldr	r3, [r7, #32]
 8006d58:	f043 0301 	orr.w	r3, r3, #1
 8006d5c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00b      	beq.n	8006d90 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	f043 0308 	orr.w	r3, r3, #8
 8006d7e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00b      	beq.n	8006db2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	f043 0302 	orr.w	r3, r3, #2
 8006da0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006daa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006db2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d01c      	beq.n	8006df4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f7ff fe56 	bl	8006a6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6859      	ldr	r1, [r3, #4]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	4b0d      	ldr	r3, [pc, #52]	; (8006e00 <I2C_IsErrorOccurred+0x1d4>)
 8006dcc:	400b      	ands	r3, r1
 8006dce:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2220      	movs	r2, #32
 8006de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006df4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3728      	adds	r7, #40	; 0x28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	fe00e800 	.word	0xfe00e800

08006e04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	607b      	str	r3, [r7, #4]
 8006e0e:	460b      	mov	r3, r1
 8006e10:	817b      	strh	r3, [r7, #10]
 8006e12:	4613      	mov	r3, r2
 8006e14:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e16:	897b      	ldrh	r3, [r7, #10]
 8006e18:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e1c:	7a7b      	ldrb	r3, [r7, #9]
 8006e1e:	041b      	lsls	r3, r3, #16
 8006e20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e24:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e2a:	6a3b      	ldr	r3, [r7, #32]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e32:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685a      	ldr	r2, [r3, #4]
 8006e3a:	6a3b      	ldr	r3, [r7, #32]
 8006e3c:	0d5b      	lsrs	r3, r3, #21
 8006e3e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006e42:	4b08      	ldr	r3, [pc, #32]	; (8006e64 <I2C_TransferConfig+0x60>)
 8006e44:	430b      	orrs	r3, r1
 8006e46:	43db      	mvns	r3, r3
 8006e48:	ea02 0103 	and.w	r1, r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	430a      	orrs	r2, r1
 8006e54:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006e56:	bf00      	nop
 8006e58:	371c      	adds	r7, #28
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	03ff63ff 	.word	0x03ff63ff

08006e68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b20      	cmp	r3, #32
 8006e7c:	d138      	bne.n	8006ef0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e032      	b.n	8006ef2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2224      	movs	r2, #36	; 0x24
 8006e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f022 0201 	bic.w	r2, r2, #1
 8006eaa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006eba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6819      	ldr	r1, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0201 	orr.w	r2, r2, #1
 8006eda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006eec:	2300      	movs	r3, #0
 8006eee:	e000      	b.n	8006ef2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ef0:	2302      	movs	r3, #2
  }
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b085      	sub	sp, #20
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
 8006f06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d139      	bne.n	8006f88 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d101      	bne.n	8006f22 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e033      	b.n	8006f8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2224      	movs	r2, #36	; 0x24
 8006f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f022 0201 	bic.w	r2, r2, #1
 8006f40:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006f50:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	021b      	lsls	r3, r3, #8
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2220      	movs	r2, #32
 8006f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f84:	2300      	movs	r3, #0
 8006f86:	e000      	b.n	8006f8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f88:	2302      	movs	r3, #2
  }
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
	...

08006f98 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f9c:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a04      	ldr	r2, [pc, #16]	; (8006fb4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fa6:	6013      	str	r3, [r2, #0]
}
 8006fa8:	bf00      	nop
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40007000 	.word	0x40007000

08006fb8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d101      	bne.n	8006fce <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e291      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f000 8087 	beq.w	80070ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006fdc:	4b96      	ldr	r3, [pc, #600]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f003 030c 	and.w	r3, r3, #12
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d00c      	beq.n	8007002 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006fe8:	4b93      	ldr	r3, [pc, #588]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f003 030c 	and.w	r3, r3, #12
 8006ff0:	2b08      	cmp	r3, #8
 8006ff2:	d112      	bne.n	800701a <HAL_RCC_OscConfig+0x62>
 8006ff4:	4b90      	ldr	r3, [pc, #576]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ffc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007000:	d10b      	bne.n	800701a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007002:	4b8d      	ldr	r3, [pc, #564]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d06c      	beq.n	80070e8 <HAL_RCC_OscConfig+0x130>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d168      	bne.n	80070e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e26b      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007022:	d106      	bne.n	8007032 <HAL_RCC_OscConfig+0x7a>
 8007024:	4b84      	ldr	r3, [pc, #528]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a83      	ldr	r2, [pc, #524]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800702a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800702e:	6013      	str	r3, [r2, #0]
 8007030:	e02e      	b.n	8007090 <HAL_RCC_OscConfig+0xd8>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10c      	bne.n	8007054 <HAL_RCC_OscConfig+0x9c>
 800703a:	4b7f      	ldr	r3, [pc, #508]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a7e      	ldr	r2, [pc, #504]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007040:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007044:	6013      	str	r3, [r2, #0]
 8007046:	4b7c      	ldr	r3, [pc, #496]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a7b      	ldr	r2, [pc, #492]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800704c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007050:	6013      	str	r3, [r2, #0]
 8007052:	e01d      	b.n	8007090 <HAL_RCC_OscConfig+0xd8>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800705c:	d10c      	bne.n	8007078 <HAL_RCC_OscConfig+0xc0>
 800705e:	4b76      	ldr	r3, [pc, #472]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a75      	ldr	r2, [pc, #468]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007064:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007068:	6013      	str	r3, [r2, #0]
 800706a:	4b73      	ldr	r3, [pc, #460]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a72      	ldr	r2, [pc, #456]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	e00b      	b.n	8007090 <HAL_RCC_OscConfig+0xd8>
 8007078:	4b6f      	ldr	r3, [pc, #444]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a6e      	ldr	r2, [pc, #440]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800707e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007082:	6013      	str	r3, [r2, #0]
 8007084:	4b6c      	ldr	r3, [pc, #432]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a6b      	ldr	r2, [pc, #428]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800708a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800708e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d013      	beq.n	80070c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007098:	f7fe fe0a 	bl	8005cb0 <HAL_GetTick>
 800709c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709e:	e008      	b.n	80070b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070a0:	f7fe fe06 	bl	8005cb0 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	2b64      	cmp	r3, #100	; 0x64
 80070ac:	d901      	bls.n	80070b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e21f      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070b2:	4b61      	ldr	r3, [pc, #388]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d0f0      	beq.n	80070a0 <HAL_RCC_OscConfig+0xe8>
 80070be:	e014      	b.n	80070ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c0:	f7fe fdf6 	bl	8005cb0 <HAL_GetTick>
 80070c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070c6:	e008      	b.n	80070da <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070c8:	f7fe fdf2 	bl	8005cb0 <HAL_GetTick>
 80070cc:	4602      	mov	r2, r0
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	2b64      	cmp	r3, #100	; 0x64
 80070d4:	d901      	bls.n	80070da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e20b      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070da:	4b57      	ldr	r3, [pc, #348]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1f0      	bne.n	80070c8 <HAL_RCC_OscConfig+0x110>
 80070e6:	e000      	b.n	80070ea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d069      	beq.n	80071ca <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80070f6:	4b50      	ldr	r3, [pc, #320]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f003 030c 	and.w	r3, r3, #12
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00b      	beq.n	800711a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007102:	4b4d      	ldr	r3, [pc, #308]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f003 030c 	and.w	r3, r3, #12
 800710a:	2b08      	cmp	r3, #8
 800710c:	d11c      	bne.n	8007148 <HAL_RCC_OscConfig+0x190>
 800710e:	4b4a      	ldr	r3, [pc, #296]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d116      	bne.n	8007148 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800711a:	4b47      	ldr	r3, [pc, #284]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0302 	and.w	r3, r3, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d005      	beq.n	8007132 <HAL_RCC_OscConfig+0x17a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d001      	beq.n	8007132 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e1df      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007132:	4b41      	ldr	r3, [pc, #260]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	00db      	lsls	r3, r3, #3
 8007140:	493d      	ldr	r1, [pc, #244]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007142:	4313      	orrs	r3, r2
 8007144:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007146:	e040      	b.n	80071ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d023      	beq.n	8007198 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007150:	4b39      	ldr	r3, [pc, #228]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a38      	ldr	r2, [pc, #224]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007156:	f043 0301 	orr.w	r3, r3, #1
 800715a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715c:	f7fe fda8 	bl	8005cb0 <HAL_GetTick>
 8007160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007162:	e008      	b.n	8007176 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007164:	f7fe fda4 	bl	8005cb0 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	2b02      	cmp	r3, #2
 8007170:	d901      	bls.n	8007176 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e1bd      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007176:	4b30      	ldr	r3, [pc, #192]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d0f0      	beq.n	8007164 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007182:	4b2d      	ldr	r3, [pc, #180]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	4929      	ldr	r1, [pc, #164]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007192:	4313      	orrs	r3, r2
 8007194:	600b      	str	r3, [r1, #0]
 8007196:	e018      	b.n	80071ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007198:	4b27      	ldr	r3, [pc, #156]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a26      	ldr	r2, [pc, #152]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 800719e:	f023 0301 	bic.w	r3, r3, #1
 80071a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071a4:	f7fe fd84 	bl	8005cb0 <HAL_GetTick>
 80071a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071aa:	e008      	b.n	80071be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ac:	f7fe fd80 	bl	8005cb0 <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e199      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071be:	4b1e      	ldr	r3, [pc, #120]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1f0      	bne.n	80071ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0308 	and.w	r3, r3, #8
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d038      	beq.n	8007248 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d019      	beq.n	8007212 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071de:	4b16      	ldr	r3, [pc, #88]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80071e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071e2:	4a15      	ldr	r2, [pc, #84]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 80071e4:	f043 0301 	orr.w	r3, r3, #1
 80071e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ea:	f7fe fd61 	bl	8005cb0 <HAL_GetTick>
 80071ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071f0:	e008      	b.n	8007204 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071f2:	f7fe fd5d 	bl	8005cb0 <HAL_GetTick>
 80071f6:	4602      	mov	r2, r0
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d901      	bls.n	8007204 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007200:	2303      	movs	r3, #3
 8007202:	e176      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007204:	4b0c      	ldr	r3, [pc, #48]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	d0f0      	beq.n	80071f2 <HAL_RCC_OscConfig+0x23a>
 8007210:	e01a      	b.n	8007248 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007216:	4a08      	ldr	r2, [pc, #32]	; (8007238 <HAL_RCC_OscConfig+0x280>)
 8007218:	f023 0301 	bic.w	r3, r3, #1
 800721c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800721e:	f7fe fd47 	bl	8005cb0 <HAL_GetTick>
 8007222:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007224:	e00a      	b.n	800723c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007226:	f7fe fd43 	bl	8005cb0 <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	2b02      	cmp	r3, #2
 8007232:	d903      	bls.n	800723c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	e15c      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
 8007238:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800723c:	4b91      	ldr	r3, [pc, #580]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 800723e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1ee      	bne.n	8007226 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 80a4 	beq.w	800739e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007256:	4b8b      	ldr	r3, [pc, #556]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10d      	bne.n	800727e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007262:	4b88      	ldr	r3, [pc, #544]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	4a87      	ldr	r2, [pc, #540]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800726c:	6413      	str	r3, [r2, #64]	; 0x40
 800726e:	4b85      	ldr	r3, [pc, #532]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007276:	60bb      	str	r3, [r7, #8]
 8007278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800727a:	2301      	movs	r3, #1
 800727c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800727e:	4b82      	ldr	r3, [pc, #520]	; (8007488 <HAL_RCC_OscConfig+0x4d0>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007286:	2b00      	cmp	r3, #0
 8007288:	d118      	bne.n	80072bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800728a:	4b7f      	ldr	r3, [pc, #508]	; (8007488 <HAL_RCC_OscConfig+0x4d0>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a7e      	ldr	r2, [pc, #504]	; (8007488 <HAL_RCC_OscConfig+0x4d0>)
 8007290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007296:	f7fe fd0b 	bl	8005cb0 <HAL_GetTick>
 800729a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800729c:	e008      	b.n	80072b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800729e:	f7fe fd07 	bl	8005cb0 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	2b64      	cmp	r3, #100	; 0x64
 80072aa:	d901      	bls.n	80072b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e120      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072b0:	4b75      	ldr	r3, [pc, #468]	; (8007488 <HAL_RCC_OscConfig+0x4d0>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0f0      	beq.n	800729e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d106      	bne.n	80072d2 <HAL_RCC_OscConfig+0x31a>
 80072c4:	4b6f      	ldr	r3, [pc, #444]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072c8:	4a6e      	ldr	r2, [pc, #440]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072ca:	f043 0301 	orr.w	r3, r3, #1
 80072ce:	6713      	str	r3, [r2, #112]	; 0x70
 80072d0:	e02d      	b.n	800732e <HAL_RCC_OscConfig+0x376>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10c      	bne.n	80072f4 <HAL_RCC_OscConfig+0x33c>
 80072da:	4b6a      	ldr	r3, [pc, #424]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072de:	4a69      	ldr	r2, [pc, #420]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072e0:	f023 0301 	bic.w	r3, r3, #1
 80072e4:	6713      	str	r3, [r2, #112]	; 0x70
 80072e6:	4b67      	ldr	r3, [pc, #412]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ea:	4a66      	ldr	r2, [pc, #408]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072ec:	f023 0304 	bic.w	r3, r3, #4
 80072f0:	6713      	str	r3, [r2, #112]	; 0x70
 80072f2:	e01c      	b.n	800732e <HAL_RCC_OscConfig+0x376>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	2b05      	cmp	r3, #5
 80072fa:	d10c      	bne.n	8007316 <HAL_RCC_OscConfig+0x35e>
 80072fc:	4b61      	ldr	r3, [pc, #388]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80072fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007300:	4a60      	ldr	r2, [pc, #384]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007302:	f043 0304 	orr.w	r3, r3, #4
 8007306:	6713      	str	r3, [r2, #112]	; 0x70
 8007308:	4b5e      	ldr	r3, [pc, #376]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 800730a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730c:	4a5d      	ldr	r2, [pc, #372]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 800730e:	f043 0301 	orr.w	r3, r3, #1
 8007312:	6713      	str	r3, [r2, #112]	; 0x70
 8007314:	e00b      	b.n	800732e <HAL_RCC_OscConfig+0x376>
 8007316:	4b5b      	ldr	r3, [pc, #364]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800731a:	4a5a      	ldr	r2, [pc, #360]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 800731c:	f023 0301 	bic.w	r3, r3, #1
 8007320:	6713      	str	r3, [r2, #112]	; 0x70
 8007322:	4b58      	ldr	r3, [pc, #352]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007326:	4a57      	ldr	r2, [pc, #348]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007328:	f023 0304 	bic.w	r3, r3, #4
 800732c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d015      	beq.n	8007362 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007336:	f7fe fcbb 	bl	8005cb0 <HAL_GetTick>
 800733a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800733c:	e00a      	b.n	8007354 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800733e:	f7fe fcb7 	bl	8005cb0 <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	f241 3288 	movw	r2, #5000	; 0x1388
 800734c:	4293      	cmp	r3, r2
 800734e:	d901      	bls.n	8007354 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e0ce      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007354:	4b4b      	ldr	r3, [pc, #300]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0ee      	beq.n	800733e <HAL_RCC_OscConfig+0x386>
 8007360:	e014      	b.n	800738c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007362:	f7fe fca5 	bl	8005cb0 <HAL_GetTick>
 8007366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007368:	e00a      	b.n	8007380 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736a:	f7fe fca1 	bl	8005cb0 <HAL_GetTick>
 800736e:	4602      	mov	r2, r0
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	f241 3288 	movw	r2, #5000	; 0x1388
 8007378:	4293      	cmp	r3, r2
 800737a:	d901      	bls.n	8007380 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800737c:	2303      	movs	r3, #3
 800737e:	e0b8      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007380:	4b40      	ldr	r3, [pc, #256]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007384:	f003 0302 	and.w	r3, r3, #2
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1ee      	bne.n	800736a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800738c:	7dfb      	ldrb	r3, [r7, #23]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d105      	bne.n	800739e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007392:	4b3c      	ldr	r3, [pc, #240]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	4a3b      	ldr	r2, [pc, #236]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800739c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80a4 	beq.w	80074f0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073a8:	4b36      	ldr	r3, [pc, #216]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 030c 	and.w	r3, r3, #12
 80073b0:	2b08      	cmp	r3, #8
 80073b2:	d06b      	beq.n	800748c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d149      	bne.n	8007450 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073bc:	4b31      	ldr	r3, [pc, #196]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a30      	ldr	r2, [pc, #192]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80073c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073c8:	f7fe fc72 	bl	8005cb0 <HAL_GetTick>
 80073cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073ce:	e008      	b.n	80073e2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073d0:	f7fe fc6e 	bl	8005cb0 <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d901      	bls.n	80073e2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e087      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073e2:	4b28      	ldr	r3, [pc, #160]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1f0      	bne.n	80073d0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	69da      	ldr	r2, [r3, #28]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fc:	019b      	lsls	r3, r3, #6
 80073fe:	431a      	orrs	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007404:	085b      	lsrs	r3, r3, #1
 8007406:	3b01      	subs	r3, #1
 8007408:	041b      	lsls	r3, r3, #16
 800740a:	431a      	orrs	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007410:	061b      	lsls	r3, r3, #24
 8007412:	4313      	orrs	r3, r2
 8007414:	4a1b      	ldr	r2, [pc, #108]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007416:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800741a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800741c:	4b19      	ldr	r3, [pc, #100]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a18      	ldr	r2, [pc, #96]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007428:	f7fe fc42 	bl	8005cb0 <HAL_GetTick>
 800742c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800742e:	e008      	b.n	8007442 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007430:	f7fe fc3e 	bl	8005cb0 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	2b02      	cmp	r3, #2
 800743c:	d901      	bls.n	8007442 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e057      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007442:	4b10      	ldr	r3, [pc, #64]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0f0      	beq.n	8007430 <HAL_RCC_OscConfig+0x478>
 800744e:	e04f      	b.n	80074f0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007450:	4b0c      	ldr	r3, [pc, #48]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a0b      	ldr	r2, [pc, #44]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007456:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800745a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800745c:	f7fe fc28 	bl	8005cb0 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007464:	f7fe fc24 	bl	8005cb0 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e03d      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007476:	4b03      	ldr	r3, [pc, #12]	; (8007484 <HAL_RCC_OscConfig+0x4cc>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1f0      	bne.n	8007464 <HAL_RCC_OscConfig+0x4ac>
 8007482:	e035      	b.n	80074f0 <HAL_RCC_OscConfig+0x538>
 8007484:	40023800 	.word	0x40023800
 8007488:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800748c:	4b1b      	ldr	r3, [pc, #108]	; (80074fc <HAL_RCC_OscConfig+0x544>)
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d028      	beq.n	80074ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d121      	bne.n	80074ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d11a      	bne.n	80074ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80074bc:	4013      	ands	r3, r2
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80074c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d111      	bne.n	80074ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d2:	085b      	lsrs	r3, r3, #1
 80074d4:	3b01      	subs	r3, #1
 80074d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80074d8:	429a      	cmp	r2, r3
 80074da:	d107      	bne.n	80074ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d001      	beq.n	80074f0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e000      	b.n	80074f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3718      	adds	r7, #24
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	40023800 	.word	0x40023800

08007500 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800750a:	2300      	movs	r3, #0
 800750c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d101      	bne.n	8007518 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e0d0      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007518:	4b6a      	ldr	r3, [pc, #424]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 030f 	and.w	r3, r3, #15
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d910      	bls.n	8007548 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007526:	4b67      	ldr	r3, [pc, #412]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f023 020f 	bic.w	r2, r3, #15
 800752e:	4965      	ldr	r1, [pc, #404]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	4313      	orrs	r3, r2
 8007534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007536:	4b63      	ldr	r3, [pc, #396]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 030f 	and.w	r3, r3, #15
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d001      	beq.n	8007548 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0b8      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 0302 	and.w	r3, r3, #2
 8007550:	2b00      	cmp	r3, #0
 8007552:	d020      	beq.n	8007596 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0304 	and.w	r3, r3, #4
 800755c:	2b00      	cmp	r3, #0
 800755e:	d005      	beq.n	800756c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007560:	4b59      	ldr	r3, [pc, #356]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	4a58      	ldr	r2, [pc, #352]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007566:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800756a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 0308 	and.w	r3, r3, #8
 8007574:	2b00      	cmp	r3, #0
 8007576:	d005      	beq.n	8007584 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007578:	4b53      	ldr	r3, [pc, #332]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	4a52      	ldr	r2, [pc, #328]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 800757e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007582:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007584:	4b50      	ldr	r3, [pc, #320]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	494d      	ldr	r1, [pc, #308]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007592:	4313      	orrs	r3, r2
 8007594:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d040      	beq.n	8007624 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d107      	bne.n	80075ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075aa:	4b47      	ldr	r3, [pc, #284]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d115      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e07f      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d107      	bne.n	80075d2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075c2:	4b41      	ldr	r3, [pc, #260]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d109      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e073      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075d2:	4b3d      	ldr	r3, [pc, #244]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e06b      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075e2:	4b39      	ldr	r3, [pc, #228]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f023 0203 	bic.w	r2, r3, #3
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	4936      	ldr	r1, [pc, #216]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075f4:	f7fe fb5c 	bl	8005cb0 <HAL_GetTick>
 80075f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075fa:	e00a      	b.n	8007612 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075fc:	f7fe fb58 	bl	8005cb0 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	f241 3288 	movw	r2, #5000	; 0x1388
 800760a:	4293      	cmp	r3, r2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e053      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007612:	4b2d      	ldr	r3, [pc, #180]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 020c 	and.w	r2, r3, #12
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	429a      	cmp	r2, r3
 8007622:	d1eb      	bne.n	80075fc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007624:	4b27      	ldr	r3, [pc, #156]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 030f 	and.w	r3, r3, #15
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	429a      	cmp	r2, r3
 8007630:	d210      	bcs.n	8007654 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007632:	4b24      	ldr	r3, [pc, #144]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f023 020f 	bic.w	r2, r3, #15
 800763a:	4922      	ldr	r1, [pc, #136]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	4313      	orrs	r3, r2
 8007640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007642:	4b20      	ldr	r3, [pc, #128]	; (80076c4 <HAL_RCC_ClockConfig+0x1c4>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 030f 	and.w	r3, r3, #15
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	429a      	cmp	r2, r3
 800764e:	d001      	beq.n	8007654 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e032      	b.n	80076ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0304 	and.w	r3, r3, #4
 800765c:	2b00      	cmp	r3, #0
 800765e:	d008      	beq.n	8007672 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007660:	4b19      	ldr	r3, [pc, #100]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	4916      	ldr	r1, [pc, #88]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 800766e:	4313      	orrs	r3, r2
 8007670:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0308 	and.w	r3, r3, #8
 800767a:	2b00      	cmp	r3, #0
 800767c:	d009      	beq.n	8007692 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800767e:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	00db      	lsls	r3, r3, #3
 800768c:	490e      	ldr	r1, [pc, #56]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 800768e:	4313      	orrs	r3, r2
 8007690:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007692:	f000 f821 	bl	80076d8 <HAL_RCC_GetSysClockFreq>
 8007696:	4602      	mov	r2, r0
 8007698:	4b0b      	ldr	r3, [pc, #44]	; (80076c8 <HAL_RCC_ClockConfig+0x1c8>)
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	091b      	lsrs	r3, r3, #4
 800769e:	f003 030f 	and.w	r3, r3, #15
 80076a2:	490a      	ldr	r1, [pc, #40]	; (80076cc <HAL_RCC_ClockConfig+0x1cc>)
 80076a4:	5ccb      	ldrb	r3, [r1, r3]
 80076a6:	fa22 f303 	lsr.w	r3, r2, r3
 80076aa:	4a09      	ldr	r2, [pc, #36]	; (80076d0 <HAL_RCC_ClockConfig+0x1d0>)
 80076ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80076ae:	4b09      	ldr	r3, [pc, #36]	; (80076d4 <HAL_RCC_ClockConfig+0x1d4>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fd ff04 	bl	80054c0 <HAL_InitTick>

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	40023c00 	.word	0x40023c00
 80076c8:	40023800 	.word	0x40023800
 80076cc:	0800fe58 	.word	0x0800fe58
 80076d0:	20000004 	.word	0x20000004
 80076d4:	20000008 	.word	0x20000008

080076d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076dc:	b094      	sub	sp, #80	; 0x50
 80076de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80076e0:	2300      	movs	r3, #0
 80076e2:	647b      	str	r3, [r7, #68]	; 0x44
 80076e4:	2300      	movs	r3, #0
 80076e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076e8:	2300      	movs	r3, #0
 80076ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80076ec:	2300      	movs	r3, #0
 80076ee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076f0:	4b79      	ldr	r3, [pc, #484]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f003 030c 	and.w	r3, r3, #12
 80076f8:	2b08      	cmp	r3, #8
 80076fa:	d00d      	beq.n	8007718 <HAL_RCC_GetSysClockFreq+0x40>
 80076fc:	2b08      	cmp	r3, #8
 80076fe:	f200 80e1 	bhi.w	80078c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007702:	2b00      	cmp	r3, #0
 8007704:	d002      	beq.n	800770c <HAL_RCC_GetSysClockFreq+0x34>
 8007706:	2b04      	cmp	r3, #4
 8007708:	d003      	beq.n	8007712 <HAL_RCC_GetSysClockFreq+0x3a>
 800770a:	e0db      	b.n	80078c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800770c:	4b73      	ldr	r3, [pc, #460]	; (80078dc <HAL_RCC_GetSysClockFreq+0x204>)
 800770e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007710:	e0db      	b.n	80078ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007712:	4b73      	ldr	r3, [pc, #460]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007714:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007716:	e0d8      	b.n	80078ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007718:	4b6f      	ldr	r3, [pc, #444]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007720:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007722:	4b6d      	ldr	r3, [pc, #436]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d063      	beq.n	80077f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800772e:	4b6a      	ldr	r3, [pc, #424]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	099b      	lsrs	r3, r3, #6
 8007734:	2200      	movs	r2, #0
 8007736:	63bb      	str	r3, [r7, #56]	; 0x38
 8007738:	63fa      	str	r2, [r7, #60]	; 0x3c
 800773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007740:	633b      	str	r3, [r7, #48]	; 0x30
 8007742:	2300      	movs	r3, #0
 8007744:	637b      	str	r3, [r7, #52]	; 0x34
 8007746:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800774a:	4622      	mov	r2, r4
 800774c:	462b      	mov	r3, r5
 800774e:	f04f 0000 	mov.w	r0, #0
 8007752:	f04f 0100 	mov.w	r1, #0
 8007756:	0159      	lsls	r1, r3, #5
 8007758:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800775c:	0150      	lsls	r0, r2, #5
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4621      	mov	r1, r4
 8007764:	1a51      	subs	r1, r2, r1
 8007766:	6139      	str	r1, [r7, #16]
 8007768:	4629      	mov	r1, r5
 800776a:	eb63 0301 	sbc.w	r3, r3, r1
 800776e:	617b      	str	r3, [r7, #20]
 8007770:	f04f 0200 	mov.w	r2, #0
 8007774:	f04f 0300 	mov.w	r3, #0
 8007778:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800777c:	4659      	mov	r1, fp
 800777e:	018b      	lsls	r3, r1, #6
 8007780:	4651      	mov	r1, sl
 8007782:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007786:	4651      	mov	r1, sl
 8007788:	018a      	lsls	r2, r1, #6
 800778a:	4651      	mov	r1, sl
 800778c:	ebb2 0801 	subs.w	r8, r2, r1
 8007790:	4659      	mov	r1, fp
 8007792:	eb63 0901 	sbc.w	r9, r3, r1
 8007796:	f04f 0200 	mov.w	r2, #0
 800779a:	f04f 0300 	mov.w	r3, #0
 800779e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077aa:	4690      	mov	r8, r2
 80077ac:	4699      	mov	r9, r3
 80077ae:	4623      	mov	r3, r4
 80077b0:	eb18 0303 	adds.w	r3, r8, r3
 80077b4:	60bb      	str	r3, [r7, #8]
 80077b6:	462b      	mov	r3, r5
 80077b8:	eb49 0303 	adc.w	r3, r9, r3
 80077bc:	60fb      	str	r3, [r7, #12]
 80077be:	f04f 0200 	mov.w	r2, #0
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80077ca:	4629      	mov	r1, r5
 80077cc:	024b      	lsls	r3, r1, #9
 80077ce:	4621      	mov	r1, r4
 80077d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80077d4:	4621      	mov	r1, r4
 80077d6:	024a      	lsls	r2, r1, #9
 80077d8:	4610      	mov	r0, r2
 80077da:	4619      	mov	r1, r3
 80077dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077de:	2200      	movs	r2, #0
 80077e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80077e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80077e8:	f7f9 fa00 	bl	8000bec <__aeabi_uldivmod>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4613      	mov	r3, r2
 80077f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077f4:	e058      	b.n	80078a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077f6:	4b38      	ldr	r3, [pc, #224]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	099b      	lsrs	r3, r3, #6
 80077fc:	2200      	movs	r2, #0
 80077fe:	4618      	mov	r0, r3
 8007800:	4611      	mov	r1, r2
 8007802:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007806:	623b      	str	r3, [r7, #32]
 8007808:	2300      	movs	r3, #0
 800780a:	627b      	str	r3, [r7, #36]	; 0x24
 800780c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007810:	4642      	mov	r2, r8
 8007812:	464b      	mov	r3, r9
 8007814:	f04f 0000 	mov.w	r0, #0
 8007818:	f04f 0100 	mov.w	r1, #0
 800781c:	0159      	lsls	r1, r3, #5
 800781e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007822:	0150      	lsls	r0, r2, #5
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	4641      	mov	r1, r8
 800782a:	ebb2 0a01 	subs.w	sl, r2, r1
 800782e:	4649      	mov	r1, r9
 8007830:	eb63 0b01 	sbc.w	fp, r3, r1
 8007834:	f04f 0200 	mov.w	r2, #0
 8007838:	f04f 0300 	mov.w	r3, #0
 800783c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007840:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007844:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007848:	ebb2 040a 	subs.w	r4, r2, sl
 800784c:	eb63 050b 	sbc.w	r5, r3, fp
 8007850:	f04f 0200 	mov.w	r2, #0
 8007854:	f04f 0300 	mov.w	r3, #0
 8007858:	00eb      	lsls	r3, r5, #3
 800785a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800785e:	00e2      	lsls	r2, r4, #3
 8007860:	4614      	mov	r4, r2
 8007862:	461d      	mov	r5, r3
 8007864:	4643      	mov	r3, r8
 8007866:	18e3      	adds	r3, r4, r3
 8007868:	603b      	str	r3, [r7, #0]
 800786a:	464b      	mov	r3, r9
 800786c:	eb45 0303 	adc.w	r3, r5, r3
 8007870:	607b      	str	r3, [r7, #4]
 8007872:	f04f 0200 	mov.w	r2, #0
 8007876:	f04f 0300 	mov.w	r3, #0
 800787a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800787e:	4629      	mov	r1, r5
 8007880:	028b      	lsls	r3, r1, #10
 8007882:	4621      	mov	r1, r4
 8007884:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007888:	4621      	mov	r1, r4
 800788a:	028a      	lsls	r2, r1, #10
 800788c:	4610      	mov	r0, r2
 800788e:	4619      	mov	r1, r3
 8007890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007892:	2200      	movs	r2, #0
 8007894:	61bb      	str	r3, [r7, #24]
 8007896:	61fa      	str	r2, [r7, #28]
 8007898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800789c:	f7f9 f9a6 	bl	8000bec <__aeabi_uldivmod>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4613      	mov	r3, r2
 80078a6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80078a8:	4b0b      	ldr	r3, [pc, #44]	; (80078d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	0c1b      	lsrs	r3, r3, #16
 80078ae:	f003 0303 	and.w	r3, r3, #3
 80078b2:	3301      	adds	r3, #1
 80078b4:	005b      	lsls	r3, r3, #1
 80078b6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80078b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80078ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80078c2:	e002      	b.n	80078ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078c4:	4b05      	ldr	r3, [pc, #20]	; (80078dc <HAL_RCC_GetSysClockFreq+0x204>)
 80078c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80078c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3750      	adds	r7, #80	; 0x50
 80078d0:	46bd      	mov	sp, r7
 80078d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078d6:	bf00      	nop
 80078d8:	40023800 	.word	0x40023800
 80078dc:	00f42400 	.word	0x00f42400
 80078e0:	007a1200 	.word	0x007a1200

080078e4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078e4:	b480      	push	{r7}
 80078e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078e8:	4b03      	ldr	r3, [pc, #12]	; (80078f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80078ea:	681b      	ldr	r3, [r3, #0]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	20000004 	.word	0x20000004

080078fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007900:	f7ff fff0 	bl	80078e4 <HAL_RCC_GetHCLKFreq>
 8007904:	4602      	mov	r2, r0
 8007906:	4b05      	ldr	r3, [pc, #20]	; (800791c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	0a9b      	lsrs	r3, r3, #10
 800790c:	f003 0307 	and.w	r3, r3, #7
 8007910:	4903      	ldr	r1, [pc, #12]	; (8007920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007912:	5ccb      	ldrb	r3, [r1, r3]
 8007914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007918:	4618      	mov	r0, r3
 800791a:	bd80      	pop	{r7, pc}
 800791c:	40023800 	.word	0x40023800
 8007920:	0800fe68 	.word	0x0800fe68

08007924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007928:	f7ff ffdc 	bl	80078e4 <HAL_RCC_GetHCLKFreq>
 800792c:	4602      	mov	r2, r0
 800792e:	4b05      	ldr	r3, [pc, #20]	; (8007944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	0b5b      	lsrs	r3, r3, #13
 8007934:	f003 0307 	and.w	r3, r3, #7
 8007938:	4903      	ldr	r1, [pc, #12]	; (8007948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800793a:	5ccb      	ldrb	r3, [r1, r3]
 800793c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007940:	4618      	mov	r0, r3
 8007942:	bd80      	pop	{r7, pc}
 8007944:	40023800 	.word	0x40023800
 8007948:	0800fe68 	.word	0x0800fe68

0800794c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	220f      	movs	r2, #15
 800795a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800795c:	4b12      	ldr	r3, [pc, #72]	; (80079a8 <HAL_RCC_GetClockConfig+0x5c>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f003 0203 	and.w	r2, r3, #3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007968:	4b0f      	ldr	r3, [pc, #60]	; (80079a8 <HAL_RCC_GetClockConfig+0x5c>)
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007974:	4b0c      	ldr	r3, [pc, #48]	; (80079a8 <HAL_RCC_GetClockConfig+0x5c>)
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007980:	4b09      	ldr	r3, [pc, #36]	; (80079a8 <HAL_RCC_GetClockConfig+0x5c>)
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	08db      	lsrs	r3, r3, #3
 8007986:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800798e:	4b07      	ldr	r3, [pc, #28]	; (80079ac <HAL_RCC_GetClockConfig+0x60>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 020f 	and.w	r2, r3, #15
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	601a      	str	r2, [r3, #0]
}
 800799a:	bf00      	nop
 800799c:	370c      	adds	r7, #12
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	40023800 	.word	0x40023800
 80079ac:	40023c00 	.word	0x40023c00

080079b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b088      	sub	sp, #32
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80079b8:	2300      	movs	r3, #0
 80079ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80079bc:	2300      	movs	r3, #0
 80079be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80079c8:	2300      	movs	r3, #0
 80079ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d012      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80079d8:	4b69      	ldr	r3, [pc, #420]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	4a68      	ldr	r2, [pc, #416]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80079e2:	6093      	str	r3, [r2, #8]
 80079e4:	4b66      	ldr	r3, [pc, #408]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079e6:	689a      	ldr	r2, [r3, #8]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ec:	4964      	ldr	r1, [pc, #400]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80079fa:	2301      	movs	r3, #1
 80079fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d017      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a0a:	4b5d      	ldr	r3, [pc, #372]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a18:	4959      	ldr	r1, [pc, #356]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a28:	d101      	bne.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007a36:	2301      	movs	r3, #1
 8007a38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d017      	beq.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007a46:	4b4e      	ldr	r3, [pc, #312]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a54:	494a      	ldr	r1, [pc, #296]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a64:	d101      	bne.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007a66:	2301      	movs	r3, #1
 8007a68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007a72:	2301      	movs	r3, #1
 8007a74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007a82:	2301      	movs	r3, #1
 8007a84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0320 	and.w	r3, r3, #32
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 808b 	beq.w	8007baa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a94:	4b3a      	ldr	r3, [pc, #232]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a98:	4a39      	ldr	r2, [pc, #228]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a9e:	6413      	str	r3, [r2, #64]	; 0x40
 8007aa0:	4b37      	ldr	r3, [pc, #220]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aa8:	60bb      	str	r3, [r7, #8]
 8007aaa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007aac:	4b35      	ldr	r3, [pc, #212]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a34      	ldr	r2, [pc, #208]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ab6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ab8:	f7fe f8fa 	bl	8005cb0 <HAL_GetTick>
 8007abc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007abe:	e008      	b.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ac0:	f7fe f8f6 	bl	8005cb0 <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	2b64      	cmp	r3, #100	; 0x64
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e357      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007ad2:	4b2c      	ldr	r3, [pc, #176]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0f0      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ade:	4b28      	ldr	r3, [pc, #160]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ae6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d035      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d02e      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007afc:	4b20      	ldr	r3, [pc, #128]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b06:	4b1e      	ldr	r3, [pc, #120]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b0a:	4a1d      	ldr	r2, [pc, #116]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b10:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b12:	4b1b      	ldr	r3, [pc, #108]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b16:	4a1a      	ldr	r2, [pc, #104]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b1c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007b1e:	4a18      	ldr	r2, [pc, #96]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b24:	4b16      	ldr	r3, [pc, #88]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b28:	f003 0301 	and.w	r3, r3, #1
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d114      	bne.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b30:	f7fe f8be 	bl	8005cb0 <HAL_GetTick>
 8007b34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b36:	e00a      	b.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b38:	f7fe f8ba 	bl	8005cb0 <HAL_GetTick>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	1ad3      	subs	r3, r2, r3
 8007b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d901      	bls.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e319      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b4e:	4b0c      	ldr	r3, [pc, #48]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b52:	f003 0302 	and.w	r3, r3, #2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0ee      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b66:	d111      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007b68:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007b74:	4b04      	ldr	r3, [pc, #16]	; (8007b88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007b76:	400b      	ands	r3, r1
 8007b78:	4901      	ldr	r1, [pc, #4]	; (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	608b      	str	r3, [r1, #8]
 8007b7e:	e00b      	b.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007b80:	40023800 	.word	0x40023800
 8007b84:	40007000 	.word	0x40007000
 8007b88:	0ffffcff 	.word	0x0ffffcff
 8007b8c:	4baa      	ldr	r3, [pc, #680]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	4aa9      	ldr	r2, [pc, #676]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b92:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007b96:	6093      	str	r3, [r2, #8]
 8007b98:	4ba7      	ldr	r3, [pc, #668]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ba4:	49a4      	ldr	r1, [pc, #656]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 0310 	and.w	r3, r3, #16
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d010      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bb6:	4ba0      	ldr	r3, [pc, #640]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bbc:	4a9e      	ldr	r2, [pc, #632]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007bc2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007bc6:	4b9c      	ldr	r3, [pc, #624]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd0:	4999      	ldr	r1, [pc, #612]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00a      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007be4:	4b94      	ldr	r3, [pc, #592]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bf2:	4991      	ldr	r1, [pc, #580]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c06:	4b8c      	ldr	r3, [pc, #560]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c14:	4988      	ldr	r1, [pc, #544]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c28:	4b83      	ldr	r3, [pc, #524]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c36:	4980      	ldr	r1, [pc, #512]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c4a:	4b7b      	ldr	r3, [pc, #492]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c50:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c58:	4977      	ldr	r1, [pc, #476]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c6c:	4b72      	ldr	r3, [pc, #456]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c72:	f023 0203 	bic.w	r2, r3, #3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c7a:	496f      	ldr	r1, [pc, #444]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c8e:	4b6a      	ldr	r3, [pc, #424]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c94:	f023 020c 	bic.w	r2, r3, #12
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c9c:	4966      	ldr	r1, [pc, #408]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00a      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007cb0:	4b61      	ldr	r3, [pc, #388]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cb6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cbe:	495e      	ldr	r1, [pc, #376]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007cd2:	4b59      	ldr	r3, [pc, #356]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cd8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce0:	4955      	ldr	r1, [pc, #340]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00a      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007cf4:	4b50      	ldr	r3, [pc, #320]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d02:	494d      	ldr	r1, [pc, #308]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00a      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007d16:	4b48      	ldr	r3, [pc, #288]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d1c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d24:	4944      	ldr	r1, [pc, #272]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00a      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007d38:	4b3f      	ldr	r3, [pc, #252]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d3e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d46:	493c      	ldr	r1, [pc, #240]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00a      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007d5a:	4b37      	ldr	r3, [pc, #220]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d68:	4933      	ldr	r1, [pc, #204]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d00a      	beq.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007d7c:	4b2e      	ldr	r3, [pc, #184]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d82:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d8a:	492b      	ldr	r1, [pc, #172]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d011      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007d9e:	4b26      	ldr	r3, [pc, #152]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dac:	4922      	ldr	r1, [pc, #136]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dae:	4313      	orrs	r3, r2
 8007db0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007db8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007dbc:	d101      	bne.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0308 	and.w	r3, r3, #8
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00a      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007dde:	4b16      	ldr	r3, [pc, #88]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007de4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dec:	4912      	ldr	r1, [pc, #72]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00b      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007e00:	4b0d      	ldr	r3, [pc, #52]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e06:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e10:	4909      	ldr	r1, [pc, #36]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d006      	beq.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 80d9 	beq.w	8007fde <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e2c:	4b02      	ldr	r3, [pc, #8]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a01      	ldr	r2, [pc, #4]	; (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e36:	e001      	b.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007e38:	40023800 	.word	0x40023800
 8007e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e3e:	f7fd ff37 	bl	8005cb0 <HAL_GetTick>
 8007e42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e44:	e008      	b.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e46:	f7fd ff33 	bl	8005cb0 <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	2b64      	cmp	r3, #100	; 0x64
 8007e52:	d901      	bls.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e194      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e58:	4b6c      	ldr	r3, [pc, #432]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1f0      	bne.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f003 0301 	and.w	r3, r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d021      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d11d      	bne.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007e78:	4b64      	ldr	r3, [pc, #400]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e7e:	0c1b      	lsrs	r3, r3, #16
 8007e80:	f003 0303 	and.w	r3, r3, #3
 8007e84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007e86:	4b61      	ldr	r3, [pc, #388]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e8c:	0e1b      	lsrs	r3, r3, #24
 8007e8e:	f003 030f 	and.w	r3, r3, #15
 8007e92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	019a      	lsls	r2, r3, #6
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	041b      	lsls	r3, r3, #16
 8007e9e:	431a      	orrs	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	061b      	lsls	r3, r3, #24
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	071b      	lsls	r3, r3, #28
 8007eac:	4957      	ldr	r1, [pc, #348]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d004      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ec8:	d00a      	beq.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d02e      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ede:	d129      	bne.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007ee0:	4b4a      	ldr	r3, [pc, #296]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ee6:	0c1b      	lsrs	r3, r3, #16
 8007ee8:	f003 0303 	and.w	r3, r3, #3
 8007eec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007eee:	4b47      	ldr	r3, [pc, #284]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ef4:	0f1b      	lsrs	r3, r3, #28
 8007ef6:	f003 0307 	and.w	r3, r3, #7
 8007efa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	019a      	lsls	r2, r3, #6
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	041b      	lsls	r3, r3, #16
 8007f06:	431a      	orrs	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	061b      	lsls	r3, r3, #24
 8007f0e:	431a      	orrs	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	071b      	lsls	r3, r3, #28
 8007f14:	493d      	ldr	r1, [pc, #244]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f16:	4313      	orrs	r3, r2
 8007f18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007f1c:	4b3b      	ldr	r3, [pc, #236]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f22:	f023 021f 	bic.w	r2, r3, #31
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	4937      	ldr	r1, [pc, #220]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d01d      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007f40:	4b32      	ldr	r3, [pc, #200]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f46:	0e1b      	lsrs	r3, r3, #24
 8007f48:	f003 030f 	and.w	r3, r3, #15
 8007f4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007f4e:	4b2f      	ldr	r3, [pc, #188]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f54:	0f1b      	lsrs	r3, r3, #28
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	019a      	lsls	r2, r3, #6
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	041b      	lsls	r3, r3, #16
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	061b      	lsls	r3, r3, #24
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	071b      	lsls	r3, r3, #28
 8007f74:	4925      	ldr	r1, [pc, #148]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d011      	beq.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	019a      	lsls	r2, r3, #6
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	041b      	lsls	r3, r3, #16
 8007f94:	431a      	orrs	r2, r3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	061b      	lsls	r3, r3, #24
 8007f9c:	431a      	orrs	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	071b      	lsls	r3, r3, #28
 8007fa4:	4919      	ldr	r1, [pc, #100]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007fac:	4b17      	ldr	r3, [pc, #92]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a16      	ldr	r2, [pc, #88]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007fb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fb8:	f7fd fe7a 	bl	8005cb0 <HAL_GetTick>
 8007fbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007fc0:	f7fd fe76 	bl	8005cb0 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b64      	cmp	r3, #100	; 0x64
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e0d7      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007fd2:	4b0e      	ldr	r3, [pc, #56]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0f0      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	f040 80cd 	bne.w	8008180 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007fe6:	4b09      	ldr	r3, [pc, #36]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a08      	ldr	r2, [pc, #32]	; (800800c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ff2:	f7fd fe5d 	bl	8005cb0 <HAL_GetTick>
 8007ff6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007ff8:	e00a      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ffa:	f7fd fe59 	bl	8005cb0 <HAL_GetTick>
 8007ffe:	4602      	mov	r2, r0
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	1ad3      	subs	r3, r2, r3
 8008004:	2b64      	cmp	r3, #100	; 0x64
 8008006:	d903      	bls.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	e0ba      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800800c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008010:	4b5e      	ldr	r3, [pc, #376]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800801c:	d0ed      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802e:	2b00      	cmp	r3, #0
 8008030:	d009      	beq.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800803a:	2b00      	cmp	r3, #0
 800803c:	d02e      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008042:	2b00      	cmp	r3, #0
 8008044:	d12a      	bne.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008046:	4b51      	ldr	r3, [pc, #324]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800804c:	0c1b      	lsrs	r3, r3, #16
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008054:	4b4d      	ldr	r3, [pc, #308]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800805a:	0f1b      	lsrs	r3, r3, #28
 800805c:	f003 0307 	and.w	r3, r3, #7
 8008060:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	019a      	lsls	r2, r3, #6
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	041b      	lsls	r3, r3, #16
 800806c:	431a      	orrs	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	061b      	lsls	r3, r3, #24
 8008074:	431a      	orrs	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	071b      	lsls	r3, r3, #28
 800807a:	4944      	ldr	r1, [pc, #272]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800807c:	4313      	orrs	r3, r2
 800807e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008082:	4b42      	ldr	r3, [pc, #264]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008088:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008090:	3b01      	subs	r3, #1
 8008092:	021b      	lsls	r3, r3, #8
 8008094:	493d      	ldr	r1, [pc, #244]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008096:	4313      	orrs	r3, r2
 8008098:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d022      	beq.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080b0:	d11d      	bne.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80080b2:	4b36      	ldr	r3, [pc, #216]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b8:	0e1b      	lsrs	r3, r3, #24
 80080ba:	f003 030f 	and.w	r3, r3, #15
 80080be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80080c0:	4b32      	ldr	r3, [pc, #200]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080c6:	0f1b      	lsrs	r3, r3, #28
 80080c8:	f003 0307 	and.w	r3, r3, #7
 80080cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	019a      	lsls	r2, r3, #6
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	041b      	lsls	r3, r3, #16
 80080da:	431a      	orrs	r2, r3
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	061b      	lsls	r3, r3, #24
 80080e0:	431a      	orrs	r2, r3
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	071b      	lsls	r3, r3, #28
 80080e6:	4929      	ldr	r1, [pc, #164]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0308 	and.w	r3, r3, #8
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d028      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80080fa:	4b24      	ldr	r3, [pc, #144]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80080fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008100:	0e1b      	lsrs	r3, r3, #24
 8008102:	f003 030f 	and.w	r3, r3, #15
 8008106:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008108:	4b20      	ldr	r3, [pc, #128]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800810a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800810e:	0c1b      	lsrs	r3, r3, #16
 8008110:	f003 0303 	and.w	r3, r3, #3
 8008114:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	019a      	lsls	r2, r3, #6
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	041b      	lsls	r3, r3, #16
 8008120:	431a      	orrs	r2, r3
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	061b      	lsls	r3, r3, #24
 8008126:	431a      	orrs	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	69db      	ldr	r3, [r3, #28]
 800812c:	071b      	lsls	r3, r3, #28
 800812e:	4917      	ldr	r1, [pc, #92]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008130:	4313      	orrs	r3, r2
 8008132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008136:	4b15      	ldr	r3, [pc, #84]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008138:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800813c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008144:	4911      	ldr	r1, [pc, #68]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008146:	4313      	orrs	r3, r2
 8008148:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800814c:	4b0f      	ldr	r3, [pc, #60]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a0e      	ldr	r2, [pc, #56]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008152:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008158:	f7fd fdaa 	bl	8005cb0 <HAL_GetTick>
 800815c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800815e:	e008      	b.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008160:	f7fd fda6 	bl	8005cb0 <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	2b64      	cmp	r3, #100	; 0x64
 800816c:	d901      	bls.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800816e:	2303      	movs	r3, #3
 8008170:	e007      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008172:	4b06      	ldr	r3, [pc, #24]	; (800818c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800817a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800817e:	d1ef      	bne.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3720      	adds	r7, #32
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	40023800 	.word	0x40023800

08008190 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e049      	b.n	8008236 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d106      	bne.n	80081bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f7fd fbd2 	bl	8005960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	3304      	adds	r3, #4
 80081cc:	4619      	mov	r1, r3
 80081ce:	4610      	mov	r0, r2
 80081d0:	f000 fe20 	bl	8008e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008234:	2300      	movs	r3, #0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
	...

08008240 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2b01      	cmp	r3, #1
 8008252:	d001      	beq.n	8008258 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e054      	b.n	8008302 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2202      	movs	r2, #2
 800825c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68da      	ldr	r2, [r3, #12]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f042 0201 	orr.w	r2, r2, #1
 800826e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a26      	ldr	r2, [pc, #152]	; (8008310 <HAL_TIM_Base_Start_IT+0xd0>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d022      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008282:	d01d      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a22      	ldr	r2, [pc, #136]	; (8008314 <HAL_TIM_Base_Start_IT+0xd4>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d018      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a21      	ldr	r2, [pc, #132]	; (8008318 <HAL_TIM_Base_Start_IT+0xd8>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d013      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a1f      	ldr	r2, [pc, #124]	; (800831c <HAL_TIM_Base_Start_IT+0xdc>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d00e      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a1e      	ldr	r2, [pc, #120]	; (8008320 <HAL_TIM_Base_Start_IT+0xe0>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d009      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a1c      	ldr	r2, [pc, #112]	; (8008324 <HAL_TIM_Base_Start_IT+0xe4>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0x80>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a1b      	ldr	r2, [pc, #108]	; (8008328 <HAL_TIM_Base_Start_IT+0xe8>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d115      	bne.n	80082ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	689a      	ldr	r2, [r3, #8]
 80082c6:	4b19      	ldr	r3, [pc, #100]	; (800832c <HAL_TIM_Base_Start_IT+0xec>)
 80082c8:	4013      	ands	r3, r2
 80082ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b06      	cmp	r3, #6
 80082d0:	d015      	beq.n	80082fe <HAL_TIM_Base_Start_IT+0xbe>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082d8:	d011      	beq.n	80082fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f042 0201 	orr.w	r2, r2, #1
 80082e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ea:	e008      	b.n	80082fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f042 0201 	orr.w	r2, r2, #1
 80082fa:	601a      	str	r2, [r3, #0]
 80082fc:	e000      	b.n	8008300 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3714      	adds	r7, #20
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	40010000 	.word	0x40010000
 8008314:	40000400 	.word	0x40000400
 8008318:	40000800 	.word	0x40000800
 800831c:	40000c00 	.word	0x40000c00
 8008320:	40010400 	.word	0x40010400
 8008324:	40014000 	.word	0x40014000
 8008328:	40001800 	.word	0x40001800
 800832c:	00010007 	.word	0x00010007

08008330 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68da      	ldr	r2, [r3, #12]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f022 0201 	bic.w	r2, r2, #1
 8008346:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6a1a      	ldr	r2, [r3, #32]
 800834e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008352:	4013      	ands	r3, r2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10f      	bne.n	8008378 <HAL_TIM_Base_Stop_IT+0x48>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	6a1a      	ldr	r2, [r3, #32]
 800835e:	f240 4344 	movw	r3, #1092	; 0x444
 8008362:	4013      	ands	r3, r2
 8008364:	2b00      	cmp	r3, #0
 8008366:	d107      	bne.n	8008378 <HAL_TIM_Base_Stop_IT+0x48>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f022 0201 	bic.w	r2, r2, #1
 8008376:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b082      	sub	sp, #8
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d101      	bne.n	80083a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	e049      	b.n	8008434 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d106      	bne.n	80083ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 f841 	bl	800843c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2202      	movs	r2, #2
 80083be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4619      	mov	r1, r3
 80083cc:	4610      	mov	r0, r2
 80083ce:	f000 fd21 	bl	8008e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2201      	movs	r2, #1
 8008416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2201      	movs	r2, #1
 800841e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3708      	adds	r7, #8
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d109      	bne.n	8008474 <HAL_TIM_PWM_Start+0x24>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008466:	b2db      	uxtb	r3, r3
 8008468:	2b01      	cmp	r3, #1
 800846a:	bf14      	ite	ne
 800846c:	2301      	movne	r3, #1
 800846e:	2300      	moveq	r3, #0
 8008470:	b2db      	uxtb	r3, r3
 8008472:	e03c      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	2b04      	cmp	r3, #4
 8008478:	d109      	bne.n	800848e <HAL_TIM_PWM_Start+0x3e>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b01      	cmp	r3, #1
 8008484:	bf14      	ite	ne
 8008486:	2301      	movne	r3, #1
 8008488:	2300      	moveq	r3, #0
 800848a:	b2db      	uxtb	r3, r3
 800848c:	e02f      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	2b08      	cmp	r3, #8
 8008492:	d109      	bne.n	80084a8 <HAL_TIM_PWM_Start+0x58>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b01      	cmp	r3, #1
 800849e:	bf14      	ite	ne
 80084a0:	2301      	movne	r3, #1
 80084a2:	2300      	moveq	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	e022      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b0c      	cmp	r3, #12
 80084ac:	d109      	bne.n	80084c2 <HAL_TIM_PWM_Start+0x72>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	bf14      	ite	ne
 80084ba:	2301      	movne	r3, #1
 80084bc:	2300      	moveq	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	e015      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b10      	cmp	r3, #16
 80084c6:	d109      	bne.n	80084dc <HAL_TIM_PWM_Start+0x8c>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	bf14      	ite	ne
 80084d4:	2301      	movne	r3, #1
 80084d6:	2300      	moveq	r3, #0
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	e008      	b.n	80084ee <HAL_TIM_PWM_Start+0x9e>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	bf14      	ite	ne
 80084e8:	2301      	movne	r3, #1
 80084ea:	2300      	moveq	r3, #0
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e092      	b.n	800861c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d104      	bne.n	8008506 <HAL_TIM_PWM_Start+0xb6>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2202      	movs	r2, #2
 8008500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008504:	e023      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2b04      	cmp	r3, #4
 800850a:	d104      	bne.n	8008516 <HAL_TIM_PWM_Start+0xc6>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008514:	e01b      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b08      	cmp	r3, #8
 800851a:	d104      	bne.n	8008526 <HAL_TIM_PWM_Start+0xd6>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008524:	e013      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b0c      	cmp	r3, #12
 800852a:	d104      	bne.n	8008536 <HAL_TIM_PWM_Start+0xe6>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008534:	e00b      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b10      	cmp	r3, #16
 800853a:	d104      	bne.n	8008546 <HAL_TIM_PWM_Start+0xf6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008544:	e003      	b.n	800854e <HAL_TIM_PWM_Start+0xfe>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2202      	movs	r2, #2
 800854a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2201      	movs	r2, #1
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	4618      	mov	r0, r3
 8008558:	f001 f888 	bl	800966c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a30      	ldr	r2, [pc, #192]	; (8008624 <HAL_TIM_PWM_Start+0x1d4>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d004      	beq.n	8008570 <HAL_TIM_PWM_Start+0x120>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a2f      	ldr	r2, [pc, #188]	; (8008628 <HAL_TIM_PWM_Start+0x1d8>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d101      	bne.n	8008574 <HAL_TIM_PWM_Start+0x124>
 8008570:	2301      	movs	r3, #1
 8008572:	e000      	b.n	8008576 <HAL_TIM_PWM_Start+0x126>
 8008574:	2300      	movs	r3, #0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d007      	beq.n	800858a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008588:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a25      	ldr	r2, [pc, #148]	; (8008624 <HAL_TIM_PWM_Start+0x1d4>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d022      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800859c:	d01d      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a22      	ldr	r2, [pc, #136]	; (800862c <HAL_TIM_PWM_Start+0x1dc>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d018      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a20      	ldr	r2, [pc, #128]	; (8008630 <HAL_TIM_PWM_Start+0x1e0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d013      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a1f      	ldr	r2, [pc, #124]	; (8008634 <HAL_TIM_PWM_Start+0x1e4>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d00e      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a19      	ldr	r2, [pc, #100]	; (8008628 <HAL_TIM_PWM_Start+0x1d8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d009      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a1b      	ldr	r2, [pc, #108]	; (8008638 <HAL_TIM_PWM_Start+0x1e8>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d004      	beq.n	80085da <HAL_TIM_PWM_Start+0x18a>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a19      	ldr	r2, [pc, #100]	; (800863c <HAL_TIM_PWM_Start+0x1ec>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d115      	bne.n	8008606 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689a      	ldr	r2, [r3, #8]
 80085e0:	4b17      	ldr	r3, [pc, #92]	; (8008640 <HAL_TIM_PWM_Start+0x1f0>)
 80085e2:	4013      	ands	r3, r2
 80085e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2b06      	cmp	r3, #6
 80085ea:	d015      	beq.n	8008618 <HAL_TIM_PWM_Start+0x1c8>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085f2:	d011      	beq.n	8008618 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0201 	orr.w	r2, r2, #1
 8008602:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008604:	e008      	b.n	8008618 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f042 0201 	orr.w	r2, r2, #1
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	e000      	b.n	800861a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008618:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3710      	adds	r7, #16
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}
 8008624:	40010000 	.word	0x40010000
 8008628:	40010400 	.word	0x40010400
 800862c:	40000400 	.word	0x40000400
 8008630:	40000800 	.word	0x40000800
 8008634:	40000c00 	.word	0x40000c00
 8008638:	40014000 	.word	0x40014000
 800863c:	40001800 	.word	0x40001800
 8008640:	00010007 	.word	0x00010007

08008644 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b082      	sub	sp, #8
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2200      	movs	r2, #0
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	4618      	mov	r0, r3
 8008658:	f001 f808 	bl	800966c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a36      	ldr	r2, [pc, #216]	; (800873c <HAL_TIM_PWM_Stop+0xf8>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d004      	beq.n	8008670 <HAL_TIM_PWM_Stop+0x2c>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a35      	ldr	r2, [pc, #212]	; (8008740 <HAL_TIM_PWM_Stop+0xfc>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d101      	bne.n	8008674 <HAL_TIM_PWM_Stop+0x30>
 8008670:	2301      	movs	r3, #1
 8008672:	e000      	b.n	8008676 <HAL_TIM_PWM_Stop+0x32>
 8008674:	2300      	movs	r3, #0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d017      	beq.n	80086aa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	6a1a      	ldr	r2, [r3, #32]
 8008680:	f241 1311 	movw	r3, #4369	; 0x1111
 8008684:	4013      	ands	r3, r2
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10f      	bne.n	80086aa <HAL_TIM_PWM_Stop+0x66>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	6a1a      	ldr	r2, [r3, #32]
 8008690:	f240 4344 	movw	r3, #1092	; 0x444
 8008694:	4013      	ands	r3, r2
 8008696:	2b00      	cmp	r3, #0
 8008698:	d107      	bne.n	80086aa <HAL_TIM_PWM_Stop+0x66>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80086a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	6a1a      	ldr	r2, [r3, #32]
 80086b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80086b4:	4013      	ands	r3, r2
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10f      	bne.n	80086da <HAL_TIM_PWM_Stop+0x96>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6a1a      	ldr	r2, [r3, #32]
 80086c0:	f240 4344 	movw	r3, #1092	; 0x444
 80086c4:	4013      	ands	r3, r2
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d107      	bne.n	80086da <HAL_TIM_PWM_Stop+0x96>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0201 	bic.w	r2, r2, #1
 80086d8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d104      	bne.n	80086ea <HAL_TIM_PWM_Stop+0xa6>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086e8:	e023      	b.n	8008732 <HAL_TIM_PWM_Stop+0xee>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d104      	bne.n	80086fa <HAL_TIM_PWM_Stop+0xb6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086f8:	e01b      	b.n	8008732 <HAL_TIM_PWM_Stop+0xee>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	2b08      	cmp	r3, #8
 80086fe:	d104      	bne.n	800870a <HAL_TIM_PWM_Stop+0xc6>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008708:	e013      	b.n	8008732 <HAL_TIM_PWM_Stop+0xee>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b0c      	cmp	r3, #12
 800870e:	d104      	bne.n	800871a <HAL_TIM_PWM_Stop+0xd6>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008718:	e00b      	b.n	8008732 <HAL_TIM_PWM_Stop+0xee>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b10      	cmp	r3, #16
 800871e:	d104      	bne.n	800872a <HAL_TIM_PWM_Stop+0xe6>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008728:	e003      	b.n	8008732 <HAL_TIM_PWM_Stop+0xee>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3708      	adds	r7, #8
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	40010000 	.word	0x40010000
 8008740:	40010400 	.word	0x40010400

08008744 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	691b      	ldr	r3, [r3, #16]
 8008752:	f003 0302 	and.w	r3, r3, #2
 8008756:	2b02      	cmp	r3, #2
 8008758:	d122      	bne.n	80087a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	f003 0302 	and.w	r3, r3, #2
 8008764:	2b02      	cmp	r3, #2
 8008766:	d11b      	bne.n	80087a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f06f 0202 	mvn.w	r2, #2
 8008770:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2201      	movs	r2, #1
 8008776:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	f003 0303 	and.w	r3, r3, #3
 8008782:	2b00      	cmp	r3, #0
 8008784:	d003      	beq.n	800878e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 fb26 	bl	8008dd8 <HAL_TIM_IC_CaptureCallback>
 800878c:	e005      	b.n	800879a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 fb18 	bl	8008dc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 fb29 	bl	8008dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	691b      	ldr	r3, [r3, #16]
 80087a6:	f003 0304 	and.w	r3, r3, #4
 80087aa:	2b04      	cmp	r3, #4
 80087ac:	d122      	bne.n	80087f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	f003 0304 	and.w	r3, r3, #4
 80087b8:	2b04      	cmp	r3, #4
 80087ba:	d11b      	bne.n	80087f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f06f 0204 	mvn.w	r2, #4
 80087c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2202      	movs	r2, #2
 80087ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	699b      	ldr	r3, [r3, #24]
 80087d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d003      	beq.n	80087e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 fafc 	bl	8008dd8 <HAL_TIM_IC_CaptureCallback>
 80087e0:	e005      	b.n	80087ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 faee 	bl	8008dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 faff 	bl	8008dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	f003 0308 	and.w	r3, r3, #8
 80087fe:	2b08      	cmp	r3, #8
 8008800:	d122      	bne.n	8008848 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	f003 0308 	and.w	r3, r3, #8
 800880c:	2b08      	cmp	r3, #8
 800880e:	d11b      	bne.n	8008848 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f06f 0208 	mvn.w	r2, #8
 8008818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2204      	movs	r2, #4
 800881e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	69db      	ldr	r3, [r3, #28]
 8008826:	f003 0303 	and.w	r3, r3, #3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fad2 	bl	8008dd8 <HAL_TIM_IC_CaptureCallback>
 8008834:	e005      	b.n	8008842 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fac4 	bl	8008dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fad5 	bl	8008dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	691b      	ldr	r3, [r3, #16]
 800884e:	f003 0310 	and.w	r3, r3, #16
 8008852:	2b10      	cmp	r3, #16
 8008854:	d122      	bne.n	800889c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	f003 0310 	and.w	r3, r3, #16
 8008860:	2b10      	cmp	r3, #16
 8008862:	d11b      	bne.n	800889c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f06f 0210 	mvn.w	r2, #16
 800886c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2208      	movs	r2, #8
 8008872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800887e:	2b00      	cmp	r3, #0
 8008880:	d003      	beq.n	800888a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 faa8 	bl	8008dd8 <HAL_TIM_IC_CaptureCallback>
 8008888:	e005      	b.n	8008896 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa9a 	bl	8008dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 faab 	bl	8008dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	691b      	ldr	r3, [r3, #16]
 80088a2:	f003 0301 	and.w	r3, r3, #1
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d10e      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	f003 0301 	and.w	r3, r3, #1
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d107      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f06f 0201 	mvn.w	r2, #1
 80088c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7fb f930 	bl	8003b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088d2:	2b80      	cmp	r3, #128	; 0x80
 80088d4:	d10e      	bne.n	80088f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e0:	2b80      	cmp	r3, #128	; 0x80
 80088e2:	d107      	bne.n	80088f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80088ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 ff7a 	bl	80097e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008902:	d10e      	bne.n	8008922 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	68db      	ldr	r3, [r3, #12]
 800890a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800890e:	2b80      	cmp	r3, #128	; 0x80
 8008910:	d107      	bne.n	8008922 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800891a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 ff6d 	bl	80097fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800892c:	2b40      	cmp	r3, #64	; 0x40
 800892e:	d10e      	bne.n	800894e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800893a:	2b40      	cmp	r3, #64	; 0x40
 800893c:	d107      	bne.n	800894e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fa59 	bl	8008e00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	691b      	ldr	r3, [r3, #16]
 8008954:	f003 0320 	and.w	r3, r3, #32
 8008958:	2b20      	cmp	r3, #32
 800895a:	d10e      	bne.n	800897a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	f003 0320 	and.w	r3, r3, #32
 8008966:	2b20      	cmp	r3, #32
 8008968:	d107      	bne.n	800897a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f06f 0220 	mvn.w	r2, #32
 8008972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 ff2d 	bl	80097d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800897a:	bf00      	nop
 800897c:	3708      	adds	r7, #8
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
	...

08008984 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b086      	sub	sp, #24
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800899a:	2b01      	cmp	r3, #1
 800899c:	d101      	bne.n	80089a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800899e:	2302      	movs	r3, #2
 80089a0:	e0ff      	b.n	8008ba2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2b14      	cmp	r3, #20
 80089ae:	f200 80f0 	bhi.w	8008b92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80089b2:	a201      	add	r2, pc, #4	; (adr r2, 80089b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b8:	08008a0d 	.word	0x08008a0d
 80089bc:	08008b93 	.word	0x08008b93
 80089c0:	08008b93 	.word	0x08008b93
 80089c4:	08008b93 	.word	0x08008b93
 80089c8:	08008a4d 	.word	0x08008a4d
 80089cc:	08008b93 	.word	0x08008b93
 80089d0:	08008b93 	.word	0x08008b93
 80089d4:	08008b93 	.word	0x08008b93
 80089d8:	08008a8f 	.word	0x08008a8f
 80089dc:	08008b93 	.word	0x08008b93
 80089e0:	08008b93 	.word	0x08008b93
 80089e4:	08008b93 	.word	0x08008b93
 80089e8:	08008acf 	.word	0x08008acf
 80089ec:	08008b93 	.word	0x08008b93
 80089f0:	08008b93 	.word	0x08008b93
 80089f4:	08008b93 	.word	0x08008b93
 80089f8:	08008b11 	.word	0x08008b11
 80089fc:	08008b93 	.word	0x08008b93
 8008a00:	08008b93 	.word	0x08008b93
 8008a04:	08008b93 	.word	0x08008b93
 8008a08:	08008b51 	.word	0x08008b51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68b9      	ldr	r1, [r7, #8]
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 fa9e 	bl	8008f54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	699a      	ldr	r2, [r3, #24]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f042 0208 	orr.w	r2, r2, #8
 8008a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	699a      	ldr	r2, [r3, #24]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f022 0204 	bic.w	r2, r2, #4
 8008a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6999      	ldr	r1, [r3, #24]
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	430a      	orrs	r2, r1
 8008a48:	619a      	str	r2, [r3, #24]
      break;
 8008a4a:	e0a5      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68b9      	ldr	r1, [r7, #8]
 8008a52:	4618      	mov	r0, r3
 8008a54:	f000 faf0 	bl	8009038 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	699a      	ldr	r2, [r3, #24]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6999      	ldr	r1, [r3, #24]
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	021a      	lsls	r2, r3, #8
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	430a      	orrs	r2, r1
 8008a8a:	619a      	str	r2, [r3, #24]
      break;
 8008a8c:	e084      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68b9      	ldr	r1, [r7, #8]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f000 fb47 	bl	8009128 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	69da      	ldr	r2, [r3, #28]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f042 0208 	orr.w	r2, r2, #8
 8008aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	69da      	ldr	r2, [r3, #28]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 0204 	bic.w	r2, r2, #4
 8008ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	69d9      	ldr	r1, [r3, #28]
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	691a      	ldr	r2, [r3, #16]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	61da      	str	r2, [r3, #28]
      break;
 8008acc:	e064      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68b9      	ldr	r1, [r7, #8]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 fb9d 	bl	8009214 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	69da      	ldr	r2, [r3, #28]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	69da      	ldr	r2, [r3, #28]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	69d9      	ldr	r1, [r3, #28]
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	021a      	lsls	r2, r3, #8
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	61da      	str	r2, [r3, #28]
      break;
 8008b0e:	e043      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 fbd4 	bl	80092c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0208 	orr.w	r2, r2, #8
 8008b2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f022 0204 	bic.w	r2, r2, #4
 8008b3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	691a      	ldr	r2, [r3, #16]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008b4e:	e023      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68b9      	ldr	r1, [r7, #8]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fc06 	bl	8009368 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	021a      	lsls	r2, r3, #8
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008b90:	e002      	b.n	8008b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	75fb      	strb	r3, [r7, #23]
      break;
 8008b96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3718      	adds	r7, #24
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop

08008bac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b084      	sub	sp, #16
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d101      	bne.n	8008bc8 <HAL_TIM_ConfigClockSource+0x1c>
 8008bc4:	2302      	movs	r3, #2
 8008bc6:	e0b4      	b.n	8008d32 <HAL_TIM_ConfigClockSource+0x186>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	4b56      	ldr	r3, [pc, #344]	; (8008d3c <HAL_TIM_ConfigClockSource+0x190>)
 8008be4:	4013      	ands	r3, r2
 8008be6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c00:	d03e      	beq.n	8008c80 <HAL_TIM_ConfigClockSource+0xd4>
 8008c02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c06:	f200 8087 	bhi.w	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c0e:	f000 8086 	beq.w	8008d1e <HAL_TIM_ConfigClockSource+0x172>
 8008c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c16:	d87f      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c18:	2b70      	cmp	r3, #112	; 0x70
 8008c1a:	d01a      	beq.n	8008c52 <HAL_TIM_ConfigClockSource+0xa6>
 8008c1c:	2b70      	cmp	r3, #112	; 0x70
 8008c1e:	d87b      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c20:	2b60      	cmp	r3, #96	; 0x60
 8008c22:	d050      	beq.n	8008cc6 <HAL_TIM_ConfigClockSource+0x11a>
 8008c24:	2b60      	cmp	r3, #96	; 0x60
 8008c26:	d877      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c28:	2b50      	cmp	r3, #80	; 0x50
 8008c2a:	d03c      	beq.n	8008ca6 <HAL_TIM_ConfigClockSource+0xfa>
 8008c2c:	2b50      	cmp	r3, #80	; 0x50
 8008c2e:	d873      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c30:	2b40      	cmp	r3, #64	; 0x40
 8008c32:	d058      	beq.n	8008ce6 <HAL_TIM_ConfigClockSource+0x13a>
 8008c34:	2b40      	cmp	r3, #64	; 0x40
 8008c36:	d86f      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c38:	2b30      	cmp	r3, #48	; 0x30
 8008c3a:	d064      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x15a>
 8008c3c:	2b30      	cmp	r3, #48	; 0x30
 8008c3e:	d86b      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c40:	2b20      	cmp	r3, #32
 8008c42:	d060      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x15a>
 8008c44:	2b20      	cmp	r3, #32
 8008c46:	d867      	bhi.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d05c      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x15a>
 8008c4c:	2b10      	cmp	r3, #16
 8008c4e:	d05a      	beq.n	8008d06 <HAL_TIM_ConfigClockSource+0x15a>
 8008c50:	e062      	b.n	8008d18 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6818      	ldr	r0, [r3, #0]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	6899      	ldr	r1, [r3, #8]
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f000 fce3 	bl	800962c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008c74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	609a      	str	r2, [r3, #8]
      break;
 8008c7e:	e04f      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6818      	ldr	r0, [r3, #0]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	6899      	ldr	r1, [r3, #8]
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	685a      	ldr	r2, [r3, #4]
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	f000 fccc 	bl	800962c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ca2:	609a      	str	r2, [r3, #8]
      break;
 8008ca4:	e03c      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6818      	ldr	r0, [r3, #0]
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	6859      	ldr	r1, [r3, #4]
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	f000 fc40 	bl	8009538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2150      	movs	r1, #80	; 0x50
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f000 fc99 	bl	80095f6 <TIM_ITRx_SetConfig>
      break;
 8008cc4:	e02c      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6818      	ldr	r0, [r3, #0]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	6859      	ldr	r1, [r3, #4]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	f000 fc5f 	bl	8009596 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2160      	movs	r1, #96	; 0x60
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 fc89 	bl	80095f6 <TIM_ITRx_SetConfig>
      break;
 8008ce4:	e01c      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6818      	ldr	r0, [r3, #0]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	6859      	ldr	r1, [r3, #4]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	f000 fc20 	bl	8009538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2140      	movs	r1, #64	; 0x40
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 fc79 	bl	80095f6 <TIM_ITRx_SetConfig>
      break;
 8008d04:	e00c      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4619      	mov	r1, r3
 8008d10:	4610      	mov	r0, r2
 8008d12:	f000 fc70 	bl	80095f6 <TIM_ITRx_SetConfig>
      break;
 8008d16:	e003      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d1c:	e000      	b.n	8008d20 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	fffeff88 	.word	0xfffeff88

08008d40 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d101      	bne.n	8008d58 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008d54:	2302      	movs	r3, #2
 8008d56:	e031      	b.n	8008dbc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fb50 	bl	8009410 <TIM_SlaveTimer_SetConfig>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d009      	beq.n	8008d8a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e018      	b.n	8008dbc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68da      	ldr	r2, [r3, #12]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d98:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68da      	ldr	r2, [r3, #12]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008da8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008dcc:	bf00      	nop
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a40      	ldr	r2, [pc, #256]	; (8008f28 <TIM_Base_SetConfig+0x114>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d013      	beq.n	8008e54 <TIM_Base_SetConfig+0x40>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e32:	d00f      	beq.n	8008e54 <TIM_Base_SetConfig+0x40>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a3d      	ldr	r2, [pc, #244]	; (8008f2c <TIM_Base_SetConfig+0x118>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d00b      	beq.n	8008e54 <TIM_Base_SetConfig+0x40>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a3c      	ldr	r2, [pc, #240]	; (8008f30 <TIM_Base_SetConfig+0x11c>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d007      	beq.n	8008e54 <TIM_Base_SetConfig+0x40>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a3b      	ldr	r2, [pc, #236]	; (8008f34 <TIM_Base_SetConfig+0x120>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d003      	beq.n	8008e54 <TIM_Base_SetConfig+0x40>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a3a      	ldr	r2, [pc, #232]	; (8008f38 <TIM_Base_SetConfig+0x124>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d108      	bne.n	8008e66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a2f      	ldr	r2, [pc, #188]	; (8008f28 <TIM_Base_SetConfig+0x114>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d02b      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e74:	d027      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a2c      	ldr	r2, [pc, #176]	; (8008f2c <TIM_Base_SetConfig+0x118>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d023      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a2b      	ldr	r2, [pc, #172]	; (8008f30 <TIM_Base_SetConfig+0x11c>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d01f      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a2a      	ldr	r2, [pc, #168]	; (8008f34 <TIM_Base_SetConfig+0x120>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d01b      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a29      	ldr	r2, [pc, #164]	; (8008f38 <TIM_Base_SetConfig+0x124>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d017      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a28      	ldr	r2, [pc, #160]	; (8008f3c <TIM_Base_SetConfig+0x128>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d013      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a27      	ldr	r2, [pc, #156]	; (8008f40 <TIM_Base_SetConfig+0x12c>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d00f      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a26      	ldr	r2, [pc, #152]	; (8008f44 <TIM_Base_SetConfig+0x130>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00b      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a25      	ldr	r2, [pc, #148]	; (8008f48 <TIM_Base_SetConfig+0x134>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d007      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a24      	ldr	r2, [pc, #144]	; (8008f4c <TIM_Base_SetConfig+0x138>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d003      	beq.n	8008ec6 <TIM_Base_SetConfig+0xb2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a23      	ldr	r2, [pc, #140]	; (8008f50 <TIM_Base_SetConfig+0x13c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d108      	bne.n	8008ed8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ecc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	695b      	ldr	r3, [r3, #20]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	689a      	ldr	r2, [r3, #8]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a0a      	ldr	r2, [pc, #40]	; (8008f28 <TIM_Base_SetConfig+0x114>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d003      	beq.n	8008f0c <TIM_Base_SetConfig+0xf8>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a0c      	ldr	r2, [pc, #48]	; (8008f38 <TIM_Base_SetConfig+0x124>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d103      	bne.n	8008f14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	691a      	ldr	r2, [r3, #16]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	615a      	str	r2, [r3, #20]
}
 8008f1a:	bf00      	nop
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40010400 	.word	0x40010400
 8008f3c:	40014000 	.word	0x40014000
 8008f40:	40014400 	.word	0x40014400
 8008f44:	40014800 	.word	0x40014800
 8008f48:	40001800 	.word	0x40001800
 8008f4c:	40001c00 	.word	0x40001c00
 8008f50:	40002000 	.word	0x40002000

08008f54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b087      	sub	sp, #28
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6a1b      	ldr	r3, [r3, #32]
 8008f62:	f023 0201 	bic.w	r2, r3, #1
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a1b      	ldr	r3, [r3, #32]
 8008f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	699b      	ldr	r3, [r3, #24]
 8008f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	4b2b      	ldr	r3, [pc, #172]	; (800902c <TIM_OC1_SetConfig+0xd8>)
 8008f80:	4013      	ands	r3, r2
 8008f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f023 0303 	bic.w	r3, r3, #3
 8008f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	f023 0302 	bic.w	r3, r3, #2
 8008f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	4a21      	ldr	r2, [pc, #132]	; (8009030 <TIM_OC1_SetConfig+0xdc>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d003      	beq.n	8008fb8 <TIM_OC1_SetConfig+0x64>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4a20      	ldr	r2, [pc, #128]	; (8009034 <TIM_OC1_SetConfig+0xe0>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d10c      	bne.n	8008fd2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	f023 0308 	bic.w	r3, r3, #8
 8008fbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	697a      	ldr	r2, [r7, #20]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	f023 0304 	bic.w	r3, r3, #4
 8008fd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a16      	ldr	r2, [pc, #88]	; (8009030 <TIM_OC1_SetConfig+0xdc>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d003      	beq.n	8008fe2 <TIM_OC1_SetConfig+0x8e>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a15      	ldr	r2, [pc, #84]	; (8009034 <TIM_OC1_SetConfig+0xe0>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d111      	bne.n	8009006 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	695b      	ldr	r3, [r3, #20]
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	699b      	ldr	r3, [r3, #24]
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	4313      	orrs	r3, r2
 8009004:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	693a      	ldr	r2, [r7, #16]
 800900a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	685a      	ldr	r2, [r3, #4]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	697a      	ldr	r2, [r7, #20]
 800901e:	621a      	str	r2, [r3, #32]
}
 8009020:	bf00      	nop
 8009022:	371c      	adds	r7, #28
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr
 800902c:	fffeff8f 	.word	0xfffeff8f
 8009030:	40010000 	.word	0x40010000
 8009034:	40010400 	.word	0x40010400

08009038 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009038:	b480      	push	{r7}
 800903a:	b087      	sub	sp, #28
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1b      	ldr	r3, [r3, #32]
 8009046:	f023 0210 	bic.w	r2, r3, #16
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a1b      	ldr	r3, [r3, #32]
 8009052:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	699b      	ldr	r3, [r3, #24]
 800905e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	4b2e      	ldr	r3, [pc, #184]	; (800911c <TIM_OC2_SetConfig+0xe4>)
 8009064:	4013      	ands	r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800906e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	021b      	lsls	r3, r3, #8
 8009076:	68fa      	ldr	r2, [r7, #12]
 8009078:	4313      	orrs	r3, r2
 800907a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	f023 0320 	bic.w	r3, r3, #32
 8009082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	011b      	lsls	r3, r3, #4
 800908a:	697a      	ldr	r2, [r7, #20]
 800908c:	4313      	orrs	r3, r2
 800908e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4a23      	ldr	r2, [pc, #140]	; (8009120 <TIM_OC2_SetConfig+0xe8>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d003      	beq.n	80090a0 <TIM_OC2_SetConfig+0x68>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	4a22      	ldr	r2, [pc, #136]	; (8009124 <TIM_OC2_SetConfig+0xec>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d10d      	bne.n	80090bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	68db      	ldr	r3, [r3, #12]
 80090ac:	011b      	lsls	r3, r3, #4
 80090ae:	697a      	ldr	r2, [r7, #20]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a18      	ldr	r2, [pc, #96]	; (8009120 <TIM_OC2_SetConfig+0xe8>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d003      	beq.n	80090cc <TIM_OC2_SetConfig+0x94>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a17      	ldr	r2, [pc, #92]	; (8009124 <TIM_OC2_SetConfig+0xec>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d113      	bne.n	80090f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80090da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	693a      	ldr	r2, [r7, #16]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	685a      	ldr	r2, [r3, #4]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	621a      	str	r2, [r3, #32]
}
 800910e:	bf00      	nop
 8009110:	371c      	adds	r7, #28
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	feff8fff 	.word	0xfeff8fff
 8009120:	40010000 	.word	0x40010000
 8009124:	40010400 	.word	0x40010400

08009128 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009128:	b480      	push	{r7}
 800912a:	b087      	sub	sp, #28
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a1b      	ldr	r3, [r3, #32]
 8009142:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	69db      	ldr	r3, [r3, #28]
 800914e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009150:	68fa      	ldr	r2, [r7, #12]
 8009152:	4b2d      	ldr	r3, [pc, #180]	; (8009208 <TIM_OC3_SetConfig+0xe0>)
 8009154:	4013      	ands	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f023 0303 	bic.w	r3, r3, #3
 800915e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	4313      	orrs	r3, r2
 8009168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	021b      	lsls	r3, r3, #8
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a22      	ldr	r2, [pc, #136]	; (800920c <TIM_OC3_SetConfig+0xe4>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d003      	beq.n	800918e <TIM_OC3_SetConfig+0x66>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a21      	ldr	r2, [pc, #132]	; (8009210 <TIM_OC3_SetConfig+0xe8>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d10d      	bne.n	80091aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	697a      	ldr	r2, [r7, #20]
 800919e:	4313      	orrs	r3, r2
 80091a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a17      	ldr	r2, [pc, #92]	; (800920c <TIM_OC3_SetConfig+0xe4>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d003      	beq.n	80091ba <TIM_OC3_SetConfig+0x92>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a16      	ldr	r2, [pc, #88]	; (8009210 <TIM_OC3_SetConfig+0xe8>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d113      	bne.n	80091e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	011b      	lsls	r3, r3, #4
 80091d0:	693a      	ldr	r2, [r7, #16]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	011b      	lsls	r3, r3, #4
 80091dc:	693a      	ldr	r2, [r7, #16]
 80091de:	4313      	orrs	r3, r2
 80091e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	697a      	ldr	r2, [r7, #20]
 80091fa:	621a      	str	r2, [r3, #32]
}
 80091fc:	bf00      	nop
 80091fe:	371c      	adds	r7, #28
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr
 8009208:	fffeff8f 	.word	0xfffeff8f
 800920c:	40010000 	.word	0x40010000
 8009210:	40010400 	.word	0x40010400

08009214 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009214:	b480      	push	{r7}
 8009216:	b087      	sub	sp, #28
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6a1b      	ldr	r3, [r3, #32]
 8009222:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	69db      	ldr	r3, [r3, #28]
 800923a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	4b1e      	ldr	r3, [pc, #120]	; (80092b8 <TIM_OC4_SetConfig+0xa4>)
 8009240:	4013      	ands	r3, r2
 8009242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800924a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	021b      	lsls	r3, r3, #8
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4313      	orrs	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800925e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	031b      	lsls	r3, r3, #12
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	4a13      	ldr	r2, [pc, #76]	; (80092bc <TIM_OC4_SetConfig+0xa8>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d003      	beq.n	800927c <TIM_OC4_SetConfig+0x68>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a12      	ldr	r2, [pc, #72]	; (80092c0 <TIM_OC4_SetConfig+0xac>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d109      	bne.n	8009290 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009282:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	695b      	ldr	r3, [r3, #20]
 8009288:	019b      	lsls	r3, r3, #6
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	4313      	orrs	r3, r2
 800928e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	685a      	ldr	r2, [r3, #4]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	693a      	ldr	r2, [r7, #16]
 80092a8:	621a      	str	r2, [r3, #32]
}
 80092aa:	bf00      	nop
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	feff8fff 	.word	0xfeff8fff
 80092bc:	40010000 	.word	0x40010000
 80092c0:	40010400 	.word	0x40010400

080092c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b087      	sub	sp, #28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a1b      	ldr	r3, [r3, #32]
 80092de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	4b1b      	ldr	r3, [pc, #108]	; (800935c <TIM_OC5_SetConfig+0x98>)
 80092f0:	4013      	ands	r3, r2
 80092f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009304:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	041b      	lsls	r3, r3, #16
 800930c:	693a      	ldr	r2, [r7, #16]
 800930e:	4313      	orrs	r3, r2
 8009310:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	4a12      	ldr	r2, [pc, #72]	; (8009360 <TIM_OC5_SetConfig+0x9c>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d003      	beq.n	8009322 <TIM_OC5_SetConfig+0x5e>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a11      	ldr	r2, [pc, #68]	; (8009364 <TIM_OC5_SetConfig+0xa0>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d109      	bne.n	8009336 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009328:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	695b      	ldr	r3, [r3, #20]
 800932e:	021b      	lsls	r3, r3, #8
 8009330:	697a      	ldr	r2, [r7, #20]
 8009332:	4313      	orrs	r3, r2
 8009334:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	685a      	ldr	r2, [r3, #4]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	621a      	str	r2, [r3, #32]
}
 8009350:	bf00      	nop
 8009352:	371c      	adds	r7, #28
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr
 800935c:	fffeff8f 	.word	0xfffeff8f
 8009360:	40010000 	.word	0x40010000
 8009364:	40010400 	.word	0x40010400

08009368 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a1b      	ldr	r3, [r3, #32]
 8009376:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6a1b      	ldr	r3, [r3, #32]
 8009382:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800938e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	4b1c      	ldr	r3, [pc, #112]	; (8009404 <TIM_OC6_SetConfig+0x9c>)
 8009394:	4013      	ands	r3, r2
 8009396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	021b      	lsls	r3, r3, #8
 800939e:	68fa      	ldr	r2, [r7, #12]
 80093a0:	4313      	orrs	r3, r2
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	051b      	lsls	r3, r3, #20
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a13      	ldr	r2, [pc, #76]	; (8009408 <TIM_OC6_SetConfig+0xa0>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d003      	beq.n	80093c8 <TIM_OC6_SetConfig+0x60>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a12      	ldr	r2, [pc, #72]	; (800940c <TIM_OC6_SetConfig+0xa4>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d109      	bne.n	80093dc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80093ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	695b      	ldr	r3, [r3, #20]
 80093d4:	029b      	lsls	r3, r3, #10
 80093d6:	697a      	ldr	r2, [r7, #20]
 80093d8:	4313      	orrs	r3, r2
 80093da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	685a      	ldr	r2, [r3, #4]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	693a      	ldr	r2, [r7, #16]
 80093f4:	621a      	str	r2, [r3, #32]
}
 80093f6:	bf00      	nop
 80093f8:	371c      	adds	r7, #28
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	feff8fff 	.word	0xfeff8fff
 8009408:	40010000 	.word	0x40010000
 800940c:	40010400 	.word	0x40010400

08009410 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800941a:	2300      	movs	r3, #0
 800941c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	693a      	ldr	r2, [r7, #16]
 8009434:	4313      	orrs	r3, r2
 8009436:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	4b3e      	ldr	r3, [pc, #248]	; (8009534 <TIM_SlaveTimer_SetConfig+0x124>)
 800943c:	4013      	ands	r3, r2
 800943e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	693a      	ldr	r2, [r7, #16]
 8009446:	4313      	orrs	r3, r2
 8009448:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	2b70      	cmp	r3, #112	; 0x70
 8009458:	d01a      	beq.n	8009490 <TIM_SlaveTimer_SetConfig+0x80>
 800945a:	2b70      	cmp	r3, #112	; 0x70
 800945c:	d860      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 800945e:	2b60      	cmp	r3, #96	; 0x60
 8009460:	d054      	beq.n	800950c <TIM_SlaveTimer_SetConfig+0xfc>
 8009462:	2b60      	cmp	r3, #96	; 0x60
 8009464:	d85c      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 8009466:	2b50      	cmp	r3, #80	; 0x50
 8009468:	d046      	beq.n	80094f8 <TIM_SlaveTimer_SetConfig+0xe8>
 800946a:	2b50      	cmp	r3, #80	; 0x50
 800946c:	d858      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 800946e:	2b40      	cmp	r3, #64	; 0x40
 8009470:	d019      	beq.n	80094a6 <TIM_SlaveTimer_SetConfig+0x96>
 8009472:	2b40      	cmp	r3, #64	; 0x40
 8009474:	d854      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 8009476:	2b30      	cmp	r3, #48	; 0x30
 8009478:	d055      	beq.n	8009526 <TIM_SlaveTimer_SetConfig+0x116>
 800947a:	2b30      	cmp	r3, #48	; 0x30
 800947c:	d850      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 800947e:	2b20      	cmp	r3, #32
 8009480:	d051      	beq.n	8009526 <TIM_SlaveTimer_SetConfig+0x116>
 8009482:	2b20      	cmp	r3, #32
 8009484:	d84c      	bhi.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
 8009486:	2b00      	cmp	r3, #0
 8009488:	d04d      	beq.n	8009526 <TIM_SlaveTimer_SetConfig+0x116>
 800948a:	2b10      	cmp	r3, #16
 800948c:	d04b      	beq.n	8009526 <TIM_SlaveTimer_SetConfig+0x116>
 800948e:	e047      	b.n	8009520 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6818      	ldr	r0, [r3, #0]
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	68d9      	ldr	r1, [r3, #12]
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	689a      	ldr	r2, [r3, #8]
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	691b      	ldr	r3, [r3, #16]
 80094a0:	f000 f8c4 	bl	800962c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80094a4:	e040      	b.n	8009528 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	2b05      	cmp	r3, #5
 80094ac:	d101      	bne.n	80094b2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	e03b      	b.n	800952a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	6a1b      	ldr	r3, [r3, #32]
 80094b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	6a1a      	ldr	r2, [r3, #32]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 0201 	bic.w	r2, r2, #1
 80094c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094d8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	621a      	str	r2, [r3, #32]
      break;
 80094f6:	e017      	b.n	8009528 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6818      	ldr	r0, [r3, #0]
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	6899      	ldr	r1, [r3, #8]
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	691b      	ldr	r3, [r3, #16]
 8009504:	461a      	mov	r2, r3
 8009506:	f000 f817 	bl	8009538 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800950a:	e00d      	b.n	8009528 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6818      	ldr	r0, [r3, #0]
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	6899      	ldr	r1, [r3, #8]
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	691b      	ldr	r3, [r3, #16]
 8009518:	461a      	mov	r2, r3
 800951a:	f000 f83c 	bl	8009596 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800951e:	e003      	b.n	8009528 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	75fb      	strb	r3, [r7, #23]
      break;
 8009524:	e000      	b.n	8009528 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009526:	bf00      	nop
  }

  return status;
 8009528:	7dfb      	ldrb	r3, [r7, #23]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	fffefff8 	.word	0xfffefff8

08009538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009538:	b480      	push	{r7}
 800953a:	b087      	sub	sp, #28
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	6a1b      	ldr	r3, [r3, #32]
 8009548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	f023 0201 	bic.w	r2, r3, #1
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	699b      	ldr	r3, [r3, #24]
 800955a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	011b      	lsls	r3, r3, #4
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	4313      	orrs	r3, r2
 800956c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	f023 030a 	bic.w	r3, r3, #10
 8009574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009576:	697a      	ldr	r2, [r7, #20]
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	4313      	orrs	r3, r2
 800957c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	693a      	ldr	r2, [r7, #16]
 8009582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	697a      	ldr	r2, [r7, #20]
 8009588:	621a      	str	r2, [r3, #32]
}
 800958a:	bf00      	nop
 800958c:	371c      	adds	r7, #28
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009596:	b480      	push	{r7}
 8009598:	b087      	sub	sp, #28
 800959a:	af00      	add	r7, sp, #0
 800959c:	60f8      	str	r0, [r7, #12]
 800959e:	60b9      	str	r1, [r7, #8]
 80095a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	f023 0210 	bic.w	r2, r3, #16
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	699b      	ldr	r3, [r3, #24]
 80095b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6a1b      	ldr	r3, [r3, #32]
 80095b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80095c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	031b      	lsls	r3, r3, #12
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80095d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	011b      	lsls	r3, r3, #4
 80095d8:	693a      	ldr	r2, [r7, #16]
 80095da:	4313      	orrs	r3, r2
 80095dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	697a      	ldr	r2, [r7, #20]
 80095e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	621a      	str	r2, [r3, #32]
}
 80095ea:	bf00      	nop
 80095ec:	371c      	adds	r7, #28
 80095ee:	46bd      	mov	sp, r7
 80095f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f4:	4770      	bx	lr

080095f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095f6:	b480      	push	{r7}
 80095f8:	b085      	sub	sp, #20
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
 80095fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800960c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	4313      	orrs	r3, r2
 8009614:	f043 0307 	orr.w	r3, r3, #7
 8009618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	609a      	str	r2, [r3, #8]
}
 8009620:	bf00      	nop
 8009622:	3714      	adds	r7, #20
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr

0800962c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009646:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	021a      	lsls	r2, r3, #8
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	431a      	orrs	r2, r3
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	4313      	orrs	r3, r2
 8009654:	697a      	ldr	r2, [r7, #20]
 8009656:	4313      	orrs	r3, r2
 8009658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	697a      	ldr	r2, [r7, #20]
 800965e:	609a      	str	r2, [r3, #8]
}
 8009660:	bf00      	nop
 8009662:	371c      	adds	r7, #28
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800966c:	b480      	push	{r7}
 800966e:	b087      	sub	sp, #28
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	f003 031f 	and.w	r3, r3, #31
 800967e:	2201      	movs	r2, #1
 8009680:	fa02 f303 	lsl.w	r3, r2, r3
 8009684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	6a1a      	ldr	r2, [r3, #32]
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	43db      	mvns	r3, r3
 800968e:	401a      	ands	r2, r3
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6a1a      	ldr	r2, [r3, #32]
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	f003 031f 	and.w	r3, r3, #31
 800969e:	6879      	ldr	r1, [r7, #4]
 80096a0:	fa01 f303 	lsl.w	r3, r1, r3
 80096a4:	431a      	orrs	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	621a      	str	r2, [r3, #32]
}
 80096aa:	bf00      	nop
 80096ac:	371c      	adds	r7, #28
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
	...

080096b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d101      	bne.n	80096d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096cc:	2302      	movs	r3, #2
 80096ce:	e06d      	b.n	80097ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2202      	movs	r2, #2
 80096dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a30      	ldr	r2, [pc, #192]	; (80097b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d004      	beq.n	8009704 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a2f      	ldr	r2, [pc, #188]	; (80097bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d108      	bne.n	8009716 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800970a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	4313      	orrs	r3, r2
 8009714:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800971c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a20      	ldr	r2, [pc, #128]	; (80097b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d022      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009742:	d01d      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a1d      	ldr	r2, [pc, #116]	; (80097c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d018      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a1c      	ldr	r2, [pc, #112]	; (80097c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d013      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a1a      	ldr	r2, [pc, #104]	; (80097c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d00e      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a15      	ldr	r2, [pc, #84]	; (80097bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d009      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a16      	ldr	r2, [pc, #88]	; (80097cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d004      	beq.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a15      	ldr	r2, [pc, #84]	; (80097d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d10c      	bne.n	800979a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009786:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	68ba      	ldr	r2, [r7, #8]
 800978e:	4313      	orrs	r3, r2
 8009790:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3714      	adds	r7, #20
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	40010000 	.word	0x40010000
 80097bc:	40010400 	.word	0x40010400
 80097c0:	40000400 	.word	0x40000400
 80097c4:	40000800 	.word	0x40000800
 80097c8:	40000c00 	.word	0x40000c00
 80097cc:	40014000 	.word	0x40014000
 80097d0:	40001800 	.word	0x40001800

080097d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80097dc:	bf00      	nop
 80097de:	370c      	adds	r7, #12
 80097e0:	46bd      	mov	sp, r7
 80097e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e6:	4770      	bx	lr

080097e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80097f0:	bf00      	nop
 80097f2:	370c      	adds	r7, #12
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009804:	bf00      	nop
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d101      	bne.n	8009822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	e040      	b.n	80098a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009826:	2b00      	cmp	r3, #0
 8009828:	d106      	bne.n	8009838 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7fc f98a 	bl	8005b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2224      	movs	r2, #36	; 0x24
 800983c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f022 0201 	bic.w	r2, r2, #1
 800984c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 fbf8 	bl	800a044 <UART_SetConfig>
 8009854:	4603      	mov	r3, r0
 8009856:	2b01      	cmp	r3, #1
 8009858:	d101      	bne.n	800985e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e022      	b.n	80098a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009862:	2b00      	cmp	r3, #0
 8009864:	d002      	beq.n	800986c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fe50 	bl	800a50c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	685a      	ldr	r2, [r3, #4]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800987a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	689a      	ldr	r2, [r3, #8]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800988a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f042 0201 	orr.w	r2, r2, #1
 800989a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fed7 	bl	800a650 <UART_CheckIdleState>
 80098a2:	4603      	mov	r3, r0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3708      	adds	r7, #8
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08a      	sub	sp, #40	; 0x28
 80098b0:	af02      	add	r7, sp, #8
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	603b      	str	r3, [r7, #0]
 80098b8:	4613      	mov	r3, r2
 80098ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80098c0:	2b20      	cmp	r3, #32
 80098c2:	f040 8081 	bne.w	80099c8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d002      	beq.n	80098d2 <HAL_UART_Transmit+0x26>
 80098cc:	88fb      	ldrh	r3, [r7, #6]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d101      	bne.n	80098d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e079      	b.n	80099ca <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d101      	bne.n	80098e4 <HAL_UART_Transmit+0x38>
 80098e0:	2302      	movs	r3, #2
 80098e2:	e072      	b.n	80099ca <HAL_UART_Transmit+0x11e>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2221      	movs	r2, #33	; 0x21
 80098f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80098fa:	f7fc f9d9 	bl	8005cb0 <HAL_GetTick>
 80098fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	88fa      	ldrh	r2, [r7, #6]
 8009904:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	88fa      	ldrh	r2, [r7, #6]
 800990c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009918:	d108      	bne.n	800992c <HAL_UART_Transmit+0x80>
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d104      	bne.n	800992c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009922:	2300      	movs	r3, #0
 8009924:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	61bb      	str	r3, [r7, #24]
 800992a:	e003      	b.n	8009934 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009930:	2300      	movs	r3, #0
 8009932:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2200      	movs	r2, #0
 8009938:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800993c:	e02c      	b.n	8009998 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	2200      	movs	r2, #0
 8009946:	2180      	movs	r1, #128	; 0x80
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f000 feb4 	bl	800a6b6 <UART_WaitOnFlagUntilTimeout>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d001      	beq.n	8009958 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009954:	2303      	movs	r3, #3
 8009956:	e038      	b.n	80099ca <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d10b      	bne.n	8009976 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	881b      	ldrh	r3, [r3, #0]
 8009962:	461a      	mov	r2, r3
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800996c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	3302      	adds	r3, #2
 8009972:	61bb      	str	r3, [r7, #24]
 8009974:	e007      	b.n	8009986 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	781a      	ldrb	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	3301      	adds	r3, #1
 8009984:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800998c:	b29b      	uxth	r3, r3
 800998e:	3b01      	subs	r3, #1
 8009990:	b29a      	uxth	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800999e:	b29b      	uxth	r3, r3
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d1cc      	bne.n	800993e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	2200      	movs	r2, #0
 80099ac:	2140      	movs	r1, #64	; 0x40
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f000 fe81 	bl	800a6b6 <UART_WaitOnFlagUntilTimeout>
 80099b4:	4603      	mov	r3, r0
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80099ba:	2303      	movs	r3, #3
 80099bc:	e005      	b.n	80099ca <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2220      	movs	r2, #32
 80099c2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80099c4:	2300      	movs	r3, #0
 80099c6:	e000      	b.n	80099ca <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80099c8:	2302      	movs	r3, #2
  }
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3720      	adds	r7, #32
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b08a      	sub	sp, #40	; 0x28
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	60f8      	str	r0, [r7, #12]
 80099da:	60b9      	str	r1, [r7, #8]
 80099dc:	4613      	mov	r3, r2
 80099de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099e4:	2b20      	cmp	r3, #32
 80099e6:	d13d      	bne.n	8009a64 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d002      	beq.n	80099f4 <HAL_UART_Receive_IT+0x22>
 80099ee:	88fb      	ldrh	r3, [r7, #6]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d101      	bne.n	80099f8 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80099f4:	2301      	movs	r3, #1
 80099f6:	e036      	b.n	8009a66 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d101      	bne.n	8009a06 <HAL_UART_Receive_IT+0x34>
 8009a02:	2302      	movs	r3, #2
 8009a04:	e02f      	b.n	8009a66 <HAL_UART_Receive_IT+0x94>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2200      	movs	r2, #0
 8009a12:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d018      	beq.n	8009a54 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	e853 3f00 	ldrex	r3, [r3]
 8009a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009a36:	627b      	str	r3, [r7, #36]	; 0x24
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a40:	623b      	str	r3, [r7, #32]
 8009a42:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a44:	69f9      	ldr	r1, [r7, #28]
 8009a46:	6a3a      	ldr	r2, [r7, #32]
 8009a48:	e841 2300 	strex	r3, r2, [r1]
 8009a4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a4e:	69bb      	ldr	r3, [r7, #24]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d1e6      	bne.n	8009a22 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a54:	88fb      	ldrh	r3, [r7, #6]
 8009a56:	461a      	mov	r2, r3
 8009a58:	68b9      	ldr	r1, [r7, #8]
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f000 fef0 	bl	800a840 <UART_Start_Receive_IT>
 8009a60:	4603      	mov	r3, r0
 8009a62:	e000      	b.n	8009a66 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009a64:	2302      	movs	r3, #2
  }
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3728      	adds	r7, #40	; 0x28
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
	...

08009a70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b0ba      	sub	sp, #232	; 0xe8
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	69db      	ldr	r3, [r3, #28]
 8009a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009a96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009a9a:	f640 030f 	movw	r3, #2063	; 0x80f
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009aa4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d115      	bne.n	8009ad8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ab0:	f003 0320 	and.w	r3, r3, #32
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00f      	beq.n	8009ad8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009abc:	f003 0320 	and.w	r3, r3, #32
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d009      	beq.n	8009ad8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 828f 	beq.w	8009fec <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	4798      	blx	r3
      }
      return;
 8009ad6:	e289      	b.n	8009fec <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ad8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 8117 	beq.w	8009d10 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009ae2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ae6:	f003 0301 	and.w	r3, r3, #1
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d106      	bne.n	8009afc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009aee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009af2:	4b85      	ldr	r3, [pc, #532]	; (8009d08 <HAL_UART_IRQHandler+0x298>)
 8009af4:	4013      	ands	r3, r2
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 810a 	beq.w	8009d10 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d011      	beq.n	8009b2c <HAL_UART_IRQHandler+0xbc>
 8009b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00b      	beq.n	8009b2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b22:	f043 0201 	orr.w	r2, r3, #1
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b30:	f003 0302 	and.w	r3, r3, #2
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d011      	beq.n	8009b5c <HAL_UART_IRQHandler+0xec>
 8009b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d00b      	beq.n	8009b5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	2202      	movs	r2, #2
 8009b4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b52:	f043 0204 	orr.w	r2, r3, #4
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b60:	f003 0304 	and.w	r3, r3, #4
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d011      	beq.n	8009b8c <HAL_UART_IRQHandler+0x11c>
 8009b68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b6c:	f003 0301 	and.w	r3, r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00b      	beq.n	8009b8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2204      	movs	r2, #4
 8009b7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b82:	f043 0202 	orr.w	r2, r3, #2
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b90:	f003 0308 	and.w	r3, r3, #8
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d017      	beq.n	8009bc8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b9c:	f003 0320 	and.w	r3, r3, #32
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d105      	bne.n	8009bb0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009ba4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ba8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d00b      	beq.n	8009bc8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2208      	movs	r2, #8
 8009bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bbe:	f043 0208 	orr.w	r2, r3, #8
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d012      	beq.n	8009bfa <HAL_UART_IRQHandler+0x18a>
 8009bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d00c      	beq.n	8009bfa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009be8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bf0:	f043 0220 	orr.w	r2, r3, #32
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	f000 81f5 	beq.w	8009ff0 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c0a:	f003 0320 	and.w	r3, r3, #32
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00d      	beq.n	8009c2e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c16:	f003 0320 	and.w	r3, r3, #32
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d007      	beq.n	8009c2e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d003      	beq.n	8009c2e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c42:	2b40      	cmp	r3, #64	; 0x40
 8009c44:	d005      	beq.n	8009c52 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009c4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d04f      	beq.n	8009cf2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 febe 	bl	800a9d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c62:	2b40      	cmp	r3, #64	; 0x40
 8009c64:	d141      	bne.n	8009cea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3308      	adds	r3, #8
 8009c6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c74:	e853 3f00 	ldrex	r3, [r3]
 8009c78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	3308      	adds	r3, #8
 8009c8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c92:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009ca2:	e841 2300 	strex	r3, r2, [r1]
 8009ca6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009caa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1d9      	bne.n	8009c66 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d013      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cbe:	4a13      	ldr	r2, [pc, #76]	; (8009d0c <HAL_UART_IRQHandler+0x29c>)
 8009cc0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7fc f950 	bl	8005f6c <HAL_DMA_Abort_IT>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d017      	beq.n	8009d02 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009cdc:	4610      	mov	r0, r2
 8009cde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ce0:	e00f      	b.n	8009d02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f998 	bl	800a018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ce8:	e00b      	b.n	8009d02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f994 	bl	800a018 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf0:	e007      	b.n	8009d02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f990 	bl	800a018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009d00:	e176      	b.n	8009ff0 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d02:	bf00      	nop
    return;
 8009d04:	e174      	b.n	8009ff0 <HAL_UART_IRQHandler+0x580>
 8009d06:	bf00      	nop
 8009d08:	04000120 	.word	0x04000120
 8009d0c:	0800aa9b 	.word	0x0800aa9b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	f040 8144 	bne.w	8009fa2 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d1e:	f003 0310 	and.w	r3, r3, #16
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f000 813d 	beq.w	8009fa2 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d2c:	f003 0310 	and.w	r3, r3, #16
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	f000 8136 	beq.w	8009fa2 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2210      	movs	r2, #16
 8009d3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d48:	2b40      	cmp	r3, #64	; 0x40
 8009d4a:	f040 80b2 	bne.w	8009eb2 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d5a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f000 8148 	beq.w	8009ff4 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009d6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	f080 8140 	bcs.w	8009ff4 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d7a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d82:	69db      	ldr	r3, [r3, #28]
 8009d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d88:	f000 8085 	beq.w	8009e96 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d98:	e853 3f00 	ldrex	r3, [r3]
 8009d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009da0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009da8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	461a      	mov	r2, r3
 8009db2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009db6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009dba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009dc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009dc6:	e841 2300 	strex	r3, r2, [r1]
 8009dca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1da      	bne.n	8009d8c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	3308      	adds	r3, #8
 8009ddc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009de6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009de8:	f023 0301 	bic.w	r3, r3, #1
 8009dec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3308      	adds	r3, #8
 8009df6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009dfa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009dfe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009e02:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009e06:	e841 2300 	strex	r3, r2, [r1]
 8009e0a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009e0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d1e1      	bne.n	8009dd6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3308      	adds	r3, #8
 8009e18:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e1c:	e853 3f00 	ldrex	r3, [r3]
 8009e20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	3308      	adds	r3, #8
 8009e32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009e36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009e38:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009e3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009e3e:	e841 2300 	strex	r3, r2, [r1]
 8009e42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009e44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d1e3      	bne.n	8009e12 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e5e:	e853 3f00 	ldrex	r3, [r3]
 8009e62:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e66:	f023 0310 	bic.w	r3, r3, #16
 8009e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	461a      	mov	r2, r3
 8009e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e78:	65bb      	str	r3, [r7, #88]	; 0x58
 8009e7a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e80:	e841 2300 	strex	r3, r2, [r1]
 8009e84:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d1e4      	bne.n	8009e56 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fb fffb 	bl	8005e8c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f8be 	bl	800a02c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009eb0:	e0a0      	b.n	8009ff4 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	1ad3      	subs	r3, r2, r3
 8009ec2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	f000 8092 	beq.w	8009ff8 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8009ed4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f000 808d 	beq.w	8009ff8 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee6:	e853 3f00 	ldrex	r3, [r3]
 8009eea:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ef2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	461a      	mov	r2, r3
 8009efc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f00:	647b      	str	r3, [r7, #68]	; 0x44
 8009f02:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009f06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f08:	e841 2300 	strex	r3, r2, [r1]
 8009f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1e4      	bne.n	8009ede <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	3308      	adds	r3, #8
 8009f1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1e:	e853 3f00 	ldrex	r3, [r3]
 8009f22:	623b      	str	r3, [r7, #32]
   return(result);
 8009f24:	6a3b      	ldr	r3, [r7, #32]
 8009f26:	f023 0301 	bic.w	r3, r3, #1
 8009f2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	3308      	adds	r3, #8
 8009f34:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009f38:	633a      	str	r2, [r7, #48]	; 0x30
 8009f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f40:	e841 2300 	strex	r3, r2, [r1]
 8009f44:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1e3      	bne.n	8009f14 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2220      	movs	r2, #32
 8009f50:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	e853 3f00 	ldrex	r3, [r3]
 8009f6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f023 0310 	bic.w	r3, r3, #16
 8009f72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009f80:	61fb      	str	r3, [r7, #28]
 8009f82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f84:	69b9      	ldr	r1, [r7, #24]
 8009f86:	69fa      	ldr	r2, [r7, #28]
 8009f88:	e841 2300 	strex	r3, r2, [r1]
 8009f8c:	617b      	str	r3, [r7, #20]
   return(result);
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1e4      	bne.n	8009f5e <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f98:	4619      	mov	r1, r3
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f846 	bl	800a02c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009fa0:	e02a      	b.n	8009ff8 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00e      	beq.n	8009fcc <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009fae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d008      	beq.n	8009fcc <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d01c      	beq.n	8009ffc <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	4798      	blx	r3
    }
    return;
 8009fca:	e017      	b.n	8009ffc <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d012      	beq.n	8009ffe <HAL_UART_IRQHandler+0x58e>
 8009fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00c      	beq.n	8009ffe <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fd6e 	bl	800aac6 <UART_EndTransmit_IT>
    return;
 8009fea:	e008      	b.n	8009ffe <HAL_UART_IRQHandler+0x58e>
      return;
 8009fec:	bf00      	nop
 8009fee:	e006      	b.n	8009ffe <HAL_UART_IRQHandler+0x58e>
    return;
 8009ff0:	bf00      	nop
 8009ff2:	e004      	b.n	8009ffe <HAL_UART_IRQHandler+0x58e>
      return;
 8009ff4:	bf00      	nop
 8009ff6:	e002      	b.n	8009ffe <HAL_UART_IRQHandler+0x58e>
      return;
 8009ff8:	bf00      	nop
 8009ffa:	e000      	b.n	8009ffe <HAL_UART_IRQHandler+0x58e>
    return;
 8009ffc:	bf00      	nop
  }

}
 8009ffe:	37e8      	adds	r7, #232	; 0xe8
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a020:	bf00      	nop
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	460b      	mov	r3, r1
 800a036:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a038:	bf00      	nop
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b088      	sub	sp, #32
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a04c:	2300      	movs	r3, #0
 800a04e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	689a      	ldr	r2, [r3, #8]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	691b      	ldr	r3, [r3, #16]
 800a058:	431a      	orrs	r2, r3
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	695b      	ldr	r3, [r3, #20]
 800a05e:	431a      	orrs	r2, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	69db      	ldr	r3, [r3, #28]
 800a064:	4313      	orrs	r3, r2
 800a066:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	4ba6      	ldr	r3, [pc, #664]	; (800a308 <UART_SetConfig+0x2c4>)
 800a070:	4013      	ands	r3, r2
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	6812      	ldr	r2, [r2, #0]
 800a076:	6979      	ldr	r1, [r7, #20]
 800a078:	430b      	orrs	r3, r1
 800a07a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	68da      	ldr	r2, [r3, #12]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	430a      	orrs	r2, r1
 800a090:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	699b      	ldr	r3, [r3, #24]
 800a096:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6a1b      	ldr	r3, [r3, #32]
 800a09c:	697a      	ldr	r2, [r7, #20]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	697a      	ldr	r2, [r7, #20]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a94      	ldr	r2, [pc, #592]	; (800a30c <UART_SetConfig+0x2c8>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d120      	bne.n	800a102 <UART_SetConfig+0xbe>
 800a0c0:	4b93      	ldr	r3, [pc, #588]	; (800a310 <UART_SetConfig+0x2cc>)
 800a0c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0c6:	f003 0303 	and.w	r3, r3, #3
 800a0ca:	2b03      	cmp	r3, #3
 800a0cc:	d816      	bhi.n	800a0fc <UART_SetConfig+0xb8>
 800a0ce:	a201      	add	r2, pc, #4	; (adr r2, 800a0d4 <UART_SetConfig+0x90>)
 800a0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d4:	0800a0e5 	.word	0x0800a0e5
 800a0d8:	0800a0f1 	.word	0x0800a0f1
 800a0dc:	0800a0eb 	.word	0x0800a0eb
 800a0e0:	0800a0f7 	.word	0x0800a0f7
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	77fb      	strb	r3, [r7, #31]
 800a0e8:	e150      	b.n	800a38c <UART_SetConfig+0x348>
 800a0ea:	2302      	movs	r3, #2
 800a0ec:	77fb      	strb	r3, [r7, #31]
 800a0ee:	e14d      	b.n	800a38c <UART_SetConfig+0x348>
 800a0f0:	2304      	movs	r3, #4
 800a0f2:	77fb      	strb	r3, [r7, #31]
 800a0f4:	e14a      	b.n	800a38c <UART_SetConfig+0x348>
 800a0f6:	2308      	movs	r3, #8
 800a0f8:	77fb      	strb	r3, [r7, #31]
 800a0fa:	e147      	b.n	800a38c <UART_SetConfig+0x348>
 800a0fc:	2310      	movs	r3, #16
 800a0fe:	77fb      	strb	r3, [r7, #31]
 800a100:	e144      	b.n	800a38c <UART_SetConfig+0x348>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a83      	ldr	r2, [pc, #524]	; (800a314 <UART_SetConfig+0x2d0>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d132      	bne.n	800a172 <UART_SetConfig+0x12e>
 800a10c:	4b80      	ldr	r3, [pc, #512]	; (800a310 <UART_SetConfig+0x2cc>)
 800a10e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a112:	f003 030c 	and.w	r3, r3, #12
 800a116:	2b0c      	cmp	r3, #12
 800a118:	d828      	bhi.n	800a16c <UART_SetConfig+0x128>
 800a11a:	a201      	add	r2, pc, #4	; (adr r2, 800a120 <UART_SetConfig+0xdc>)
 800a11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a120:	0800a155 	.word	0x0800a155
 800a124:	0800a16d 	.word	0x0800a16d
 800a128:	0800a16d 	.word	0x0800a16d
 800a12c:	0800a16d 	.word	0x0800a16d
 800a130:	0800a161 	.word	0x0800a161
 800a134:	0800a16d 	.word	0x0800a16d
 800a138:	0800a16d 	.word	0x0800a16d
 800a13c:	0800a16d 	.word	0x0800a16d
 800a140:	0800a15b 	.word	0x0800a15b
 800a144:	0800a16d 	.word	0x0800a16d
 800a148:	0800a16d 	.word	0x0800a16d
 800a14c:	0800a16d 	.word	0x0800a16d
 800a150:	0800a167 	.word	0x0800a167
 800a154:	2300      	movs	r3, #0
 800a156:	77fb      	strb	r3, [r7, #31]
 800a158:	e118      	b.n	800a38c <UART_SetConfig+0x348>
 800a15a:	2302      	movs	r3, #2
 800a15c:	77fb      	strb	r3, [r7, #31]
 800a15e:	e115      	b.n	800a38c <UART_SetConfig+0x348>
 800a160:	2304      	movs	r3, #4
 800a162:	77fb      	strb	r3, [r7, #31]
 800a164:	e112      	b.n	800a38c <UART_SetConfig+0x348>
 800a166:	2308      	movs	r3, #8
 800a168:	77fb      	strb	r3, [r7, #31]
 800a16a:	e10f      	b.n	800a38c <UART_SetConfig+0x348>
 800a16c:	2310      	movs	r3, #16
 800a16e:	77fb      	strb	r3, [r7, #31]
 800a170:	e10c      	b.n	800a38c <UART_SetConfig+0x348>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a68      	ldr	r2, [pc, #416]	; (800a318 <UART_SetConfig+0x2d4>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d120      	bne.n	800a1be <UART_SetConfig+0x17a>
 800a17c:	4b64      	ldr	r3, [pc, #400]	; (800a310 <UART_SetConfig+0x2cc>)
 800a17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a182:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a186:	2b30      	cmp	r3, #48	; 0x30
 800a188:	d013      	beq.n	800a1b2 <UART_SetConfig+0x16e>
 800a18a:	2b30      	cmp	r3, #48	; 0x30
 800a18c:	d814      	bhi.n	800a1b8 <UART_SetConfig+0x174>
 800a18e:	2b20      	cmp	r3, #32
 800a190:	d009      	beq.n	800a1a6 <UART_SetConfig+0x162>
 800a192:	2b20      	cmp	r3, #32
 800a194:	d810      	bhi.n	800a1b8 <UART_SetConfig+0x174>
 800a196:	2b00      	cmp	r3, #0
 800a198:	d002      	beq.n	800a1a0 <UART_SetConfig+0x15c>
 800a19a:	2b10      	cmp	r3, #16
 800a19c:	d006      	beq.n	800a1ac <UART_SetConfig+0x168>
 800a19e:	e00b      	b.n	800a1b8 <UART_SetConfig+0x174>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	77fb      	strb	r3, [r7, #31]
 800a1a4:	e0f2      	b.n	800a38c <UART_SetConfig+0x348>
 800a1a6:	2302      	movs	r3, #2
 800a1a8:	77fb      	strb	r3, [r7, #31]
 800a1aa:	e0ef      	b.n	800a38c <UART_SetConfig+0x348>
 800a1ac:	2304      	movs	r3, #4
 800a1ae:	77fb      	strb	r3, [r7, #31]
 800a1b0:	e0ec      	b.n	800a38c <UART_SetConfig+0x348>
 800a1b2:	2308      	movs	r3, #8
 800a1b4:	77fb      	strb	r3, [r7, #31]
 800a1b6:	e0e9      	b.n	800a38c <UART_SetConfig+0x348>
 800a1b8:	2310      	movs	r3, #16
 800a1ba:	77fb      	strb	r3, [r7, #31]
 800a1bc:	e0e6      	b.n	800a38c <UART_SetConfig+0x348>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a56      	ldr	r2, [pc, #344]	; (800a31c <UART_SetConfig+0x2d8>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d120      	bne.n	800a20a <UART_SetConfig+0x1c6>
 800a1c8:	4b51      	ldr	r3, [pc, #324]	; (800a310 <UART_SetConfig+0x2cc>)
 800a1ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a1d2:	2bc0      	cmp	r3, #192	; 0xc0
 800a1d4:	d013      	beq.n	800a1fe <UART_SetConfig+0x1ba>
 800a1d6:	2bc0      	cmp	r3, #192	; 0xc0
 800a1d8:	d814      	bhi.n	800a204 <UART_SetConfig+0x1c0>
 800a1da:	2b80      	cmp	r3, #128	; 0x80
 800a1dc:	d009      	beq.n	800a1f2 <UART_SetConfig+0x1ae>
 800a1de:	2b80      	cmp	r3, #128	; 0x80
 800a1e0:	d810      	bhi.n	800a204 <UART_SetConfig+0x1c0>
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d002      	beq.n	800a1ec <UART_SetConfig+0x1a8>
 800a1e6:	2b40      	cmp	r3, #64	; 0x40
 800a1e8:	d006      	beq.n	800a1f8 <UART_SetConfig+0x1b4>
 800a1ea:	e00b      	b.n	800a204 <UART_SetConfig+0x1c0>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	77fb      	strb	r3, [r7, #31]
 800a1f0:	e0cc      	b.n	800a38c <UART_SetConfig+0x348>
 800a1f2:	2302      	movs	r3, #2
 800a1f4:	77fb      	strb	r3, [r7, #31]
 800a1f6:	e0c9      	b.n	800a38c <UART_SetConfig+0x348>
 800a1f8:	2304      	movs	r3, #4
 800a1fa:	77fb      	strb	r3, [r7, #31]
 800a1fc:	e0c6      	b.n	800a38c <UART_SetConfig+0x348>
 800a1fe:	2308      	movs	r3, #8
 800a200:	77fb      	strb	r3, [r7, #31]
 800a202:	e0c3      	b.n	800a38c <UART_SetConfig+0x348>
 800a204:	2310      	movs	r3, #16
 800a206:	77fb      	strb	r3, [r7, #31]
 800a208:	e0c0      	b.n	800a38c <UART_SetConfig+0x348>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a44      	ldr	r2, [pc, #272]	; (800a320 <UART_SetConfig+0x2dc>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d125      	bne.n	800a260 <UART_SetConfig+0x21c>
 800a214:	4b3e      	ldr	r3, [pc, #248]	; (800a310 <UART_SetConfig+0x2cc>)
 800a216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a21a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a21e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a222:	d017      	beq.n	800a254 <UART_SetConfig+0x210>
 800a224:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a228:	d817      	bhi.n	800a25a <UART_SetConfig+0x216>
 800a22a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a22e:	d00b      	beq.n	800a248 <UART_SetConfig+0x204>
 800a230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a234:	d811      	bhi.n	800a25a <UART_SetConfig+0x216>
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <UART_SetConfig+0x1fe>
 800a23a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a23e:	d006      	beq.n	800a24e <UART_SetConfig+0x20a>
 800a240:	e00b      	b.n	800a25a <UART_SetConfig+0x216>
 800a242:	2300      	movs	r3, #0
 800a244:	77fb      	strb	r3, [r7, #31]
 800a246:	e0a1      	b.n	800a38c <UART_SetConfig+0x348>
 800a248:	2302      	movs	r3, #2
 800a24a:	77fb      	strb	r3, [r7, #31]
 800a24c:	e09e      	b.n	800a38c <UART_SetConfig+0x348>
 800a24e:	2304      	movs	r3, #4
 800a250:	77fb      	strb	r3, [r7, #31]
 800a252:	e09b      	b.n	800a38c <UART_SetConfig+0x348>
 800a254:	2308      	movs	r3, #8
 800a256:	77fb      	strb	r3, [r7, #31]
 800a258:	e098      	b.n	800a38c <UART_SetConfig+0x348>
 800a25a:	2310      	movs	r3, #16
 800a25c:	77fb      	strb	r3, [r7, #31]
 800a25e:	e095      	b.n	800a38c <UART_SetConfig+0x348>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a2f      	ldr	r2, [pc, #188]	; (800a324 <UART_SetConfig+0x2e0>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d125      	bne.n	800a2b6 <UART_SetConfig+0x272>
 800a26a:	4b29      	ldr	r3, [pc, #164]	; (800a310 <UART_SetConfig+0x2cc>)
 800a26c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a270:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a274:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a278:	d017      	beq.n	800a2aa <UART_SetConfig+0x266>
 800a27a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a27e:	d817      	bhi.n	800a2b0 <UART_SetConfig+0x26c>
 800a280:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a284:	d00b      	beq.n	800a29e <UART_SetConfig+0x25a>
 800a286:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a28a:	d811      	bhi.n	800a2b0 <UART_SetConfig+0x26c>
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d003      	beq.n	800a298 <UART_SetConfig+0x254>
 800a290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a294:	d006      	beq.n	800a2a4 <UART_SetConfig+0x260>
 800a296:	e00b      	b.n	800a2b0 <UART_SetConfig+0x26c>
 800a298:	2301      	movs	r3, #1
 800a29a:	77fb      	strb	r3, [r7, #31]
 800a29c:	e076      	b.n	800a38c <UART_SetConfig+0x348>
 800a29e:	2302      	movs	r3, #2
 800a2a0:	77fb      	strb	r3, [r7, #31]
 800a2a2:	e073      	b.n	800a38c <UART_SetConfig+0x348>
 800a2a4:	2304      	movs	r3, #4
 800a2a6:	77fb      	strb	r3, [r7, #31]
 800a2a8:	e070      	b.n	800a38c <UART_SetConfig+0x348>
 800a2aa:	2308      	movs	r3, #8
 800a2ac:	77fb      	strb	r3, [r7, #31]
 800a2ae:	e06d      	b.n	800a38c <UART_SetConfig+0x348>
 800a2b0:	2310      	movs	r3, #16
 800a2b2:	77fb      	strb	r3, [r7, #31]
 800a2b4:	e06a      	b.n	800a38c <UART_SetConfig+0x348>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a1b      	ldr	r2, [pc, #108]	; (800a328 <UART_SetConfig+0x2e4>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d138      	bne.n	800a332 <UART_SetConfig+0x2ee>
 800a2c0:	4b13      	ldr	r3, [pc, #76]	; (800a310 <UART_SetConfig+0x2cc>)
 800a2c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2c6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a2ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a2ce:	d017      	beq.n	800a300 <UART_SetConfig+0x2bc>
 800a2d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a2d4:	d82a      	bhi.n	800a32c <UART_SetConfig+0x2e8>
 800a2d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a2da:	d00b      	beq.n	800a2f4 <UART_SetConfig+0x2b0>
 800a2dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a2e0:	d824      	bhi.n	800a32c <UART_SetConfig+0x2e8>
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d003      	beq.n	800a2ee <UART_SetConfig+0x2aa>
 800a2e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2ea:	d006      	beq.n	800a2fa <UART_SetConfig+0x2b6>
 800a2ec:	e01e      	b.n	800a32c <UART_SetConfig+0x2e8>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	77fb      	strb	r3, [r7, #31]
 800a2f2:	e04b      	b.n	800a38c <UART_SetConfig+0x348>
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	77fb      	strb	r3, [r7, #31]
 800a2f8:	e048      	b.n	800a38c <UART_SetConfig+0x348>
 800a2fa:	2304      	movs	r3, #4
 800a2fc:	77fb      	strb	r3, [r7, #31]
 800a2fe:	e045      	b.n	800a38c <UART_SetConfig+0x348>
 800a300:	2308      	movs	r3, #8
 800a302:	77fb      	strb	r3, [r7, #31]
 800a304:	e042      	b.n	800a38c <UART_SetConfig+0x348>
 800a306:	bf00      	nop
 800a308:	efff69f3 	.word	0xefff69f3
 800a30c:	40011000 	.word	0x40011000
 800a310:	40023800 	.word	0x40023800
 800a314:	40004400 	.word	0x40004400
 800a318:	40004800 	.word	0x40004800
 800a31c:	40004c00 	.word	0x40004c00
 800a320:	40005000 	.word	0x40005000
 800a324:	40011400 	.word	0x40011400
 800a328:	40007800 	.word	0x40007800
 800a32c:	2310      	movs	r3, #16
 800a32e:	77fb      	strb	r3, [r7, #31]
 800a330:	e02c      	b.n	800a38c <UART_SetConfig+0x348>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a72      	ldr	r2, [pc, #456]	; (800a500 <UART_SetConfig+0x4bc>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d125      	bne.n	800a388 <UART_SetConfig+0x344>
 800a33c:	4b71      	ldr	r3, [pc, #452]	; (800a504 <UART_SetConfig+0x4c0>)
 800a33e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a342:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a346:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a34a:	d017      	beq.n	800a37c <UART_SetConfig+0x338>
 800a34c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a350:	d817      	bhi.n	800a382 <UART_SetConfig+0x33e>
 800a352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a356:	d00b      	beq.n	800a370 <UART_SetConfig+0x32c>
 800a358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a35c:	d811      	bhi.n	800a382 <UART_SetConfig+0x33e>
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d003      	beq.n	800a36a <UART_SetConfig+0x326>
 800a362:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a366:	d006      	beq.n	800a376 <UART_SetConfig+0x332>
 800a368:	e00b      	b.n	800a382 <UART_SetConfig+0x33e>
 800a36a:	2300      	movs	r3, #0
 800a36c:	77fb      	strb	r3, [r7, #31]
 800a36e:	e00d      	b.n	800a38c <UART_SetConfig+0x348>
 800a370:	2302      	movs	r3, #2
 800a372:	77fb      	strb	r3, [r7, #31]
 800a374:	e00a      	b.n	800a38c <UART_SetConfig+0x348>
 800a376:	2304      	movs	r3, #4
 800a378:	77fb      	strb	r3, [r7, #31]
 800a37a:	e007      	b.n	800a38c <UART_SetConfig+0x348>
 800a37c:	2308      	movs	r3, #8
 800a37e:	77fb      	strb	r3, [r7, #31]
 800a380:	e004      	b.n	800a38c <UART_SetConfig+0x348>
 800a382:	2310      	movs	r3, #16
 800a384:	77fb      	strb	r3, [r7, #31]
 800a386:	e001      	b.n	800a38c <UART_SetConfig+0x348>
 800a388:	2310      	movs	r3, #16
 800a38a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	69db      	ldr	r3, [r3, #28]
 800a390:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a394:	d15b      	bne.n	800a44e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a396:	7ffb      	ldrb	r3, [r7, #31]
 800a398:	2b08      	cmp	r3, #8
 800a39a:	d828      	bhi.n	800a3ee <UART_SetConfig+0x3aa>
 800a39c:	a201      	add	r2, pc, #4	; (adr r2, 800a3a4 <UART_SetConfig+0x360>)
 800a39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a2:	bf00      	nop
 800a3a4:	0800a3c9 	.word	0x0800a3c9
 800a3a8:	0800a3d1 	.word	0x0800a3d1
 800a3ac:	0800a3d9 	.word	0x0800a3d9
 800a3b0:	0800a3ef 	.word	0x0800a3ef
 800a3b4:	0800a3df 	.word	0x0800a3df
 800a3b8:	0800a3ef 	.word	0x0800a3ef
 800a3bc:	0800a3ef 	.word	0x0800a3ef
 800a3c0:	0800a3ef 	.word	0x0800a3ef
 800a3c4:	0800a3e7 	.word	0x0800a3e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3c8:	f7fd fa98 	bl	80078fc <HAL_RCC_GetPCLK1Freq>
 800a3cc:	61b8      	str	r0, [r7, #24]
        break;
 800a3ce:	e013      	b.n	800a3f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3d0:	f7fd faa8 	bl	8007924 <HAL_RCC_GetPCLK2Freq>
 800a3d4:	61b8      	str	r0, [r7, #24]
        break;
 800a3d6:	e00f      	b.n	800a3f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3d8:	4b4b      	ldr	r3, [pc, #300]	; (800a508 <UART_SetConfig+0x4c4>)
 800a3da:	61bb      	str	r3, [r7, #24]
        break;
 800a3dc:	e00c      	b.n	800a3f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3de:	f7fd f97b 	bl	80076d8 <HAL_RCC_GetSysClockFreq>
 800a3e2:	61b8      	str	r0, [r7, #24]
        break;
 800a3e4:	e008      	b.n	800a3f8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3ea:	61bb      	str	r3, [r7, #24]
        break;
 800a3ec:	e004      	b.n	800a3f8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	77bb      	strb	r3, [r7, #30]
        break;
 800a3f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d074      	beq.n	800a4e8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	005a      	lsls	r2, r3, #1
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	085b      	lsrs	r3, r3, #1
 800a408:	441a      	add	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a412:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	2b0f      	cmp	r3, #15
 800a418:	d916      	bls.n	800a448 <UART_SetConfig+0x404>
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a420:	d212      	bcs.n	800a448 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	b29b      	uxth	r3, r3
 800a426:	f023 030f 	bic.w	r3, r3, #15
 800a42a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	085b      	lsrs	r3, r3, #1
 800a430:	b29b      	uxth	r3, r3
 800a432:	f003 0307 	and.w	r3, r3, #7
 800a436:	b29a      	uxth	r2, r3
 800a438:	89fb      	ldrh	r3, [r7, #14]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	89fa      	ldrh	r2, [r7, #14]
 800a444:	60da      	str	r2, [r3, #12]
 800a446:	e04f      	b.n	800a4e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	77bb      	strb	r3, [r7, #30]
 800a44c:	e04c      	b.n	800a4e8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a44e:	7ffb      	ldrb	r3, [r7, #31]
 800a450:	2b08      	cmp	r3, #8
 800a452:	d828      	bhi.n	800a4a6 <UART_SetConfig+0x462>
 800a454:	a201      	add	r2, pc, #4	; (adr r2, 800a45c <UART_SetConfig+0x418>)
 800a456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a45a:	bf00      	nop
 800a45c:	0800a481 	.word	0x0800a481
 800a460:	0800a489 	.word	0x0800a489
 800a464:	0800a491 	.word	0x0800a491
 800a468:	0800a4a7 	.word	0x0800a4a7
 800a46c:	0800a497 	.word	0x0800a497
 800a470:	0800a4a7 	.word	0x0800a4a7
 800a474:	0800a4a7 	.word	0x0800a4a7
 800a478:	0800a4a7 	.word	0x0800a4a7
 800a47c:	0800a49f 	.word	0x0800a49f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a480:	f7fd fa3c 	bl	80078fc <HAL_RCC_GetPCLK1Freq>
 800a484:	61b8      	str	r0, [r7, #24]
        break;
 800a486:	e013      	b.n	800a4b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a488:	f7fd fa4c 	bl	8007924 <HAL_RCC_GetPCLK2Freq>
 800a48c:	61b8      	str	r0, [r7, #24]
        break;
 800a48e:	e00f      	b.n	800a4b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a490:	4b1d      	ldr	r3, [pc, #116]	; (800a508 <UART_SetConfig+0x4c4>)
 800a492:	61bb      	str	r3, [r7, #24]
        break;
 800a494:	e00c      	b.n	800a4b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a496:	f7fd f91f 	bl	80076d8 <HAL_RCC_GetSysClockFreq>
 800a49a:	61b8      	str	r0, [r7, #24]
        break;
 800a49c:	e008      	b.n	800a4b0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a49e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4a2:	61bb      	str	r3, [r7, #24]
        break;
 800a4a4:	e004      	b.n	800a4b0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	77bb      	strb	r3, [r7, #30]
        break;
 800a4ae:	bf00      	nop
    }

    if (pclk != 0U)
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d018      	beq.n	800a4e8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	085a      	lsrs	r2, r3, #1
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	441a      	add	r2, r3
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	2b0f      	cmp	r3, #15
 800a4ce:	d909      	bls.n	800a4e4 <UART_SetConfig+0x4a0>
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4d6:	d205      	bcs.n	800a4e4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	b29a      	uxth	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	60da      	str	r2, [r3, #12]
 800a4e2:	e001      	b.n	800a4e8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a4f4:	7fbb      	ldrb	r3, [r7, #30]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3720      	adds	r7, #32
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	40007c00 	.word	0x40007c00
 800a504:	40023800 	.word	0x40023800
 800a508:	00f42400 	.word	0x00f42400

0800a50c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a518:	f003 0301 	and.w	r3, r3, #1
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d00a      	beq.n	800a536 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	430a      	orrs	r2, r1
 800a534:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a53a:	f003 0302 	and.w	r3, r3, #2
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00a      	beq.n	800a558 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	430a      	orrs	r2, r1
 800a556:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a55c:	f003 0304 	and.w	r3, r3, #4
 800a560:	2b00      	cmp	r3, #0
 800a562:	d00a      	beq.n	800a57a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	430a      	orrs	r2, r1
 800a578:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a57e:	f003 0308 	and.w	r3, r3, #8
 800a582:	2b00      	cmp	r3, #0
 800a584:	d00a      	beq.n	800a59c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	430a      	orrs	r2, r1
 800a59a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5a0:	f003 0310 	and.w	r3, r3, #16
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00a      	beq.n	800a5be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	430a      	orrs	r2, r1
 800a5bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5c2:	f003 0320 	and.w	r3, r3, #32
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d00a      	beq.n	800a5e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	430a      	orrs	r2, r1
 800a5de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d01a      	beq.n	800a622 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	685b      	ldr	r3, [r3, #4]
 800a5f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	430a      	orrs	r2, r1
 800a600:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a606:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a60a:	d10a      	bne.n	800a622 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	430a      	orrs	r2, r1
 800a620:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00a      	beq.n	800a644 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	430a      	orrs	r2, r1
 800a642:	605a      	str	r2, [r3, #4]
  }
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b086      	sub	sp, #24
 800a654:	af02      	add	r7, sp, #8
 800a656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a660:	f7fb fb26 	bl	8005cb0 <HAL_GetTick>
 800a664:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f003 0308 	and.w	r3, r3, #8
 800a670:	2b08      	cmp	r3, #8
 800a672:	d10e      	bne.n	800a692 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a674:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a678:	9300      	str	r3, [sp, #0]
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f000 f817 	bl	800a6b6 <UART_WaitOnFlagUntilTimeout>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a68e:	2303      	movs	r3, #3
 800a690:	e00d      	b.n	800a6ae <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2220      	movs	r2, #32
 800a696:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2220      	movs	r2, #32
 800a69c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a6ac:	2300      	movs	r3, #0
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b09c      	sub	sp, #112	; 0x70
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	60f8      	str	r0, [r7, #12]
 800a6be:	60b9      	str	r1, [r7, #8]
 800a6c0:	603b      	str	r3, [r7, #0]
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6c6:	e0a5      	b.n	800a814 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ce:	f000 80a1 	beq.w	800a814 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6d2:	f7fb faed 	bl	8005cb0 <HAL_GetTick>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	1ad3      	subs	r3, r2, r3
 800a6dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d302      	bcc.n	800a6e8 <UART_WaitOnFlagUntilTimeout+0x32>
 800a6e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d13e      	bne.n	800a766 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6f0:	e853 3f00 	ldrex	r3, [r3]
 800a6f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a6f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6fc:	667b      	str	r3, [r7, #100]	; 0x64
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a706:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a708:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a70c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a70e:	e841 2300 	strex	r3, r2, [r1]
 800a712:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a714:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a716:	2b00      	cmp	r3, #0
 800a718:	d1e6      	bne.n	800a6e8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	3308      	adds	r3, #8
 800a720:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a724:	e853 3f00 	ldrex	r3, [r3]
 800a728:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72c:	f023 0301 	bic.w	r3, r3, #1
 800a730:	663b      	str	r3, [r7, #96]	; 0x60
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3308      	adds	r3, #8
 800a738:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a73a:	64ba      	str	r2, [r7, #72]	; 0x48
 800a73c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a740:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a742:	e841 2300 	strex	r3, r2, [r1]
 800a746:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1e5      	bne.n	800a71a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2220      	movs	r2, #32
 800a752:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2220      	movs	r2, #32
 800a758:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	2200      	movs	r2, #0
 800a75e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a762:	2303      	movs	r3, #3
 800a764:	e067      	b.n	800a836 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f003 0304 	and.w	r3, r3, #4
 800a770:	2b00      	cmp	r3, #0
 800a772:	d04f      	beq.n	800a814 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	69db      	ldr	r3, [r3, #28]
 800a77a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a77e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a782:	d147      	bne.n	800a814 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a78c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a796:	e853 3f00 	ldrex	r3, [r3]
 800a79a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a7a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7ac:	637b      	str	r3, [r7, #52]	; 0x34
 800a7ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a7b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7b4:	e841 2300 	strex	r3, r2, [r1]
 800a7b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1e6      	bne.n	800a78e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	3308      	adds	r3, #8
 800a7c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	e853 3f00 	ldrex	r3, [r3]
 800a7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	f023 0301 	bic.w	r3, r3, #1
 800a7d6:	66bb      	str	r3, [r7, #104]	; 0x68
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	3308      	adds	r3, #8
 800a7de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a7e0:	623a      	str	r2, [r7, #32]
 800a7e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e4:	69f9      	ldr	r1, [r7, #28]
 800a7e6:	6a3a      	ldr	r2, [r7, #32]
 800a7e8:	e841 2300 	strex	r3, r2, [r1]
 800a7ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d1e5      	bne.n	800a7c0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2220      	movs	r2, #32
 800a7f8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	2220      	movs	r2, #32
 800a7fe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2220      	movs	r2, #32
 800a804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a810:	2303      	movs	r3, #3
 800a812:	e010      	b.n	800a836 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	69da      	ldr	r2, [r3, #28]
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	4013      	ands	r3, r2
 800a81e:	68ba      	ldr	r2, [r7, #8]
 800a820:	429a      	cmp	r2, r3
 800a822:	bf0c      	ite	eq
 800a824:	2301      	moveq	r3, #1
 800a826:	2300      	movne	r3, #0
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	461a      	mov	r2, r3
 800a82c:	79fb      	ldrb	r3, [r7, #7]
 800a82e:	429a      	cmp	r2, r3
 800a830:	f43f af4a 	beq.w	800a6c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a834:	2300      	movs	r3, #0
}
 800a836:	4618      	mov	r0, r3
 800a838:	3770      	adds	r7, #112	; 0x70
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
	...

0800a840 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a840:	b480      	push	{r7}
 800a842:	b097      	sub	sp, #92	; 0x5c
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	4613      	mov	r3, r2
 800a84c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	68ba      	ldr	r2, [r7, #8]
 800a852:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	88fa      	ldrh	r2, [r7, #6]
 800a858:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	88fa      	ldrh	r2, [r7, #6]
 800a860:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2200      	movs	r2, #0
 800a868:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a872:	d10e      	bne.n	800a892 <UART_Start_Receive_IT+0x52>
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	691b      	ldr	r3, [r3, #16]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d105      	bne.n	800a888 <UART_Start_Receive_IT+0x48>
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a882:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a886:	e02d      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	22ff      	movs	r2, #255	; 0xff
 800a88c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a890:	e028      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	689b      	ldr	r3, [r3, #8]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10d      	bne.n	800a8b6 <UART_Start_Receive_IT+0x76>
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	691b      	ldr	r3, [r3, #16]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d104      	bne.n	800a8ac <UART_Start_Receive_IT+0x6c>
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	22ff      	movs	r2, #255	; 0xff
 800a8a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8aa:	e01b      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	227f      	movs	r2, #127	; 0x7f
 800a8b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8b4:	e016      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	689b      	ldr	r3, [r3, #8]
 800a8ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8be:	d10d      	bne.n	800a8dc <UART_Start_Receive_IT+0x9c>
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	691b      	ldr	r3, [r3, #16]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d104      	bne.n	800a8d2 <UART_Start_Receive_IT+0x92>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	227f      	movs	r2, #127	; 0x7f
 800a8cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8d0:	e008      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	223f      	movs	r2, #63	; 0x3f
 800a8d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8da:	e003      	b.n	800a8e4 <UART_Start_Receive_IT+0xa4>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2222      	movs	r2, #34	; 0x22
 800a8f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3308      	adds	r3, #8
 800a8f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8fc:	e853 3f00 	ldrex	r3, [r3]
 800a900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a904:	f043 0301 	orr.w	r3, r3, #1
 800a908:	657b      	str	r3, [r7, #84]	; 0x54
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	3308      	adds	r3, #8
 800a910:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a912:	64ba      	str	r2, [r7, #72]	; 0x48
 800a914:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a916:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a918:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a91a:	e841 2300 	strex	r3, r2, [r1]
 800a91e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a922:	2b00      	cmp	r3, #0
 800a924:	d1e5      	bne.n	800a8f2 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a92e:	d107      	bne.n	800a940 <UART_Start_Receive_IT+0x100>
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d103      	bne.n	800a940 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	4a24      	ldr	r2, [pc, #144]	; (800a9cc <UART_Start_Receive_IT+0x18c>)
 800a93c:	665a      	str	r2, [r3, #100]	; 0x64
 800a93e:	e002      	b.n	800a946 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	4a23      	ldr	r2, [pc, #140]	; (800a9d0 <UART_Start_Receive_IT+0x190>)
 800a944:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2200      	movs	r2, #0
 800a94a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	691b      	ldr	r3, [r3, #16]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d019      	beq.n	800a98a <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a95e:	e853 3f00 	ldrex	r3, [r3]
 800a962:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a966:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a96a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	461a      	mov	r2, r3
 800a972:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a974:	637b      	str	r3, [r7, #52]	; 0x34
 800a976:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a978:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a97a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a97c:	e841 2300 	strex	r3, r2, [r1]
 800a980:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a984:	2b00      	cmp	r3, #0
 800a986:	d1e6      	bne.n	800a956 <UART_Start_Receive_IT+0x116>
 800a988:	e018      	b.n	800a9bc <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	e853 3f00 	ldrex	r3, [r3]
 800a996:	613b      	str	r3, [r7, #16]
   return(result);
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	f043 0320 	orr.w	r3, r3, #32
 800a99e:	653b      	str	r3, [r7, #80]	; 0x50
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9a8:	623b      	str	r3, [r7, #32]
 800a9aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ac:	69f9      	ldr	r1, [r7, #28]
 800a9ae:	6a3a      	ldr	r2, [r7, #32]
 800a9b0:	e841 2300 	strex	r3, r2, [r1]
 800a9b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a9b6:	69bb      	ldr	r3, [r7, #24]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d1e6      	bne.n	800a98a <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800a9bc:	2300      	movs	r3, #0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	375c      	adds	r7, #92	; 0x5c
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	0800ac77 	.word	0x0800ac77
 800a9d0:	0800ab1b 	.word	0x0800ab1b

0800a9d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b095      	sub	sp, #84	; 0x54
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9e4:	e853 3f00 	ldrex	r3, [r3]
 800a9e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9fa:	643b      	str	r3, [r7, #64]	; 0x40
 800a9fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa02:	e841 2300 	strex	r3, r2, [r1]
 800aa06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1e6      	bne.n	800a9dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3308      	adds	r3, #8
 800aa14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	e853 3f00 	ldrex	r3, [r3]
 800aa1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa1e:	69fb      	ldr	r3, [r7, #28]
 800aa20:	f023 0301 	bic.w	r3, r3, #1
 800aa24:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	3308      	adds	r3, #8
 800aa2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aa36:	e841 2300 	strex	r3, r2, [r1]
 800aa3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aa3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1e5      	bne.n	800aa0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d118      	bne.n	800aa7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	e853 3f00 	ldrex	r3, [r3]
 800aa56:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f023 0310 	bic.w	r3, r3, #16
 800aa5e:	647b      	str	r3, [r7, #68]	; 0x44
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	461a      	mov	r2, r3
 800aa66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa68:	61bb      	str	r3, [r7, #24]
 800aa6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6c:	6979      	ldr	r1, [r7, #20]
 800aa6e:	69ba      	ldr	r2, [r7, #24]
 800aa70:	e841 2300 	strex	r3, r2, [r1]
 800aa74:	613b      	str	r3, [r7, #16]
   return(result);
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1e6      	bne.n	800aa4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2220      	movs	r2, #32
 800aa80:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2200      	movs	r2, #0
 800aa86:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800aa8e:	bf00      	nop
 800aa90:	3754      	adds	r7, #84	; 0x54
 800aa92:	46bd      	mov	sp, r7
 800aa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa98:	4770      	bx	lr

0800aa9a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b084      	sub	sp, #16
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2200      	movs	r2, #0
 800aab4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f7ff faad 	bl	800a018 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aabe:	bf00      	nop
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b088      	sub	sp, #32
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	e853 3f00 	ldrex	r3, [r3]
 800aada:	60bb      	str	r3, [r7, #8]
   return(result);
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aae2:	61fb      	str	r3, [r7, #28]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	461a      	mov	r2, r3
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	61bb      	str	r3, [r7, #24]
 800aaee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf0:	6979      	ldr	r1, [r7, #20]
 800aaf2:	69ba      	ldr	r2, [r7, #24]
 800aaf4:	e841 2300 	strex	r3, r2, [r1]
 800aaf8:	613b      	str	r3, [r7, #16]
   return(result);
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d1e6      	bne.n	800aace <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2220      	movs	r2, #32
 800ab04:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f7ff fa79 	bl	800a004 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab12:	bf00      	nop
 800ab14:	3720      	adds	r7, #32
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b096      	sub	sp, #88	; 0x58
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ab28:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab30:	2b22      	cmp	r3, #34	; 0x22
 800ab32:	f040 8094 	bne.w	800ac5e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab3c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ab40:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800ab44:	b2d9      	uxtb	r1, r3
 800ab46:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab50:	400a      	ands	r2, r1
 800ab52:	b2d2      	uxtb	r2, r2
 800ab54:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab5a:	1c5a      	adds	r2, r3, #1
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	3b01      	subs	r3, #1
 800ab6a:	b29a      	uxth	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d177      	bne.n	800ac6e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab86:	e853 3f00 	ldrex	r3, [r3]
 800ab8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ab8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab92:	653b      	str	r3, [r7, #80]	; 0x50
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab9c:	647b      	str	r3, [r7, #68]	; 0x44
 800ab9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aba2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aba4:	e841 2300 	strex	r3, r2, [r1]
 800aba8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800abaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abac:	2b00      	cmp	r3, #0
 800abae:	d1e6      	bne.n	800ab7e <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3308      	adds	r3, #8
 800abb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abba:	e853 3f00 	ldrex	r3, [r3]
 800abbe:	623b      	str	r3, [r7, #32]
   return(result);
 800abc0:	6a3b      	ldr	r3, [r7, #32]
 800abc2:	f023 0301 	bic.w	r3, r3, #1
 800abc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	3308      	adds	r3, #8
 800abce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800abd0:	633a      	str	r2, [r7, #48]	; 0x30
 800abd2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800abd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abd8:	e841 2300 	strex	r3, r2, [r1]
 800abdc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800abde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1e5      	bne.n	800abb0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2220      	movs	r2, #32
 800abe8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2200      	movs	r2, #0
 800abee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d12e      	bne.n	800ac56 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2200      	movs	r2, #0
 800abfc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	e853 3f00 	ldrex	r3, [r3]
 800ac0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f023 0310 	bic.w	r3, r3, #16
 800ac12:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac1c:	61fb      	str	r3, [r7, #28]
 800ac1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac20:	69b9      	ldr	r1, [r7, #24]
 800ac22:	69fa      	ldr	r2, [r7, #28]
 800ac24:	e841 2300 	strex	r3, r2, [r1]
 800ac28:	617b      	str	r3, [r7, #20]
   return(result);
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e6      	bne.n	800abfe <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	69db      	ldr	r3, [r3, #28]
 800ac36:	f003 0310 	and.w	r3, r3, #16
 800ac3a:	2b10      	cmp	r3, #16
 800ac3c:	d103      	bne.n	800ac46 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2210      	movs	r2, #16
 800ac44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7ff f9ec 	bl	800a02c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ac54:	e00b      	b.n	800ac6e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f7f8 fb24 	bl	80032a4 <HAL_UART_RxCpltCallback>
}
 800ac5c:	e007      	b.n	800ac6e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	699a      	ldr	r2, [r3, #24]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f042 0208 	orr.w	r2, r2, #8
 800ac6c:	619a      	str	r2, [r3, #24]
}
 800ac6e:	bf00      	nop
 800ac70:	3758      	adds	r7, #88	; 0x58
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}

0800ac76 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b096      	sub	sp, #88	; 0x58
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ac84:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac8c:	2b22      	cmp	r3, #34	; 0x22
 800ac8e:	f040 8094 	bne.w	800adba <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac98:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aca0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800aca2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800aca6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800acaa:	4013      	ands	r3, r2
 800acac:	b29a      	uxth	r2, r3
 800acae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800acb0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acb6:	1c9a      	adds	r2, r3, #2
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	3b01      	subs	r3, #1
 800acc6:	b29a      	uxth	r2, r3
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d177      	bne.n	800adca <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ace2:	e853 3f00 	ldrex	r3, [r3]
 800ace6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ace8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800acee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	461a      	mov	r2, r3
 800acf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acf8:	643b      	str	r3, [r7, #64]	; 0x40
 800acfa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acfc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800acfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad00:	e841 2300 	strex	r3, r2, [r1]
 800ad04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1e6      	bne.n	800acda <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	3308      	adds	r3, #8
 800ad12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	e853 3f00 	ldrex	r3, [r3]
 800ad1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	f023 0301 	bic.w	r3, r3, #1
 800ad22:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	3308      	adds	r3, #8
 800ad2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad34:	e841 2300 	strex	r3, r2, [r1]
 800ad38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d1e5      	bne.n	800ad0c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2220      	movs	r2, #32
 800ad44:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d12e      	bne.n	800adb2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2200      	movs	r2, #0
 800ad58:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	e853 3f00 	ldrex	r3, [r3]
 800ad66:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	f023 0310 	bic.w	r3, r3, #16
 800ad6e:	647b      	str	r3, [r7, #68]	; 0x44
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	461a      	mov	r2, r3
 800ad76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad78:	61bb      	str	r3, [r7, #24]
 800ad7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad7c:	6979      	ldr	r1, [r7, #20]
 800ad7e:	69ba      	ldr	r2, [r7, #24]
 800ad80:	e841 2300 	strex	r3, r2, [r1]
 800ad84:	613b      	str	r3, [r7, #16]
   return(result);
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d1e6      	bne.n	800ad5a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	69db      	ldr	r3, [r3, #28]
 800ad92:	f003 0310 	and.w	r3, r3, #16
 800ad96:	2b10      	cmp	r3, #16
 800ad98:	d103      	bne.n	800ada2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2210      	movs	r2, #16
 800ada0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ada8:	4619      	mov	r1, r3
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7ff f93e 	bl	800a02c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800adb0:	e00b      	b.n	800adca <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f7f8 fa76 	bl	80032a4 <HAL_UART_RxCpltCallback>
}
 800adb8:	e007      	b.n	800adca <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	699a      	ldr	r2, [r3, #24]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f042 0208 	orr.w	r2, r2, #8
 800adc8:	619a      	str	r2, [r3, #24]
}
 800adca:	bf00      	nop
 800adcc:	3758      	adds	r7, #88	; 0x58
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800add2:	b480      	push	{r7}
 800add4:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800add6:	bf00      	nop
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr

0800ade0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ade0:	b480      	push	{r7}
 800ade2:	b085      	sub	sp, #20
 800ade4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ade6:	f3ef 8305 	mrs	r3, IPSR
 800adea:	60bb      	str	r3, [r7, #8]
  return(result);
 800adec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d10f      	bne.n	800ae12 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adf2:	f3ef 8310 	mrs	r3, PRIMASK
 800adf6:	607b      	str	r3, [r7, #4]
  return(result);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d105      	bne.n	800ae0a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800adfe:	f3ef 8311 	mrs	r3, BASEPRI
 800ae02:	603b      	str	r3, [r7, #0]
  return(result);
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d007      	beq.n	800ae1a <osKernelInitialize+0x3a>
 800ae0a:	4b0e      	ldr	r3, [pc, #56]	; (800ae44 <osKernelInitialize+0x64>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d103      	bne.n	800ae1a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800ae12:	f06f 0305 	mvn.w	r3, #5
 800ae16:	60fb      	str	r3, [r7, #12]
 800ae18:	e00c      	b.n	800ae34 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ae1a:	4b0a      	ldr	r3, [pc, #40]	; (800ae44 <osKernelInitialize+0x64>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d105      	bne.n	800ae2e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ae22:	4b08      	ldr	r3, [pc, #32]	; (800ae44 <osKernelInitialize+0x64>)
 800ae24:	2201      	movs	r2, #1
 800ae26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	60fb      	str	r3, [r7, #12]
 800ae2c:	e002      	b.n	800ae34 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800ae2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae32:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ae34:	68fb      	ldr	r3, [r7, #12]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3714      	adds	r7, #20
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	200007c8 	.word	0x200007c8

0800ae48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae4e:	f3ef 8305 	mrs	r3, IPSR
 800ae52:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae54:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10f      	bne.n	800ae7a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae5a:	f3ef 8310 	mrs	r3, PRIMASK
 800ae5e:	607b      	str	r3, [r7, #4]
  return(result);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d105      	bne.n	800ae72 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ae66:	f3ef 8311 	mrs	r3, BASEPRI
 800ae6a:	603b      	str	r3, [r7, #0]
  return(result);
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d007      	beq.n	800ae82 <osKernelStart+0x3a>
 800ae72:	4b0f      	ldr	r3, [pc, #60]	; (800aeb0 <osKernelStart+0x68>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2b02      	cmp	r3, #2
 800ae78:	d103      	bne.n	800ae82 <osKernelStart+0x3a>
    stat = osErrorISR;
 800ae7a:	f06f 0305 	mvn.w	r3, #5
 800ae7e:	60fb      	str	r3, [r7, #12]
 800ae80:	e010      	b.n	800aea4 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae82:	4b0b      	ldr	r3, [pc, #44]	; (800aeb0 <osKernelStart+0x68>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d109      	bne.n	800ae9e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae8a:	f7ff ffa2 	bl	800add2 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae8e:	4b08      	ldr	r3, [pc, #32]	; (800aeb0 <osKernelStart+0x68>)
 800ae90:	2202      	movs	r2, #2
 800ae92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae94:	f002 faae 	bl	800d3f4 <vTaskStartScheduler>
      stat = osOK;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	60fb      	str	r3, [r7, #12]
 800ae9c:	e002      	b.n	800aea4 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800ae9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aea2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800aea4:	68fb      	ldr	r3, [r7, #12]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	200007c8 	.word	0x200007c8

0800aeb4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b084      	sub	sp, #16
 800aeb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeba:	f3ef 8305 	mrs	r3, IPSR
 800aebe:	60bb      	str	r3, [r7, #8]
  return(result);
 800aec0:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d10f      	bne.n	800aee6 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aec6:	f3ef 8310 	mrs	r3, PRIMASK
 800aeca:	607b      	str	r3, [r7, #4]
  return(result);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d105      	bne.n	800aede <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aed2:	f3ef 8311 	mrs	r3, BASEPRI
 800aed6:	603b      	str	r3, [r7, #0]
  return(result);
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d007      	beq.n	800aeee <osKernelGetTickCount+0x3a>
 800aede:	4b08      	ldr	r3, [pc, #32]	; (800af00 <osKernelGetTickCount+0x4c>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2b02      	cmp	r3, #2
 800aee4:	d103      	bne.n	800aeee <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800aee6:	f002 fbb7 	bl	800d658 <xTaskGetTickCountFromISR>
 800aeea:	60f8      	str	r0, [r7, #12]
 800aeec:	e002      	b.n	800aef4 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800aeee:	f002 fba3 	bl	800d638 <xTaskGetTickCount>
 800aef2:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800aef4:	68fb      	ldr	r3, [r7, #12]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	200007c8 	.word	0x200007c8

0800af04 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800af04:	b480      	push	{r7}
 800af06:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800af08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	46bd      	mov	sp, r7
 800af10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af14:	4770      	bx	lr
	...

0800af18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800af18:	b580      	push	{r7, lr}
 800af1a:	b090      	sub	sp, #64	; 0x40
 800af1c:	af04      	add	r7, sp, #16
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af24:	2300      	movs	r3, #0
 800af26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af28:	f3ef 8305 	mrs	r3, IPSR
 800af2c:	61fb      	str	r3, [r7, #28]
  return(result);
 800af2e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800af30:	2b00      	cmp	r3, #0
 800af32:	f040 808f 	bne.w	800b054 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af36:	f3ef 8310 	mrs	r3, PRIMASK
 800af3a:	61bb      	str	r3, [r7, #24]
  return(result);
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d105      	bne.n	800af4e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800af42:	f3ef 8311 	mrs	r3, BASEPRI
 800af46:	617b      	str	r3, [r7, #20]
  return(result);
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d003      	beq.n	800af56 <osThreadNew+0x3e>
 800af4e:	4b44      	ldr	r3, [pc, #272]	; (800b060 <osThreadNew+0x148>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	2b02      	cmp	r3, #2
 800af54:	d07e      	beq.n	800b054 <osThreadNew+0x13c>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d07b      	beq.n	800b054 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800af5c:	2380      	movs	r3, #128	; 0x80
 800af5e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800af60:	2318      	movs	r3, #24
 800af62:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800af64:	2300      	movs	r3, #0
 800af66:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800af68:	f04f 33ff 	mov.w	r3, #4294967295
 800af6c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d045      	beq.n	800b000 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d002      	beq.n	800af82 <osThreadNew+0x6a>
        name = attr->name;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	699b      	ldr	r3, [r3, #24]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d002      	beq.n	800af90 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	699b      	ldr	r3, [r3, #24]
 800af8e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af92:	2b00      	cmp	r3, #0
 800af94:	d008      	beq.n	800afa8 <osThreadNew+0x90>
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	2b38      	cmp	r3, #56	; 0x38
 800af9a:	d805      	bhi.n	800afa8 <osThreadNew+0x90>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d001      	beq.n	800afac <osThreadNew+0x94>
        return (NULL);
 800afa8:	2300      	movs	r3, #0
 800afaa:	e054      	b.n	800b056 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	695b      	ldr	r3, [r3, #20]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d003      	beq.n	800afbc <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	695b      	ldr	r3, [r3, #20]
 800afb8:	089b      	lsrs	r3, r3, #2
 800afba:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d00e      	beq.n	800afe2 <osThreadNew+0xca>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	2bbb      	cmp	r3, #187	; 0xbb
 800afca:	d90a      	bls.n	800afe2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d006      	beq.n	800afe2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	695b      	ldr	r3, [r3, #20]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d002      	beq.n	800afe2 <osThreadNew+0xca>
        mem = 1;
 800afdc:	2301      	movs	r3, #1
 800afde:	623b      	str	r3, [r7, #32]
 800afe0:	e010      	b.n	800b004 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d10c      	bne.n	800b004 <osThreadNew+0xec>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d108      	bne.n	800b004 <osThreadNew+0xec>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	691b      	ldr	r3, [r3, #16]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d104      	bne.n	800b004 <osThreadNew+0xec>
          mem = 0;
 800affa:	2300      	movs	r3, #0
 800affc:	623b      	str	r3, [r7, #32]
 800affe:	e001      	b.n	800b004 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800b000:	2300      	movs	r3, #0
 800b002:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b004:	6a3b      	ldr	r3, [r7, #32]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d110      	bne.n	800b02c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b012:	9202      	str	r2, [sp, #8]
 800b014:	9301      	str	r3, [sp, #4]
 800b016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b018:	9300      	str	r3, [sp, #0]
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b01e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b020:	68f8      	ldr	r0, [r7, #12]
 800b022:	f001 ff6d 	bl	800cf00 <xTaskCreateStatic>
 800b026:	4603      	mov	r3, r0
 800b028:	613b      	str	r3, [r7, #16]
 800b02a:	e013      	b.n	800b054 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d110      	bne.n	800b054 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b034:	b29a      	uxth	r2, r3
 800b036:	f107 0310 	add.w	r3, r7, #16
 800b03a:	9301      	str	r3, [sp, #4]
 800b03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b03e:	9300      	str	r3, [sp, #0]
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b044:	68f8      	ldr	r0, [r7, #12]
 800b046:	f001 ffbe 	bl	800cfc6 <xTaskCreate>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d001      	beq.n	800b054 <osThreadNew+0x13c>
          hTask = NULL;
 800b050:	2300      	movs	r3, #0
 800b052:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b054:	693b      	ldr	r3, [r7, #16]
}
 800b056:	4618      	mov	r0, r3
 800b058:	3730      	adds	r7, #48	; 0x30
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	200007c8 	.word	0x200007c8

0800b064 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b064:	b580      	push	{r7, lr}
 800b066:	b086      	sub	sp, #24
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b06c:	f3ef 8305 	mrs	r3, IPSR
 800b070:	613b      	str	r3, [r7, #16]
  return(result);
 800b072:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b074:	2b00      	cmp	r3, #0
 800b076:	d10f      	bne.n	800b098 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b078:	f3ef 8310 	mrs	r3, PRIMASK
 800b07c:	60fb      	str	r3, [r7, #12]
  return(result);
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d105      	bne.n	800b090 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b084:	f3ef 8311 	mrs	r3, BASEPRI
 800b088:	60bb      	str	r3, [r7, #8]
  return(result);
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d007      	beq.n	800b0a0 <osDelay+0x3c>
 800b090:	4b0a      	ldr	r3, [pc, #40]	; (800b0bc <osDelay+0x58>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	2b02      	cmp	r3, #2
 800b096:	d103      	bne.n	800b0a0 <osDelay+0x3c>
    stat = osErrorISR;
 800b098:	f06f 0305 	mvn.w	r3, #5
 800b09c:	617b      	str	r3, [r7, #20]
 800b09e:	e007      	b.n	800b0b0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d002      	beq.n	800b0b0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f002 f96c 	bl	800d388 <vTaskDelay>
    }
  }

  return (stat);
 800b0b0:	697b      	ldr	r3, [r7, #20]
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3718      	adds	r7, #24
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	200007c8 	.word	0x200007c8

0800b0c0 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b088      	sub	sp, #32
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0c8:	f3ef 8305 	mrs	r3, IPSR
 800b0cc:	617b      	str	r3, [r7, #20]
  return(result);
 800b0ce:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d10f      	bne.n	800b0f4 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0d4:	f3ef 8310 	mrs	r3, PRIMASK
 800b0d8:	613b      	str	r3, [r7, #16]
  return(result);
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d105      	bne.n	800b0ec <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b0e0:	f3ef 8311 	mrs	r3, BASEPRI
 800b0e4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d007      	beq.n	800b0fc <osDelayUntil+0x3c>
 800b0ec:	4b13      	ldr	r3, [pc, #76]	; (800b13c <osDelayUntil+0x7c>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2b02      	cmp	r3, #2
 800b0f2:	d103      	bne.n	800b0fc <osDelayUntil+0x3c>
    stat = osErrorISR;
 800b0f4:	f06f 0305 	mvn.w	r3, #5
 800b0f8:	61fb      	str	r3, [r7, #28]
 800b0fa:	e019      	b.n	800b130 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 800b100:	f002 fa9a 	bl	800d638 <xTaskGetTickCount>
 800b104:	4603      	mov	r3, r0
 800b106:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d009      	beq.n	800b12a <osDelayUntil+0x6a>
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	db06      	blt.n	800b12a <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 800b11c:	f107 0308 	add.w	r3, r7, #8
 800b120:	69b9      	ldr	r1, [r7, #24]
 800b122:	4618      	mov	r0, r3
 800b124:	f002 f8ac 	bl	800d280 <vTaskDelayUntil>
 800b128:	e002      	b.n	800b130 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800b12a:	f06f 0303 	mvn.w	r3, #3
 800b12e:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800b130:	69fb      	ldr	r3, [r7, #28]
}
 800b132:	4618      	mov	r0, r3
 800b134:	3720      	adds	r7, #32
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	200007c8 	.word	0x200007c8

0800b140 <TimerCallback>:

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f003 fbcb 	bl	800e8e4 <pvTimerGetTimerID>
 800b14e:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d005      	beq.n	800b162 <TimerCallback+0x22>
    callb->func (callb->arg);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	68fa      	ldr	r2, [r7, #12]
 800b15c:	6852      	ldr	r2, [r2, #4]
 800b15e:	4610      	mov	r0, r2
 800b160:	4798      	blx	r3
  }
}
 800b162:	bf00      	nop
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
	...

0800b16c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b08e      	sub	sp, #56	; 0x38
 800b170:	af02      	add	r7, sp, #8
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	607a      	str	r2, [r7, #4]
 800b176:	603b      	str	r3, [r7, #0]
 800b178:	460b      	mov	r3, r1
 800b17a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800b17c:	2300      	movs	r3, #0
 800b17e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b180:	f3ef 8305 	mrs	r3, IPSR
 800b184:	61bb      	str	r3, [r7, #24]
  return(result);
 800b186:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d16a      	bne.n	800b262 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b18c:	f3ef 8310 	mrs	r3, PRIMASK
 800b190:	617b      	str	r3, [r7, #20]
  return(result);
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d105      	bne.n	800b1a4 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b198:	f3ef 8311 	mrs	r3, BASEPRI
 800b19c:	613b      	str	r3, [r7, #16]
  return(result);
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d003      	beq.n	800b1ac <osTimerNew+0x40>
 800b1a4:	4b31      	ldr	r3, [pc, #196]	; (800b26c <osTimerNew+0x100>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d05a      	beq.n	800b262 <osTimerNew+0xf6>
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d057      	beq.n	800b262 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800b1b2:	2008      	movs	r0, #8
 800b1b4:	f003 fdee 	bl	800ed94 <pvPortMalloc>
 800b1b8:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800b1ba:	69fb      	ldr	r3, [r7, #28]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d050      	beq.n	800b262 <osTimerNew+0xf6>
      callb->func = func;
 800b1c0:	69fb      	ldr	r3, [r7, #28]
 800b1c2:	68fa      	ldr	r2, [r7, #12]
 800b1c4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800b1c6:	69fb      	ldr	r3, [r7, #28]
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800b1cc:	7afb      	ldrb	r3, [r7, #11]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d102      	bne.n	800b1d8 <osTimerNew+0x6c>
        reload = pdFALSE;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	627b      	str	r3, [r7, #36]	; 0x24
 800b1d6:	e001      	b.n	800b1dc <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800b1dc:	f04f 33ff 	mov.w	r3, #4294967295
 800b1e0:	623b      	str	r3, [r7, #32]
      name = NULL;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d01c      	beq.n	800b226 <osTimerNew+0xba>
        if (attr->name != NULL) {
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d002      	beq.n	800b1fa <osTimerNew+0x8e>
          name = attr->name;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d006      	beq.n	800b210 <osTimerNew+0xa4>
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	2b2b      	cmp	r3, #43	; 0x2b
 800b208:	d902      	bls.n	800b210 <osTimerNew+0xa4>
          mem = 1;
 800b20a:	2301      	movs	r3, #1
 800b20c:	623b      	str	r3, [r7, #32]
 800b20e:	e00c      	b.n	800b22a <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	689b      	ldr	r3, [r3, #8]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d108      	bne.n	800b22a <osTimerNew+0xbe>
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d104      	bne.n	800b22a <osTimerNew+0xbe>
            mem = 0;
 800b220:	2300      	movs	r3, #0
 800b222:	623b      	str	r3, [r7, #32]
 800b224:	e001      	b.n	800b22a <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800b226:	2300      	movs	r3, #0
 800b228:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800b22a:	6a3b      	ldr	r3, [r7, #32]
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d10c      	bne.n	800b24a <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	9301      	str	r3, [sp, #4]
 800b236:	4b0e      	ldr	r3, [pc, #56]	; (800b270 <osTimerNew+0x104>)
 800b238:	9300      	str	r3, [sp, #0]
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b23e:	2101      	movs	r1, #1
 800b240:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b242:	f002 ffbe 	bl	800e1c2 <xTimerCreateStatic>
 800b246:	62b8      	str	r0, [r7, #40]	; 0x28
 800b248:	e00b      	b.n	800b262 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800b24a:	6a3b      	ldr	r3, [r7, #32]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d108      	bne.n	800b262 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800b250:	4b07      	ldr	r3, [pc, #28]	; (800b270 <osTimerNew+0x104>)
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b258:	2101      	movs	r1, #1
 800b25a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b25c:	f002 ff90 	bl	800e180 <xTimerCreate>
 800b260:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800b262:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800b264:	4618      	mov	r0, r3
 800b266:	3730      	adds	r7, #48	; 0x30
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	200007c8 	.word	0x200007c8
 800b270:	0800b141 	.word	0x0800b141

0800b274 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800b274:	b580      	push	{r7, lr}
 800b276:	b08a      	sub	sp, #40	; 0x28
 800b278:	af02      	add	r7, sp, #8
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b282:	f3ef 8305 	mrs	r3, IPSR
 800b286:	617b      	str	r3, [r7, #20]
  return(result);
 800b288:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d10f      	bne.n	800b2ae <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b28e:	f3ef 8310 	mrs	r3, PRIMASK
 800b292:	613b      	str	r3, [r7, #16]
  return(result);
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d105      	bne.n	800b2a6 <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b29a:	f3ef 8311 	mrs	r3, BASEPRI
 800b29e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d007      	beq.n	800b2b6 <osTimerStart+0x42>
 800b2a6:	4b12      	ldr	r3, [pc, #72]	; (800b2f0 <osTimerStart+0x7c>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	2b02      	cmp	r3, #2
 800b2ac:	d103      	bne.n	800b2b6 <osTimerStart+0x42>
    stat = osErrorISR;
 800b2ae:	f06f 0305 	mvn.w	r3, #5
 800b2b2:	61fb      	str	r3, [r7, #28]
 800b2b4:	e017      	b.n	800b2e6 <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d103      	bne.n	800b2c4 <osTimerStart+0x50>
    stat = osErrorParameter;
 800b2bc:	f06f 0303 	mvn.w	r3, #3
 800b2c0:	61fb      	str	r3, [r7, #28]
 800b2c2:	e010      	b.n	800b2e6 <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	9300      	str	r3, [sp, #0]
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	2104      	movs	r1, #4
 800b2ce:	69b8      	ldr	r0, [r7, #24]
 800b2d0:	f002 fff6 	bl	800e2c0 <xTimerGenericCommand>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d102      	bne.n	800b2e0 <osTimerStart+0x6c>
      stat = osOK;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	61fb      	str	r3, [r7, #28]
 800b2de:	e002      	b.n	800b2e6 <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 800b2e0:	f06f 0302 	mvn.w	r3, #2
 800b2e4:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800b2e6:	69fb      	ldr	r3, [r7, #28]
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3720      	adds	r7, #32
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	200007c8 	.word	0x200007c8

0800b2f4 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08a      	sub	sp, #40	; 0x28
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b300:	f3ef 8305 	mrs	r3, IPSR
 800b304:	613b      	str	r3, [r7, #16]
  return(result);
 800b306:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f040 8085 	bne.w	800b418 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b30e:	f3ef 8310 	mrs	r3, PRIMASK
 800b312:	60fb      	str	r3, [r7, #12]
  return(result);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d105      	bne.n	800b326 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b31a:	f3ef 8311 	mrs	r3, BASEPRI
 800b31e:	60bb      	str	r3, [r7, #8]
  return(result);
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d003      	beq.n	800b32e <osMutexNew+0x3a>
 800b326:	4b3f      	ldr	r3, [pc, #252]	; (800b424 <osMutexNew+0x130>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	d074      	beq.n	800b418 <osMutexNew+0x124>
    if (attr != NULL) {
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d003      	beq.n	800b33c <osMutexNew+0x48>
      type = attr->attr_bits;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	623b      	str	r3, [r7, #32]
 800b33a:	e001      	b.n	800b340 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800b33c:	2300      	movs	r3, #0
 800b33e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b340:	6a3b      	ldr	r3, [r7, #32]
 800b342:	f003 0301 	and.w	r3, r3, #1
 800b346:	2b00      	cmp	r3, #0
 800b348:	d002      	beq.n	800b350 <osMutexNew+0x5c>
      rmtx = 1U;
 800b34a:	2301      	movs	r3, #1
 800b34c:	61fb      	str	r3, [r7, #28]
 800b34e:	e001      	b.n	800b354 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800b350:	2300      	movs	r3, #0
 800b352:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b354:	6a3b      	ldr	r3, [r7, #32]
 800b356:	f003 0308 	and.w	r3, r3, #8
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d15c      	bne.n	800b418 <osMutexNew+0x124>
      mem = -1;
 800b35e:	f04f 33ff 	mov.w	r3, #4294967295
 800b362:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d015      	beq.n	800b396 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d006      	beq.n	800b380 <osMutexNew+0x8c>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	2b4f      	cmp	r3, #79	; 0x4f
 800b378:	d902      	bls.n	800b380 <osMutexNew+0x8c>
          mem = 1;
 800b37a:	2301      	movs	r3, #1
 800b37c:	61bb      	str	r3, [r7, #24]
 800b37e:	e00c      	b.n	800b39a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d108      	bne.n	800b39a <osMutexNew+0xa6>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	68db      	ldr	r3, [r3, #12]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d104      	bne.n	800b39a <osMutexNew+0xa6>
            mem = 0;
 800b390:	2300      	movs	r3, #0
 800b392:	61bb      	str	r3, [r7, #24]
 800b394:	e001      	b.n	800b39a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800b396:	2300      	movs	r3, #0
 800b398:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800b39a:	69bb      	ldr	r3, [r7, #24]
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	d112      	bne.n	800b3c6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800b3a0:	69fb      	ldr	r3, [r7, #28]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d007      	beq.n	800b3b6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	2004      	movs	r0, #4
 800b3ae:	f000 fe1a 	bl	800bfe6 <xQueueCreateMutexStatic>
 800b3b2:	6278      	str	r0, [r7, #36]	; 0x24
 800b3b4:	e016      	b.n	800b3e4 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	2001      	movs	r0, #1
 800b3be:	f000 fe12 	bl	800bfe6 <xQueueCreateMutexStatic>
 800b3c2:	6278      	str	r0, [r7, #36]	; 0x24
 800b3c4:	e00e      	b.n	800b3e4 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10b      	bne.n	800b3e4 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d004      	beq.n	800b3dc <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800b3d2:	2004      	movs	r0, #4
 800b3d4:	f000 fdef 	bl	800bfb6 <xQueueCreateMutex>
 800b3d8:	6278      	str	r0, [r7, #36]	; 0x24
 800b3da:	e003      	b.n	800b3e4 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800b3dc:	2001      	movs	r0, #1
 800b3de:	f000 fdea 	bl	800bfb6 <xQueueCreateMutex>
 800b3e2:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800b3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00c      	beq.n	800b404 <osMutexNew+0x110>
        if (attr != NULL) {
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d003      	beq.n	800b3f8 <osMutexNew+0x104>
          name = attr->name;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	617b      	str	r3, [r7, #20]
 800b3f6:	e001      	b.n	800b3fc <osMutexNew+0x108>
        } else {
          name = NULL;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800b3fc:	6979      	ldr	r1, [r7, #20]
 800b3fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b400:	f001 fcf6 	bl	800cdf0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800b404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b406:	2b00      	cmp	r3, #0
 800b408:	d006      	beq.n	800b418 <osMutexNew+0x124>
 800b40a:	69fb      	ldr	r3, [r7, #28]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d003      	beq.n	800b418 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800b410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b412:	f043 0301 	orr.w	r3, r3, #1
 800b416:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800b418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3728      	adds	r7, #40	; 0x28
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	200007c8 	.word	0x200007c8

0800b428 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800b428:	b580      	push	{r7, lr}
 800b42a:	b088      	sub	sp, #32
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f023 0301 	bic.w	r3, r3, #1
 800b438:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f003 0301 	and.w	r3, r3, #1
 800b440:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800b442:	2300      	movs	r3, #0
 800b444:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b446:	f3ef 8305 	mrs	r3, IPSR
 800b44a:	613b      	str	r3, [r7, #16]
  return(result);
 800b44c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d10f      	bne.n	800b472 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b452:	f3ef 8310 	mrs	r3, PRIMASK
 800b456:	60fb      	str	r3, [r7, #12]
  return(result);
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d105      	bne.n	800b46a <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b45e:	f3ef 8311 	mrs	r3, BASEPRI
 800b462:	60bb      	str	r3, [r7, #8]
  return(result);
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d007      	beq.n	800b47a <osMutexAcquire+0x52>
 800b46a:	4b1d      	ldr	r3, [pc, #116]	; (800b4e0 <osMutexAcquire+0xb8>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d103      	bne.n	800b47a <osMutexAcquire+0x52>
    stat = osErrorISR;
 800b472:	f06f 0305 	mvn.w	r3, #5
 800b476:	61fb      	str	r3, [r7, #28]
 800b478:	e02c      	b.n	800b4d4 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d103      	bne.n	800b488 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800b480:	f06f 0303 	mvn.w	r3, #3
 800b484:	61fb      	str	r3, [r7, #28]
 800b486:	e025      	b.n	800b4d4 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d011      	beq.n	800b4b2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800b48e:	6839      	ldr	r1, [r7, #0]
 800b490:	69b8      	ldr	r0, [r7, #24]
 800b492:	f000 fdf9 	bl	800c088 <xQueueTakeMutexRecursive>
 800b496:	4603      	mov	r3, r0
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d01b      	beq.n	800b4d4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d003      	beq.n	800b4aa <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800b4a2:	f06f 0301 	mvn.w	r3, #1
 800b4a6:	61fb      	str	r3, [r7, #28]
 800b4a8:	e014      	b.n	800b4d4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800b4aa:	f06f 0302 	mvn.w	r3, #2
 800b4ae:	61fb      	str	r3, [r7, #28]
 800b4b0:	e010      	b.n	800b4d4 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	69b8      	ldr	r0, [r7, #24]
 800b4b6:	f001 f9b3 	bl	800c820 <xQueueSemaphoreTake>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d009      	beq.n	800b4d4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d003      	beq.n	800b4ce <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800b4c6:	f06f 0301 	mvn.w	r3, #1
 800b4ca:	61fb      	str	r3, [r7, #28]
 800b4cc:	e002      	b.n	800b4d4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800b4ce:	f06f 0302 	mvn.w	r3, #2
 800b4d2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b4d4:	69fb      	ldr	r3, [r7, #28]
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3720      	adds	r7, #32
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	200007c8 	.word	0x200007c8

0800b4e4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b088      	sub	sp, #32
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f023 0301 	bic.w	r3, r3, #1
 800b4f2:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b500:	f3ef 8305 	mrs	r3, IPSR
 800b504:	613b      	str	r3, [r7, #16]
  return(result);
 800b506:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d10f      	bne.n	800b52c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b50c:	f3ef 8310 	mrs	r3, PRIMASK
 800b510:	60fb      	str	r3, [r7, #12]
  return(result);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d105      	bne.n	800b524 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b518:	f3ef 8311 	mrs	r3, BASEPRI
 800b51c:	60bb      	str	r3, [r7, #8]
  return(result);
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d007      	beq.n	800b534 <osMutexRelease+0x50>
 800b524:	4b16      	ldr	r3, [pc, #88]	; (800b580 <osMutexRelease+0x9c>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d103      	bne.n	800b534 <osMutexRelease+0x50>
    stat = osErrorISR;
 800b52c:	f06f 0305 	mvn.w	r3, #5
 800b530:	61fb      	str	r3, [r7, #28]
 800b532:	e01f      	b.n	800b574 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800b534:	69bb      	ldr	r3, [r7, #24]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d103      	bne.n	800b542 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800b53a:	f06f 0303 	mvn.w	r3, #3
 800b53e:	61fb      	str	r3, [r7, #28]
 800b540:	e018      	b.n	800b574 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d009      	beq.n	800b55c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800b548:	69b8      	ldr	r0, [r7, #24]
 800b54a:	f000 fd67 	bl	800c01c <xQueueGiveMutexRecursive>
 800b54e:	4603      	mov	r3, r0
 800b550:	2b01      	cmp	r3, #1
 800b552:	d00f      	beq.n	800b574 <osMutexRelease+0x90>
        stat = osErrorResource;
 800b554:	f06f 0302 	mvn.w	r3, #2
 800b558:	61fb      	str	r3, [r7, #28]
 800b55a:	e00b      	b.n	800b574 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800b55c:	2300      	movs	r3, #0
 800b55e:	2200      	movs	r2, #0
 800b560:	2100      	movs	r1, #0
 800b562:	69b8      	ldr	r0, [r7, #24]
 800b564:	f000 fe3a 	bl	800c1dc <xQueueGenericSend>
 800b568:	4603      	mov	r3, r0
 800b56a:	2b01      	cmp	r3, #1
 800b56c:	d002      	beq.n	800b574 <osMutexRelease+0x90>
        stat = osErrorResource;
 800b56e:	f06f 0302 	mvn.w	r3, #2
 800b572:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800b574:	69fb      	ldr	r3, [r7, #28]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3720      	adds	r7, #32
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	200007c8 	.word	0x200007c8

0800b584 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b584:	b580      	push	{r7, lr}
 800b586:	b08c      	sub	sp, #48	; 0x30
 800b588:	af02      	add	r7, sp, #8
 800b58a:	60f8      	str	r0, [r7, #12]
 800b58c:	60b9      	str	r1, [r7, #8]
 800b58e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b590:	2300      	movs	r3, #0
 800b592:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b594:	f3ef 8305 	mrs	r3, IPSR
 800b598:	61bb      	str	r3, [r7, #24]
  return(result);
 800b59a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f040 8086 	bne.w	800b6ae <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5a2:	f3ef 8310 	mrs	r3, PRIMASK
 800b5a6:	617b      	str	r3, [r7, #20]
  return(result);
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d105      	bne.n	800b5ba <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b5ae:	f3ef 8311 	mrs	r3, BASEPRI
 800b5b2:	613b      	str	r3, [r7, #16]
  return(result);
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d003      	beq.n	800b5c2 <osSemaphoreNew+0x3e>
 800b5ba:	4b3f      	ldr	r3, [pc, #252]	; (800b6b8 <osSemaphoreNew+0x134>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d075      	beq.n	800b6ae <osSemaphoreNew+0x12a>
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d072      	beq.n	800b6ae <osSemaphoreNew+0x12a>
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d86e      	bhi.n	800b6ae <osSemaphoreNew+0x12a>
    mem = -1;
 800b5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d015      	beq.n	800b608 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	689b      	ldr	r3, [r3, #8]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d006      	beq.n	800b5f2 <osSemaphoreNew+0x6e>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	68db      	ldr	r3, [r3, #12]
 800b5e8:	2b4f      	cmp	r3, #79	; 0x4f
 800b5ea:	d902      	bls.n	800b5f2 <osSemaphoreNew+0x6e>
        mem = 1;
 800b5ec:	2301      	movs	r3, #1
 800b5ee:	623b      	str	r3, [r7, #32]
 800b5f0:	e00c      	b.n	800b60c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d108      	bne.n	800b60c <osSemaphoreNew+0x88>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d104      	bne.n	800b60c <osSemaphoreNew+0x88>
          mem = 0;
 800b602:	2300      	movs	r3, #0
 800b604:	623b      	str	r3, [r7, #32]
 800b606:	e001      	b.n	800b60c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800b608:	2300      	movs	r3, #0
 800b60a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800b60c:	6a3b      	ldr	r3, [r7, #32]
 800b60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b612:	d04c      	beq.n	800b6ae <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2b01      	cmp	r3, #1
 800b618:	d128      	bne.n	800b66c <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800b61a:	6a3b      	ldr	r3, [r7, #32]
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d10a      	bne.n	800b636 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	689b      	ldr	r3, [r3, #8]
 800b624:	2203      	movs	r2, #3
 800b626:	9200      	str	r2, [sp, #0]
 800b628:	2200      	movs	r2, #0
 800b62a:	2100      	movs	r1, #0
 800b62c:	2001      	movs	r0, #1
 800b62e:	f000 fbc1 	bl	800bdb4 <xQueueGenericCreateStatic>
 800b632:	6278      	str	r0, [r7, #36]	; 0x24
 800b634:	e005      	b.n	800b642 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800b636:	2203      	movs	r2, #3
 800b638:	2100      	movs	r1, #0
 800b63a:	2001      	movs	r0, #1
 800b63c:	f000 fc3c 	bl	800beb8 <xQueueGenericCreate>
 800b640:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b644:	2b00      	cmp	r3, #0
 800b646:	d022      	beq.n	800b68e <osSemaphoreNew+0x10a>
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d01f      	beq.n	800b68e <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b64e:	2300      	movs	r3, #0
 800b650:	2200      	movs	r2, #0
 800b652:	2100      	movs	r1, #0
 800b654:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b656:	f000 fdc1 	bl	800c1dc <xQueueGenericSend>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b01      	cmp	r3, #1
 800b65e:	d016      	beq.n	800b68e <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800b660:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b662:	f001 fa77 	bl	800cb54 <vQueueDelete>
            hSemaphore = NULL;
 800b666:	2300      	movs	r3, #0
 800b668:	627b      	str	r3, [r7, #36]	; 0x24
 800b66a:	e010      	b.n	800b68e <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800b66c:	6a3b      	ldr	r3, [r7, #32]
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d108      	bne.n	800b684 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	689b      	ldr	r3, [r3, #8]
 800b676:	461a      	mov	r2, r3
 800b678:	68b9      	ldr	r1, [r7, #8]
 800b67a:	68f8      	ldr	r0, [r7, #12]
 800b67c:	f000 fd3c 	bl	800c0f8 <xQueueCreateCountingSemaphoreStatic>
 800b680:	6278      	str	r0, [r7, #36]	; 0x24
 800b682:	e004      	b.n	800b68e <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b684:	68b9      	ldr	r1, [r7, #8]
 800b686:	68f8      	ldr	r0, [r7, #12]
 800b688:	f000 fd71 	bl	800c16e <xQueueCreateCountingSemaphore>
 800b68c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b690:	2b00      	cmp	r3, #0
 800b692:	d00c      	beq.n	800b6ae <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d003      	beq.n	800b6a2 <osSemaphoreNew+0x11e>
          name = attr->name;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	61fb      	str	r3, [r7, #28]
 800b6a0:	e001      	b.n	800b6a6 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b6a6:	69f9      	ldr	r1, [r7, #28]
 800b6a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b6aa:	f001 fba1 	bl	800cdf0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b6ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3728      	adds	r7, #40	; 0x28
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}
 800b6b8:	200007c8 	.word	0x200007c8

0800b6bc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b088      	sub	sp, #32
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800b6ce:	69bb      	ldr	r3, [r7, #24]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d103      	bne.n	800b6dc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800b6d4:	f06f 0303 	mvn.w	r3, #3
 800b6d8:	61fb      	str	r3, [r7, #28]
 800b6da:	e04b      	b.n	800b774 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6dc:	f3ef 8305 	mrs	r3, IPSR
 800b6e0:	617b      	str	r3, [r7, #20]
  return(result);
 800b6e2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10f      	bne.n	800b708 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6e8:	f3ef 8310 	mrs	r3, PRIMASK
 800b6ec:	613b      	str	r3, [r7, #16]
  return(result);
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d105      	bne.n	800b700 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b6f4:	f3ef 8311 	mrs	r3, BASEPRI
 800b6f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d026      	beq.n	800b74e <osSemaphoreAcquire+0x92>
 800b700:	4b1f      	ldr	r3, [pc, #124]	; (800b780 <osSemaphoreAcquire+0xc4>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	2b02      	cmp	r3, #2
 800b706:	d122      	bne.n	800b74e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d003      	beq.n	800b716 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800b70e:	f06f 0303 	mvn.w	r3, #3
 800b712:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800b714:	e02d      	b.n	800b772 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800b716:	2300      	movs	r3, #0
 800b718:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800b71a:	f107 0308 	add.w	r3, r7, #8
 800b71e:	461a      	mov	r2, r3
 800b720:	2100      	movs	r1, #0
 800b722:	69b8      	ldr	r0, [r7, #24]
 800b724:	f001 f990 	bl	800ca48 <xQueueReceiveFromISR>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d003      	beq.n	800b736 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800b72e:	f06f 0302 	mvn.w	r3, #2
 800b732:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800b734:	e01d      	b.n	800b772 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d01a      	beq.n	800b772 <osSemaphoreAcquire+0xb6>
 800b73c:	4b11      	ldr	r3, [pc, #68]	; (800b784 <osSemaphoreAcquire+0xc8>)
 800b73e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b742:	601a      	str	r2, [r3, #0]
 800b744:	f3bf 8f4f 	dsb	sy
 800b748:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800b74c:	e011      	b.n	800b772 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800b74e:	6839      	ldr	r1, [r7, #0]
 800b750:	69b8      	ldr	r0, [r7, #24]
 800b752:	f001 f865 	bl	800c820 <xQueueSemaphoreTake>
 800b756:	4603      	mov	r3, r0
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d00b      	beq.n	800b774 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d003      	beq.n	800b76a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800b762:	f06f 0301 	mvn.w	r3, #1
 800b766:	61fb      	str	r3, [r7, #28]
 800b768:	e004      	b.n	800b774 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800b76a:	f06f 0302 	mvn.w	r3, #2
 800b76e:	61fb      	str	r3, [r7, #28]
 800b770:	e000      	b.n	800b774 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800b772:	bf00      	nop
      }
    }
  }

  return (stat);
 800b774:	69fb      	ldr	r3, [r7, #28]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3720      	adds	r7, #32
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}
 800b77e:	bf00      	nop
 800b780:	200007c8 	.word	0x200007c8
 800b784:	e000ed04 	.word	0xe000ed04

0800b788 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800b788:	b580      	push	{r7, lr}
 800b78a:	b088      	sub	sp, #32
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b794:	2300      	movs	r3, #0
 800b796:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800b798:	69bb      	ldr	r3, [r7, #24]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d103      	bne.n	800b7a6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800b79e:	f06f 0303 	mvn.w	r3, #3
 800b7a2:	61fb      	str	r3, [r7, #28]
 800b7a4:	e03e      	b.n	800b824 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7a6:	f3ef 8305 	mrs	r3, IPSR
 800b7aa:	617b      	str	r3, [r7, #20]
  return(result);
 800b7ac:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d10f      	bne.n	800b7d2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7b2:	f3ef 8310 	mrs	r3, PRIMASK
 800b7b6:	613b      	str	r3, [r7, #16]
  return(result);
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d105      	bne.n	800b7ca <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b7be:	f3ef 8311 	mrs	r3, BASEPRI
 800b7c2:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d01e      	beq.n	800b808 <osSemaphoreRelease+0x80>
 800b7ca:	4b19      	ldr	r3, [pc, #100]	; (800b830 <osSemaphoreRelease+0xa8>)
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d11a      	bne.n	800b808 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b7d6:	f107 0308 	add.w	r3, r7, #8
 800b7da:	4619      	mov	r1, r3
 800b7dc:	69b8      	ldr	r0, [r7, #24]
 800b7de:	f000 fea3 	bl	800c528 <xQueueGiveFromISR>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d003      	beq.n	800b7f0 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800b7e8:	f06f 0302 	mvn.w	r3, #2
 800b7ec:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b7ee:	e018      	b.n	800b822 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d015      	beq.n	800b822 <osSemaphoreRelease+0x9a>
 800b7f6:	4b0f      	ldr	r3, [pc, #60]	; (800b834 <osSemaphoreRelease+0xac>)
 800b7f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7fc:	601a      	str	r2, [r3, #0]
 800b7fe:	f3bf 8f4f 	dsb	sy
 800b802:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b806:	e00c      	b.n	800b822 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b808:	2300      	movs	r3, #0
 800b80a:	2200      	movs	r2, #0
 800b80c:	2100      	movs	r1, #0
 800b80e:	69b8      	ldr	r0, [r7, #24]
 800b810:	f000 fce4 	bl	800c1dc <xQueueGenericSend>
 800b814:	4603      	mov	r3, r0
 800b816:	2b01      	cmp	r3, #1
 800b818:	d004      	beq.n	800b824 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800b81a:	f06f 0302 	mvn.w	r3, #2
 800b81e:	61fb      	str	r3, [r7, #28]
 800b820:	e000      	b.n	800b824 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b822:	bf00      	nop
    }
  }

  return (stat);
 800b824:	69fb      	ldr	r3, [r7, #28]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3720      	adds	r7, #32
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
 800b82e:	bf00      	nop
 800b830:	200007c8 	.word	0x200007c8
 800b834:	e000ed04 	.word	0xe000ed04

0800b838 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b838:	b580      	push	{r7, lr}
 800b83a:	b08c      	sub	sp, #48	; 0x30
 800b83c:	af02      	add	r7, sp, #8
 800b83e:	60f8      	str	r0, [r7, #12]
 800b840:	60b9      	str	r1, [r7, #8]
 800b842:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b844:	2300      	movs	r3, #0
 800b846:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b848:	f3ef 8305 	mrs	r3, IPSR
 800b84c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b84e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b850:	2b00      	cmp	r3, #0
 800b852:	d16f      	bne.n	800b934 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b854:	f3ef 8310 	mrs	r3, PRIMASK
 800b858:	617b      	str	r3, [r7, #20]
  return(result);
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d105      	bne.n	800b86c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b860:	f3ef 8311 	mrs	r3, BASEPRI
 800b864:	613b      	str	r3, [r7, #16]
  return(result);
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d003      	beq.n	800b874 <osMessageQueueNew+0x3c>
 800b86c:	4b34      	ldr	r3, [pc, #208]	; (800b940 <osMessageQueueNew+0x108>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	2b02      	cmp	r3, #2
 800b872:	d05f      	beq.n	800b934 <osMessageQueueNew+0xfc>
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d05c      	beq.n	800b934 <osMessageQueueNew+0xfc>
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d059      	beq.n	800b934 <osMessageQueueNew+0xfc>
    mem = -1;
 800b880:	f04f 33ff 	mov.w	r3, #4294967295
 800b884:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d029      	beq.n	800b8e0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d012      	beq.n	800b8ba <osMessageQueueNew+0x82>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	68db      	ldr	r3, [r3, #12]
 800b898:	2b4f      	cmp	r3, #79	; 0x4f
 800b89a:	d90e      	bls.n	800b8ba <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00a      	beq.n	800b8ba <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	695a      	ldr	r2, [r3, #20]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	68b9      	ldr	r1, [r7, #8]
 800b8ac:	fb01 f303 	mul.w	r3, r1, r3
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d302      	bcc.n	800b8ba <osMessageQueueNew+0x82>
        mem = 1;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	623b      	str	r3, [r7, #32]
 800b8b8:	e014      	b.n	800b8e4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	689b      	ldr	r3, [r3, #8]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d110      	bne.n	800b8e4 <osMessageQueueNew+0xac>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d10c      	bne.n	800b8e4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d108      	bne.n	800b8e4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	695b      	ldr	r3, [r3, #20]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d104      	bne.n	800b8e4 <osMessageQueueNew+0xac>
          mem = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	623b      	str	r3, [r7, #32]
 800b8de:	e001      	b.n	800b8e4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b8e4:	6a3b      	ldr	r3, [r7, #32]
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d10b      	bne.n	800b902 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	691a      	ldr	r2, [r3, #16]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	689b      	ldr	r3, [r3, #8]
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	9100      	str	r1, [sp, #0]
 800b8f6:	68b9      	ldr	r1, [r7, #8]
 800b8f8:	68f8      	ldr	r0, [r7, #12]
 800b8fa:	f000 fa5b 	bl	800bdb4 <xQueueGenericCreateStatic>
 800b8fe:	6278      	str	r0, [r7, #36]	; 0x24
 800b900:	e008      	b.n	800b914 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800b902:	6a3b      	ldr	r3, [r7, #32]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d105      	bne.n	800b914 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800b908:	2200      	movs	r2, #0
 800b90a:	68b9      	ldr	r1, [r7, #8]
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f000 fad3 	bl	800beb8 <xQueueGenericCreate>
 800b912:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00c      	beq.n	800b934 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d003      	beq.n	800b928 <osMessageQueueNew+0xf0>
        name = attr->name;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	61fb      	str	r3, [r7, #28]
 800b926:	e001      	b.n	800b92c <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800b928:	2300      	movs	r3, #0
 800b92a:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800b92c:	69f9      	ldr	r1, [r7, #28]
 800b92e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b930:	f001 fa5e 	bl	800cdf0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b936:	4618      	mov	r0, r3
 800b938:	3728      	adds	r7, #40	; 0x28
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}
 800b93e:	bf00      	nop
 800b940:	200007c8 	.word	0x200007c8

0800b944 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b944:	b580      	push	{r7, lr}
 800b946:	b08a      	sub	sp, #40	; 0x28
 800b948:	af00      	add	r7, sp, #0
 800b94a:	60f8      	str	r0, [r7, #12]
 800b94c:	60b9      	str	r1, [r7, #8]
 800b94e:	603b      	str	r3, [r7, #0]
 800b950:	4613      	mov	r3, r2
 800b952:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b958:	2300      	movs	r3, #0
 800b95a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b95c:	f3ef 8305 	mrs	r3, IPSR
 800b960:	61fb      	str	r3, [r7, #28]
  return(result);
 800b962:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800b964:	2b00      	cmp	r3, #0
 800b966:	d10f      	bne.n	800b988 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b968:	f3ef 8310 	mrs	r3, PRIMASK
 800b96c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d105      	bne.n	800b980 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b974:	f3ef 8311 	mrs	r3, BASEPRI
 800b978:	617b      	str	r3, [r7, #20]
  return(result);
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d02c      	beq.n	800b9da <osMessageQueuePut+0x96>
 800b980:	4b28      	ldr	r3, [pc, #160]	; (800ba24 <osMessageQueuePut+0xe0>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2b02      	cmp	r3, #2
 800b986:	d128      	bne.n	800b9da <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b988:	6a3b      	ldr	r3, [r7, #32]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d005      	beq.n	800b99a <osMessageQueuePut+0x56>
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d002      	beq.n	800b99a <osMessageQueuePut+0x56>
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d003      	beq.n	800b9a2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800b99a:	f06f 0303 	mvn.w	r3, #3
 800b99e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b9a0:	e039      	b.n	800ba16 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b9a6:	f107 0210 	add.w	r2, r7, #16
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	68b9      	ldr	r1, [r7, #8]
 800b9ae:	6a38      	ldr	r0, [r7, #32]
 800b9b0:	f000 fd1a 	bl	800c3e8 <xQueueGenericSendFromISR>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	d003      	beq.n	800b9c2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800b9ba:	f06f 0302 	mvn.w	r3, #2
 800b9be:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b9c0:	e029      	b.n	800ba16 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d026      	beq.n	800ba16 <osMessageQueuePut+0xd2>
 800b9c8:	4b17      	ldr	r3, [pc, #92]	; (800ba28 <osMessageQueuePut+0xe4>)
 800b9ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ce:	601a      	str	r2, [r3, #0]
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b9d8:	e01d      	b.n	800ba16 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b9da:	6a3b      	ldr	r3, [r7, #32]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d002      	beq.n	800b9e6 <osMessageQueuePut+0xa2>
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d103      	bne.n	800b9ee <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800b9e6:	f06f 0303 	mvn.w	r3, #3
 800b9ea:	627b      	str	r3, [r7, #36]	; 0x24
 800b9ec:	e014      	b.n	800ba18 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	683a      	ldr	r2, [r7, #0]
 800b9f2:	68b9      	ldr	r1, [r7, #8]
 800b9f4:	6a38      	ldr	r0, [r7, #32]
 800b9f6:	f000 fbf1 	bl	800c1dc <xQueueGenericSend>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d00b      	beq.n	800ba18 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d003      	beq.n	800ba0e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800ba06:	f06f 0301 	mvn.w	r3, #1
 800ba0a:	627b      	str	r3, [r7, #36]	; 0x24
 800ba0c:	e004      	b.n	800ba18 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800ba0e:	f06f 0302 	mvn.w	r3, #2
 800ba12:	627b      	str	r3, [r7, #36]	; 0x24
 800ba14:	e000      	b.n	800ba18 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ba16:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800ba18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3728      	adds	r7, #40	; 0x28
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	200007c8 	.word	0x200007c8
 800ba28:	e000ed04 	.word	0xe000ed04

0800ba2c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b08a      	sub	sp, #40	; 0x28
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	607a      	str	r2, [r7, #4]
 800ba38:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba42:	f3ef 8305 	mrs	r3, IPSR
 800ba46:	61fb      	str	r3, [r7, #28]
  return(result);
 800ba48:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d10f      	bne.n	800ba6e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ba52:	61bb      	str	r3, [r7, #24]
  return(result);
 800ba54:	69bb      	ldr	r3, [r7, #24]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d105      	bne.n	800ba66 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ba5a:	f3ef 8311 	mrs	r3, BASEPRI
 800ba5e:	617b      	str	r3, [r7, #20]
  return(result);
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d02c      	beq.n	800bac0 <osMessageQueueGet+0x94>
 800ba66:	4b28      	ldr	r3, [pc, #160]	; (800bb08 <osMessageQueueGet+0xdc>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2b02      	cmp	r3, #2
 800ba6c:	d128      	bne.n	800bac0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ba6e:	6a3b      	ldr	r3, [r7, #32]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d005      	beq.n	800ba80 <osMessageQueueGet+0x54>
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d002      	beq.n	800ba80 <osMessageQueueGet+0x54>
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d003      	beq.n	800ba88 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800ba80:	f06f 0303 	mvn.w	r3, #3
 800ba84:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ba86:	e038      	b.n	800bafa <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ba8c:	f107 0310 	add.w	r3, r7, #16
 800ba90:	461a      	mov	r2, r3
 800ba92:	68b9      	ldr	r1, [r7, #8]
 800ba94:	6a38      	ldr	r0, [r7, #32]
 800ba96:	f000 ffd7 	bl	800ca48 <xQueueReceiveFromISR>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d003      	beq.n	800baa8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800baa0:	f06f 0302 	mvn.w	r3, #2
 800baa4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800baa6:	e028      	b.n	800bafa <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d025      	beq.n	800bafa <osMessageQueueGet+0xce>
 800baae:	4b17      	ldr	r3, [pc, #92]	; (800bb0c <osMessageQueueGet+0xe0>)
 800bab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bab4:	601a      	str	r2, [r3, #0]
 800bab6:	f3bf 8f4f 	dsb	sy
 800baba:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800babe:	e01c      	b.n	800bafa <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800bac0:	6a3b      	ldr	r3, [r7, #32]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d002      	beq.n	800bacc <osMessageQueueGet+0xa0>
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d103      	bne.n	800bad4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800bacc:	f06f 0303 	mvn.w	r3, #3
 800bad0:	627b      	str	r3, [r7, #36]	; 0x24
 800bad2:	e013      	b.n	800bafc <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bad4:	683a      	ldr	r2, [r7, #0]
 800bad6:	68b9      	ldr	r1, [r7, #8]
 800bad8:	6a38      	ldr	r0, [r7, #32]
 800bada:	f000 fdbb 	bl	800c654 <xQueueReceive>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d00b      	beq.n	800bafc <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d003      	beq.n	800baf2 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800baea:	f06f 0301 	mvn.w	r3, #1
 800baee:	627b      	str	r3, [r7, #36]	; 0x24
 800baf0:	e004      	b.n	800bafc <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800baf2:	f06f 0302 	mvn.w	r3, #2
 800baf6:	627b      	str	r3, [r7, #36]	; 0x24
 800baf8:	e000      	b.n	800bafc <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bafa:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800bafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3728      	adds	r7, #40	; 0x28
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bd80      	pop	{r7, pc}
 800bb06:	bf00      	nop
 800bb08:	200007c8 	.word	0x200007c8
 800bb0c:	e000ed04 	.word	0xe000ed04

0800bb10 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bb10:	b480      	push	{r7}
 800bb12:	b085      	sub	sp, #20
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60f8      	str	r0, [r7, #12]
 800bb18:	60b9      	str	r1, [r7, #8]
 800bb1a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	4a07      	ldr	r2, [pc, #28]	; (800bb3c <vApplicationGetIdleTaskMemory+0x2c>)
 800bb20:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	4a06      	ldr	r2, [pc, #24]	; (800bb40 <vApplicationGetIdleTaskMemory+0x30>)
 800bb26:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2280      	movs	r2, #128	; 0x80
 800bb2c:	601a      	str	r2, [r3, #0]
}
 800bb2e:	bf00      	nop
 800bb30:	3714      	adds	r7, #20
 800bb32:	46bd      	mov	sp, r7
 800bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb38:	4770      	bx	lr
 800bb3a:	bf00      	nop
 800bb3c:	200007cc 	.word	0x200007cc
 800bb40:	20000888 	.word	0x20000888

0800bb44 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	60b9      	str	r1, [r7, #8]
 800bb4e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	4a07      	ldr	r2, [pc, #28]	; (800bb70 <vApplicationGetTimerTaskMemory+0x2c>)
 800bb54:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	4a06      	ldr	r2, [pc, #24]	; (800bb74 <vApplicationGetTimerTaskMemory+0x30>)
 800bb5a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb62:	601a      	str	r2, [r3, #0]
}
 800bb64:	bf00      	nop
 800bb66:	3714      	adds	r7, #20
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr
 800bb70:	20000a88 	.word	0x20000a88
 800bb74:	20000b44 	.word	0x20000b44

0800bb78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b083      	sub	sp, #12
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f103 0208 	add.w	r2, r3, #8
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f103 0208 	add.w	r2, r3, #8
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f103 0208 	add.w	r2, r3, #8
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bbac:	bf00      	nop
 800bbae:	370c      	adds	r7, #12
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bbc6:	bf00      	nop
 800bbc8:	370c      	adds	r7, #12
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr

0800bbd2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bbd2:	b480      	push	{r7}
 800bbd4:	b085      	sub	sp, #20
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
 800bbda:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	68fa      	ldr	r2, [r7, #12]
 800bbe6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	689a      	ldr	r2, [r3, #8]
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	689b      	ldr	r3, [r3, #8]
 800bbf4:	683a      	ldr	r2, [r7, #0]
 800bbf6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	683a      	ldr	r2, [r7, #0]
 800bbfc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	1c5a      	adds	r2, r3, #1
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	601a      	str	r2, [r3, #0]
}
 800bc0e:	bf00      	nop
 800bc10:	3714      	adds	r7, #20
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr

0800bc1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc1a:	b480      	push	{r7}
 800bc1c:	b085      	sub	sp, #20
 800bc1e:	af00      	add	r7, sp, #0
 800bc20:	6078      	str	r0, [r7, #4]
 800bc22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc30:	d103      	bne.n	800bc3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	60fb      	str	r3, [r7, #12]
 800bc38:	e00c      	b.n	800bc54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	3308      	adds	r3, #8
 800bc3e:	60fb      	str	r3, [r7, #12]
 800bc40:	e002      	b.n	800bc48 <vListInsert+0x2e>
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	60fb      	str	r3, [r7, #12]
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	685b      	ldr	r3, [r3, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	68ba      	ldr	r2, [r7, #8]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d2f6      	bcs.n	800bc42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	685a      	ldr	r2, [r3, #4]
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	683a      	ldr	r2, [r7, #0]
 800bc62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	68fa      	ldr	r2, [r7, #12]
 800bc68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	683a      	ldr	r2, [r7, #0]
 800bc6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	687a      	ldr	r2, [r7, #4]
 800bc74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	1c5a      	adds	r2, r3, #1
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	601a      	str	r2, [r3, #0]
}
 800bc80:	bf00      	nop
 800bc82:	3714      	adds	r7, #20
 800bc84:	46bd      	mov	sp, r7
 800bc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8a:	4770      	bx	lr

0800bc8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b085      	sub	sp, #20
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	691b      	ldr	r3, [r3, #16]
 800bc98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	687a      	ldr	r2, [r7, #4]
 800bca0:	6892      	ldr	r2, [r2, #8]
 800bca2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	689b      	ldr	r3, [r3, #8]
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	6852      	ldr	r2, [r2, #4]
 800bcac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	687a      	ldr	r2, [r7, #4]
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d103      	bne.n	800bcc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	689a      	ldr	r2, [r3, #8]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	1e5a      	subs	r2, r3, #1
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	681b      	ldr	r3, [r3, #0]
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3714      	adds	r7, #20
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr

0800bce0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d10c      	bne.n	800bd0e <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bcf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf8:	b672      	cpsid	i
 800bcfa:	f383 8811 	msr	BASEPRI, r3
 800bcfe:	f3bf 8f6f 	isb	sy
 800bd02:	f3bf 8f4f 	dsb	sy
 800bd06:	b662      	cpsie	i
 800bd08:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bd0a:	bf00      	nop
 800bd0c:	e7fe      	b.n	800bd0c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800bd0e:	f002 ff15 	bl	800eb3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	681a      	ldr	r2, [r3, #0]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd1a:	68f9      	ldr	r1, [r7, #12]
 800bd1c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd1e:	fb01 f303 	mul.w	r3, r1, r3
 800bd22:	441a      	add	r2, r3
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681a      	ldr	r2, [r3, #0]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681a      	ldr	r2, [r3, #0]
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	68f9      	ldr	r1, [r7, #12]
 800bd42:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd44:	fb01 f303 	mul.w	r3, r1, r3
 800bd48:	441a      	add	r2, r3
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	22ff      	movs	r2, #255	; 0xff
 800bd52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	22ff      	movs	r2, #255	; 0xff
 800bd5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d114      	bne.n	800bd8e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	691b      	ldr	r3, [r3, #16]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d01a      	beq.n	800bda2 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	3310      	adds	r3, #16
 800bd70:	4618      	mov	r0, r3
 800bd72:	f001 fdf9 	bl	800d968 <xTaskRemoveFromEventList>
 800bd76:	4603      	mov	r3, r0
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d012      	beq.n	800bda2 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bd7c:	4b0c      	ldr	r3, [pc, #48]	; (800bdb0 <xQueueGenericReset+0xd0>)
 800bd7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd82:	601a      	str	r2, [r3, #0]
 800bd84:	f3bf 8f4f 	dsb	sy
 800bd88:	f3bf 8f6f 	isb	sy
 800bd8c:	e009      	b.n	800bda2 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	3310      	adds	r3, #16
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7ff fef0 	bl	800bb78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	3324      	adds	r3, #36	; 0x24
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f7ff feeb 	bl	800bb78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bda2:	f002 feff 	bl	800eba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bda6:	2301      	movs	r3, #1
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	3710      	adds	r7, #16
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	e000ed04 	.word	0xe000ed04

0800bdb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b08e      	sub	sp, #56	; 0x38
 800bdb8:	af02      	add	r7, sp, #8
 800bdba:	60f8      	str	r0, [r7, #12]
 800bdbc:	60b9      	str	r1, [r7, #8]
 800bdbe:	607a      	str	r2, [r7, #4]
 800bdc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d10c      	bne.n	800bde2 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800bdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdcc:	b672      	cpsid	i
 800bdce:	f383 8811 	msr	BASEPRI, r3
 800bdd2:	f3bf 8f6f 	isb	sy
 800bdd6:	f3bf 8f4f 	dsb	sy
 800bdda:	b662      	cpsie	i
 800bddc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bdde:	bf00      	nop
 800bde0:	e7fe      	b.n	800bde0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d10c      	bne.n	800be02 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800bde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdec:	b672      	cpsid	i
 800bdee:	f383 8811 	msr	BASEPRI, r3
 800bdf2:	f3bf 8f6f 	isb	sy
 800bdf6:	f3bf 8f4f 	dsb	sy
 800bdfa:	b662      	cpsie	i
 800bdfc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bdfe:	bf00      	nop
 800be00:	e7fe      	b.n	800be00 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d002      	beq.n	800be0e <xQueueGenericCreateStatic+0x5a>
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d001      	beq.n	800be12 <xQueueGenericCreateStatic+0x5e>
 800be0e:	2301      	movs	r3, #1
 800be10:	e000      	b.n	800be14 <xQueueGenericCreateStatic+0x60>
 800be12:	2300      	movs	r3, #0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10c      	bne.n	800be32 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	b672      	cpsid	i
 800be1e:	f383 8811 	msr	BASEPRI, r3
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	f3bf 8f4f 	dsb	sy
 800be2a:	b662      	cpsie	i
 800be2c:	623b      	str	r3, [r7, #32]
}
 800be2e:	bf00      	nop
 800be30:	e7fe      	b.n	800be30 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d102      	bne.n	800be3e <xQueueGenericCreateStatic+0x8a>
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d101      	bne.n	800be42 <xQueueGenericCreateStatic+0x8e>
 800be3e:	2301      	movs	r3, #1
 800be40:	e000      	b.n	800be44 <xQueueGenericCreateStatic+0x90>
 800be42:	2300      	movs	r3, #0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d10c      	bne.n	800be62 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800be48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be4c:	b672      	cpsid	i
 800be4e:	f383 8811 	msr	BASEPRI, r3
 800be52:	f3bf 8f6f 	isb	sy
 800be56:	f3bf 8f4f 	dsb	sy
 800be5a:	b662      	cpsie	i
 800be5c:	61fb      	str	r3, [r7, #28]
}
 800be5e:	bf00      	nop
 800be60:	e7fe      	b.n	800be60 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800be62:	2350      	movs	r3, #80	; 0x50
 800be64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	2b50      	cmp	r3, #80	; 0x50
 800be6a:	d00c      	beq.n	800be86 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800be6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be70:	b672      	cpsid	i
 800be72:	f383 8811 	msr	BASEPRI, r3
 800be76:	f3bf 8f6f 	isb	sy
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	b662      	cpsie	i
 800be80:	61bb      	str	r3, [r7, #24]
}
 800be82:	bf00      	nop
 800be84:	e7fe      	b.n	800be84 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800be86:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800be8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d00d      	beq.n	800beae <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800be92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be94:	2201      	movs	r2, #1
 800be96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800be9a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800be9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bea0:	9300      	str	r3, [sp, #0]
 800bea2:	4613      	mov	r3, r2
 800bea4:	687a      	ldr	r2, [r7, #4]
 800bea6:	68b9      	ldr	r1, [r7, #8]
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f000 f847 	bl	800bf3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800beae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3730      	adds	r7, #48	; 0x30
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}

0800beb8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b08a      	sub	sp, #40	; 0x28
 800bebc:	af02      	add	r7, sp, #8
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	4613      	mov	r3, r2
 800bec4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d10c      	bne.n	800bee6 <xQueueGenericCreate+0x2e>
	__asm volatile
 800becc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed0:	b672      	cpsid	i
 800bed2:	f383 8811 	msr	BASEPRI, r3
 800bed6:	f3bf 8f6f 	isb	sy
 800beda:	f3bf 8f4f 	dsb	sy
 800bede:	b662      	cpsie	i
 800bee0:	613b      	str	r3, [r7, #16]
}
 800bee2:	bf00      	nop
 800bee4:	e7fe      	b.n	800bee4 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d102      	bne.n	800bef2 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800beec:	2300      	movs	r3, #0
 800beee:	61fb      	str	r3, [r7, #28]
 800bef0:	e004      	b.n	800befc <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	68ba      	ldr	r2, [r7, #8]
 800bef6:	fb02 f303 	mul.w	r3, r2, r3
 800befa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800befc:	69fb      	ldr	r3, [r7, #28]
 800befe:	3350      	adds	r3, #80	; 0x50
 800bf00:	4618      	mov	r0, r3
 800bf02:	f002 ff47 	bl	800ed94 <pvPortMalloc>
 800bf06:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bf08:	69bb      	ldr	r3, [r7, #24]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d011      	beq.n	800bf32 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bf0e:	69bb      	ldr	r3, [r7, #24]
 800bf10:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	3350      	adds	r3, #80	; 0x50
 800bf16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bf18:	69bb      	ldr	r3, [r7, #24]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bf20:	79fa      	ldrb	r2, [r7, #7]
 800bf22:	69bb      	ldr	r3, [r7, #24]
 800bf24:	9300      	str	r3, [sp, #0]
 800bf26:	4613      	mov	r3, r2
 800bf28:	697a      	ldr	r2, [r7, #20]
 800bf2a:	68b9      	ldr	r1, [r7, #8]
 800bf2c:	68f8      	ldr	r0, [r7, #12]
 800bf2e:	f000 f805 	bl	800bf3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bf32:	69bb      	ldr	r3, [r7, #24]
	}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3720      	adds	r7, #32
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	607a      	str	r2, [r7, #4]
 800bf48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bf50:	69bb      	ldr	r3, [r7, #24]
 800bf52:	69ba      	ldr	r2, [r7, #24]
 800bf54:	601a      	str	r2, [r3, #0]
 800bf56:	e002      	b.n	800bf5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bf58:	69bb      	ldr	r3, [r7, #24]
 800bf5a:	687a      	ldr	r2, [r7, #4]
 800bf5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bf5e:	69bb      	ldr	r3, [r7, #24]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bf64:	69bb      	ldr	r3, [r7, #24]
 800bf66:	68ba      	ldr	r2, [r7, #8]
 800bf68:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bf6a:	2101      	movs	r1, #1
 800bf6c:	69b8      	ldr	r0, [r7, #24]
 800bf6e:	f7ff feb7 	bl	800bce0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	78fa      	ldrb	r2, [r7, #3]
 800bf76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bf7a:	bf00      	nop
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b082      	sub	sp, #8
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00e      	beq.n	800bfae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	2100      	movs	r1, #0
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f000 f917 	bl	800c1dc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bfae:	bf00      	nop
 800bfb0:	3708      	adds	r7, #8
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bfb6:	b580      	push	{r7, lr}
 800bfb8:	b086      	sub	sp, #24
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	617b      	str	r3, [r7, #20]
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bfc8:	79fb      	ldrb	r3, [r7, #7]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	6939      	ldr	r1, [r7, #16]
 800bfce:	6978      	ldr	r0, [r7, #20]
 800bfd0:	f7ff ff72 	bl	800beb8 <xQueueGenericCreate>
 800bfd4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f7ff ffd3 	bl	800bf82 <prvInitialiseMutex>

		return xNewQueue;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
	}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3718      	adds	r7, #24
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}

0800bfe6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bfe6:	b580      	push	{r7, lr}
 800bfe8:	b088      	sub	sp, #32
 800bfea:	af02      	add	r7, sp, #8
 800bfec:	4603      	mov	r3, r0
 800bfee:	6039      	str	r1, [r7, #0]
 800bff0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bff2:	2301      	movs	r3, #1
 800bff4:	617b      	str	r3, [r7, #20]
 800bff6:	2300      	movs	r3, #0
 800bff8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bffa:	79fb      	ldrb	r3, [r7, #7]
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2200      	movs	r2, #0
 800c002:	6939      	ldr	r1, [r7, #16]
 800c004:	6978      	ldr	r0, [r7, #20]
 800c006:	f7ff fed5 	bl	800bdb4 <xQueueGenericCreateStatic>
 800c00a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c00c:	68f8      	ldr	r0, [r7, #12]
 800c00e:	f7ff ffb8 	bl	800bf82 <prvInitialiseMutex>

		return xNewQueue;
 800c012:	68fb      	ldr	r3, [r7, #12]
	}
 800c014:	4618      	mov	r0, r3
 800c016:	3718      	adds	r7, #24
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c01c:	b590      	push	{r4, r7, lr}
 800c01e:	b087      	sub	sp, #28
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10c      	bne.n	800c048 <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c032:	b672      	cpsid	i
 800c034:	f383 8811 	msr	BASEPRI, r3
 800c038:	f3bf 8f6f 	isb	sy
 800c03c:	f3bf 8f4f 	dsb	sy
 800c040:	b662      	cpsie	i
 800c042:	60fb      	str	r3, [r7, #12]
}
 800c044:	bf00      	nop
 800c046:	e7fe      	b.n	800c046 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	689c      	ldr	r4, [r3, #8]
 800c04c:	f001 fe58 	bl	800dd00 <xTaskGetCurrentTaskHandle>
 800c050:	4603      	mov	r3, r0
 800c052:	429c      	cmp	r4, r3
 800c054:	d111      	bne.n	800c07a <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	68db      	ldr	r3, [r3, #12]
 800c05a:	1e5a      	subs	r2, r3, #1
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c060:	693b      	ldr	r3, [r7, #16]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d105      	bne.n	800c074 <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c068:	2300      	movs	r3, #0
 800c06a:	2200      	movs	r2, #0
 800c06c:	2100      	movs	r1, #0
 800c06e:	6938      	ldr	r0, [r7, #16]
 800c070:	f000 f8b4 	bl	800c1dc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c074:	2301      	movs	r3, #1
 800c076:	617b      	str	r3, [r7, #20]
 800c078:	e001      	b.n	800c07e <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c07a:	2300      	movs	r3, #0
 800c07c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c07e:	697b      	ldr	r3, [r7, #20]
	}
 800c080:	4618      	mov	r0, r3
 800c082:	371c      	adds	r7, #28
 800c084:	46bd      	mov	sp, r7
 800c086:	bd90      	pop	{r4, r7, pc}

0800c088 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c088:	b590      	push	{r4, r7, lr}
 800c08a:	b087      	sub	sp, #28
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d10c      	bne.n	800c0b6 <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 800c09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0a0:	b672      	cpsid	i
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	b662      	cpsie	i
 800c0b0:	60fb      	str	r3, [r7, #12]
}
 800c0b2:	bf00      	nop
 800c0b4:	e7fe      	b.n	800c0b4 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	689c      	ldr	r4, [r3, #8]
 800c0ba:	f001 fe21 	bl	800dd00 <xTaskGetCurrentTaskHandle>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	429c      	cmp	r4, r3
 800c0c2:	d107      	bne.n	800c0d4 <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c0c4:	693b      	ldr	r3, [r7, #16]
 800c0c6:	68db      	ldr	r3, [r3, #12]
 800c0c8:	1c5a      	adds	r2, r3, #1
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	617b      	str	r3, [r7, #20]
 800c0d2:	e00c      	b.n	800c0ee <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	6938      	ldr	r0, [r7, #16]
 800c0d8:	f000 fba2 	bl	800c820 <xQueueSemaphoreTake>
 800c0dc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800c0de:	697b      	ldr	r3, [r7, #20]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d004      	beq.n	800c0ee <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	1c5a      	adds	r2, r3, #1
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800c0ee:	697b      	ldr	r3, [r7, #20]
	}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	371c      	adds	r7, #28
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd90      	pop	{r4, r7, pc}

0800c0f8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b08a      	sub	sp, #40	; 0x28
 800c0fc:	af02      	add	r7, sp, #8
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d10c      	bne.n	800c124 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 800c10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c10e:	b672      	cpsid	i
 800c110:	f383 8811 	msr	BASEPRI, r3
 800c114:	f3bf 8f6f 	isb	sy
 800c118:	f3bf 8f4f 	dsb	sy
 800c11c:	b662      	cpsie	i
 800c11e:	61bb      	str	r3, [r7, #24]
}
 800c120:	bf00      	nop
 800c122:	e7fe      	b.n	800c122 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c124:	68ba      	ldr	r2, [r7, #8]
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d90c      	bls.n	800c146 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 800c12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c130:	b672      	cpsid	i
 800c132:	f383 8811 	msr	BASEPRI, r3
 800c136:	f3bf 8f6f 	isb	sy
 800c13a:	f3bf 8f4f 	dsb	sy
 800c13e:	b662      	cpsie	i
 800c140:	617b      	str	r3, [r7, #20]
}
 800c142:	bf00      	nop
 800c144:	e7fe      	b.n	800c144 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c146:	2302      	movs	r3, #2
 800c148:	9300      	str	r3, [sp, #0]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	2100      	movs	r1, #0
 800c150:	68f8      	ldr	r0, [r7, #12]
 800c152:	f7ff fe2f 	bl	800bdb4 <xQueueGenericCreateStatic>
 800c156:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c158:	69fb      	ldr	r3, [r7, #28]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d002      	beq.n	800c164 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c15e:	69fb      	ldr	r3, [r7, #28]
 800c160:	68ba      	ldr	r2, [r7, #8]
 800c162:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c164:	69fb      	ldr	r3, [r7, #28]
	}
 800c166:	4618      	mov	r0, r3
 800c168:	3720      	adds	r7, #32
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}

0800c16e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c16e:	b580      	push	{r7, lr}
 800c170:	b086      	sub	sp, #24
 800c172:	af00      	add	r7, sp, #0
 800c174:	6078      	str	r0, [r7, #4]
 800c176:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d10c      	bne.n	800c198 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 800c17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c182:	b672      	cpsid	i
 800c184:	f383 8811 	msr	BASEPRI, r3
 800c188:	f3bf 8f6f 	isb	sy
 800c18c:	f3bf 8f4f 	dsb	sy
 800c190:	b662      	cpsie	i
 800c192:	613b      	str	r3, [r7, #16]
}
 800c194:	bf00      	nop
 800c196:	e7fe      	b.n	800c196 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c198:	683a      	ldr	r2, [r7, #0]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d90c      	bls.n	800c1ba <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 800c1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a4:	b672      	cpsid	i
 800c1a6:	f383 8811 	msr	BASEPRI, r3
 800c1aa:	f3bf 8f6f 	isb	sy
 800c1ae:	f3bf 8f4f 	dsb	sy
 800c1b2:	b662      	cpsie	i
 800c1b4:	60fb      	str	r3, [r7, #12]
}
 800c1b6:	bf00      	nop
 800c1b8:	e7fe      	b.n	800c1b8 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c1ba:	2202      	movs	r2, #2
 800c1bc:	2100      	movs	r1, #0
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f7ff fe7a 	bl	800beb8 <xQueueGenericCreate>
 800c1c4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	683a      	ldr	r2, [r7, #0]
 800c1d0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c1d2:	697b      	ldr	r3, [r7, #20]
	}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3718      	adds	r7, #24
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b08e      	sub	sp, #56	; 0x38
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
 800c1e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c1f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d10c      	bne.n	800c212 <xQueueGenericSend+0x36>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1fc:	b672      	cpsid	i
 800c1fe:	f383 8811 	msr	BASEPRI, r3
 800c202:	f3bf 8f6f 	isb	sy
 800c206:	f3bf 8f4f 	dsb	sy
 800c20a:	b662      	cpsie	i
 800c20c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c20e:	bf00      	nop
 800c210:	e7fe      	b.n	800c210 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d103      	bne.n	800c220 <xQueueGenericSend+0x44>
 800c218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d101      	bne.n	800c224 <xQueueGenericSend+0x48>
 800c220:	2301      	movs	r3, #1
 800c222:	e000      	b.n	800c226 <xQueueGenericSend+0x4a>
 800c224:	2300      	movs	r3, #0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d10c      	bne.n	800c244 <xQueueGenericSend+0x68>
	__asm volatile
 800c22a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c22e:	b672      	cpsid	i
 800c230:	f383 8811 	msr	BASEPRI, r3
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	b662      	cpsie	i
 800c23e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c240:	bf00      	nop
 800c242:	e7fe      	b.n	800c242 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	2b02      	cmp	r3, #2
 800c248:	d103      	bne.n	800c252 <xQueueGenericSend+0x76>
 800c24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c24c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c24e:	2b01      	cmp	r3, #1
 800c250:	d101      	bne.n	800c256 <xQueueGenericSend+0x7a>
 800c252:	2301      	movs	r3, #1
 800c254:	e000      	b.n	800c258 <xQueueGenericSend+0x7c>
 800c256:	2300      	movs	r3, #0
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d10c      	bne.n	800c276 <xQueueGenericSend+0x9a>
	__asm volatile
 800c25c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c260:	b672      	cpsid	i
 800c262:	f383 8811 	msr	BASEPRI, r3
 800c266:	f3bf 8f6f 	isb	sy
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	b662      	cpsie	i
 800c270:	623b      	str	r3, [r7, #32]
}
 800c272:	bf00      	nop
 800c274:	e7fe      	b.n	800c274 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c276:	f001 fd53 	bl	800dd20 <xTaskGetSchedulerState>
 800c27a:	4603      	mov	r3, r0
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d102      	bne.n	800c286 <xQueueGenericSend+0xaa>
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d101      	bne.n	800c28a <xQueueGenericSend+0xae>
 800c286:	2301      	movs	r3, #1
 800c288:	e000      	b.n	800c28c <xQueueGenericSend+0xb0>
 800c28a:	2300      	movs	r3, #0
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d10c      	bne.n	800c2aa <xQueueGenericSend+0xce>
	__asm volatile
 800c290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c294:	b672      	cpsid	i
 800c296:	f383 8811 	msr	BASEPRI, r3
 800c29a:	f3bf 8f6f 	isb	sy
 800c29e:	f3bf 8f4f 	dsb	sy
 800c2a2:	b662      	cpsie	i
 800c2a4:	61fb      	str	r3, [r7, #28]
}
 800c2a6:	bf00      	nop
 800c2a8:	e7fe      	b.n	800c2a8 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c2aa:	f002 fc47 	bl	800eb3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d302      	bcc.n	800c2c0 <xQueueGenericSend+0xe4>
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	d129      	bne.n	800c314 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c2c0:	683a      	ldr	r2, [r7, #0]
 800c2c2:	68b9      	ldr	r1, [r7, #8]
 800c2c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c2c6:	f000 fc82 	bl	800cbce <prvCopyDataToQueue>
 800c2ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d010      	beq.n	800c2f6 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d6:	3324      	adds	r3, #36	; 0x24
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f001 fb45 	bl	800d968 <xTaskRemoveFromEventList>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d013      	beq.n	800c30c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c2e4:	4b3f      	ldr	r3, [pc, #252]	; (800c3e4 <xQueueGenericSend+0x208>)
 800c2e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2ea:	601a      	str	r2, [r3, #0]
 800c2ec:	f3bf 8f4f 	dsb	sy
 800c2f0:	f3bf 8f6f 	isb	sy
 800c2f4:	e00a      	b.n	800c30c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d007      	beq.n	800c30c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c2fc:	4b39      	ldr	r3, [pc, #228]	; (800c3e4 <xQueueGenericSend+0x208>)
 800c2fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c302:	601a      	str	r2, [r3, #0]
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c30c:	f002 fc4a 	bl	800eba4 <vPortExitCritical>
				return pdPASS;
 800c310:	2301      	movs	r3, #1
 800c312:	e063      	b.n	800c3dc <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d103      	bne.n	800c322 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c31a:	f002 fc43 	bl	800eba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c31e:	2300      	movs	r3, #0
 800c320:	e05c      	b.n	800c3dc <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c324:	2b00      	cmp	r3, #0
 800c326:	d106      	bne.n	800c336 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c328:	f107 0314 	add.w	r3, r7, #20
 800c32c:	4618      	mov	r0, r3
 800c32e:	f001 fb81 	bl	800da34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c332:	2301      	movs	r3, #1
 800c334:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c336:	f002 fc35 	bl	800eba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c33a:	f001 f8cf 	bl	800d4dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c33e:	f002 fbfd 	bl	800eb3c <vPortEnterCritical>
 800c342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c344:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c348:	b25b      	sxtb	r3, r3
 800c34a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c34e:	d103      	bne.n	800c358 <xQueueGenericSend+0x17c>
 800c350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c352:	2200      	movs	r2, #0
 800c354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c35a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c35e:	b25b      	sxtb	r3, r3
 800c360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c364:	d103      	bne.n	800c36e <xQueueGenericSend+0x192>
 800c366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c368:	2200      	movs	r2, #0
 800c36a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c36e:	f002 fc19 	bl	800eba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c372:	1d3a      	adds	r2, r7, #4
 800c374:	f107 0314 	add.w	r3, r7, #20
 800c378:	4611      	mov	r1, r2
 800c37a:	4618      	mov	r0, r3
 800c37c:	f001 fb70 	bl	800da60 <xTaskCheckForTimeOut>
 800c380:	4603      	mov	r3, r0
 800c382:	2b00      	cmp	r3, #0
 800c384:	d124      	bne.n	800c3d0 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c386:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c388:	f000 fd19 	bl	800cdbe <prvIsQueueFull>
 800c38c:	4603      	mov	r3, r0
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d018      	beq.n	800c3c4 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c394:	3310      	adds	r3, #16
 800c396:	687a      	ldr	r2, [r7, #4]
 800c398:	4611      	mov	r1, r2
 800c39a:	4618      	mov	r0, r3
 800c39c:	f001 fa90 	bl	800d8c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c3a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c3a2:	f000 fca4 	bl	800ccee <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c3a6:	f001 f8a7 	bl	800d4f8 <xTaskResumeAll>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	f47f af7c 	bne.w	800c2aa <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800c3b2:	4b0c      	ldr	r3, [pc, #48]	; (800c3e4 <xQueueGenericSend+0x208>)
 800c3b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3b8:	601a      	str	r2, [r3, #0]
 800c3ba:	f3bf 8f4f 	dsb	sy
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	e772      	b.n	800c2aa <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c3c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c3c6:	f000 fc92 	bl	800ccee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c3ca:	f001 f895 	bl	800d4f8 <xTaskResumeAll>
 800c3ce:	e76c      	b.n	800c2aa <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c3d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c3d2:	f000 fc8c 	bl	800ccee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c3d6:	f001 f88f 	bl	800d4f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c3da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3738      	adds	r7, #56	; 0x38
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	e000ed04 	.word	0xe000ed04

0800c3e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b08e      	sub	sp, #56	; 0x38
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	60f8      	str	r0, [r7, #12]
 800c3f0:	60b9      	str	r1, [r7, #8]
 800c3f2:	607a      	str	r2, [r7, #4]
 800c3f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10c      	bne.n	800c41a <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800c400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c404:	b672      	cpsid	i
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	b662      	cpsie	i
 800c414:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c416:	bf00      	nop
 800c418:	e7fe      	b.n	800c418 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d103      	bne.n	800c428 <xQueueGenericSendFromISR+0x40>
 800c420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c424:	2b00      	cmp	r3, #0
 800c426:	d101      	bne.n	800c42c <xQueueGenericSendFromISR+0x44>
 800c428:	2301      	movs	r3, #1
 800c42a:	e000      	b.n	800c42e <xQueueGenericSendFromISR+0x46>
 800c42c:	2300      	movs	r3, #0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d10c      	bne.n	800c44c <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800c432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c436:	b672      	cpsid	i
 800c438:	f383 8811 	msr	BASEPRI, r3
 800c43c:	f3bf 8f6f 	isb	sy
 800c440:	f3bf 8f4f 	dsb	sy
 800c444:	b662      	cpsie	i
 800c446:	623b      	str	r3, [r7, #32]
}
 800c448:	bf00      	nop
 800c44a:	e7fe      	b.n	800c44a <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	2b02      	cmp	r3, #2
 800c450:	d103      	bne.n	800c45a <xQueueGenericSendFromISR+0x72>
 800c452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c456:	2b01      	cmp	r3, #1
 800c458:	d101      	bne.n	800c45e <xQueueGenericSendFromISR+0x76>
 800c45a:	2301      	movs	r3, #1
 800c45c:	e000      	b.n	800c460 <xQueueGenericSendFromISR+0x78>
 800c45e:	2300      	movs	r3, #0
 800c460:	2b00      	cmp	r3, #0
 800c462:	d10c      	bne.n	800c47e <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800c464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c468:	b672      	cpsid	i
 800c46a:	f383 8811 	msr	BASEPRI, r3
 800c46e:	f3bf 8f6f 	isb	sy
 800c472:	f3bf 8f4f 	dsb	sy
 800c476:	b662      	cpsie	i
 800c478:	61fb      	str	r3, [r7, #28]
}
 800c47a:	bf00      	nop
 800c47c:	e7fe      	b.n	800c47c <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c47e:	f002 fc45 	bl	800ed0c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c482:	f3ef 8211 	mrs	r2, BASEPRI
 800c486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c48a:	b672      	cpsid	i
 800c48c:	f383 8811 	msr	BASEPRI, r3
 800c490:	f3bf 8f6f 	isb	sy
 800c494:	f3bf 8f4f 	dsb	sy
 800c498:	b662      	cpsie	i
 800c49a:	61ba      	str	r2, [r7, #24]
 800c49c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c49e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c4a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d302      	bcc.n	800c4b4 <xQueueGenericSendFromISR+0xcc>
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	2b02      	cmp	r3, #2
 800c4b2:	d12c      	bne.n	800c50e <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c4ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c4be:	683a      	ldr	r2, [r7, #0]
 800c4c0:	68b9      	ldr	r1, [r7, #8]
 800c4c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4c4:	f000 fb83 	bl	800cbce <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c4c8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c4cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4d0:	d112      	bne.n	800c4f8 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d016      	beq.n	800c508 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4dc:	3324      	adds	r3, #36	; 0x24
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f001 fa42 	bl	800d968 <xTaskRemoveFromEventList>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d00e      	beq.n	800c508 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d00b      	beq.n	800c508 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	601a      	str	r2, [r3, #0]
 800c4f6:	e007      	b.n	800c508 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c4f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	b2db      	uxtb	r3, r3
 800c500:	b25a      	sxtb	r2, r3
 800c502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c508:	2301      	movs	r3, #1
 800c50a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c50c:	e001      	b.n	800c512 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c50e:	2300      	movs	r3, #0
 800c510:	637b      	str	r3, [r7, #52]	; 0x34
 800c512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c514:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c516:	693b      	ldr	r3, [r7, #16]
 800c518:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c51c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c51e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c520:	4618      	mov	r0, r3
 800c522:	3738      	adds	r7, #56	; 0x38
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b08e      	sub	sp, #56	; 0x38
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
 800c530:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d10c      	bne.n	800c556 <xQueueGiveFromISR+0x2e>
	__asm volatile
 800c53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c540:	b672      	cpsid	i
 800c542:	f383 8811 	msr	BASEPRI, r3
 800c546:	f3bf 8f6f 	isb	sy
 800c54a:	f3bf 8f4f 	dsb	sy
 800c54e:	b662      	cpsie	i
 800c550:	623b      	str	r3, [r7, #32]
}
 800c552:	bf00      	nop
 800c554:	e7fe      	b.n	800c554 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00c      	beq.n	800c578 <xQueueGiveFromISR+0x50>
	__asm volatile
 800c55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c562:	b672      	cpsid	i
 800c564:	f383 8811 	msr	BASEPRI, r3
 800c568:	f3bf 8f6f 	isb	sy
 800c56c:	f3bf 8f4f 	dsb	sy
 800c570:	b662      	cpsie	i
 800c572:	61fb      	str	r3, [r7, #28]
}
 800c574:	bf00      	nop
 800c576:	e7fe      	b.n	800c576 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d103      	bne.n	800c588 <xQueueGiveFromISR+0x60>
 800c580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c582:	689b      	ldr	r3, [r3, #8]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d101      	bne.n	800c58c <xQueueGiveFromISR+0x64>
 800c588:	2301      	movs	r3, #1
 800c58a:	e000      	b.n	800c58e <xQueueGiveFromISR+0x66>
 800c58c:	2300      	movs	r3, #0
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10c      	bne.n	800c5ac <xQueueGiveFromISR+0x84>
	__asm volatile
 800c592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c596:	b672      	cpsid	i
 800c598:	f383 8811 	msr	BASEPRI, r3
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	b662      	cpsie	i
 800c5a6:	61bb      	str	r3, [r7, #24]
}
 800c5a8:	bf00      	nop
 800c5aa:	e7fe      	b.n	800c5aa <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c5ac:	f002 fbae 	bl	800ed0c <vPortValidateInterruptPriority>
	__asm volatile
 800c5b0:	f3ef 8211 	mrs	r2, BASEPRI
 800c5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b8:	b672      	cpsid	i
 800c5ba:	f383 8811 	msr	BASEPRI, r3
 800c5be:	f3bf 8f6f 	isb	sy
 800c5c2:	f3bf 8f4f 	dsb	sy
 800c5c6:	b662      	cpsie	i
 800c5c8:	617a      	str	r2, [r7, #20]
 800c5ca:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c5cc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c5ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5d4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d22b      	bcs.n	800c638 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ec:	1c5a      	adds	r2, r3, #1
 800c5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c5f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5fa:	d112      	bne.n	800c622 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c600:	2b00      	cmp	r3, #0
 800c602:	d016      	beq.n	800c632 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c606:	3324      	adds	r3, #36	; 0x24
 800c608:	4618      	mov	r0, r3
 800c60a:	f001 f9ad 	bl	800d968 <xTaskRemoveFromEventList>
 800c60e:	4603      	mov	r3, r0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00e      	beq.n	800c632 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d00b      	beq.n	800c632 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	2201      	movs	r2, #1
 800c61e:	601a      	str	r2, [r3, #0]
 800c620:	e007      	b.n	800c632 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c622:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c626:	3301      	adds	r3, #1
 800c628:	b2db      	uxtb	r3, r3
 800c62a:	b25a      	sxtb	r2, r3
 800c62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c632:	2301      	movs	r3, #1
 800c634:	637b      	str	r3, [r7, #52]	; 0x34
 800c636:	e001      	b.n	800c63c <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c638:	2300      	movs	r3, #0
 800c63a:	637b      	str	r3, [r7, #52]	; 0x34
 800c63c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c63e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f383 8811 	msr	BASEPRI, r3
}
 800c646:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3738      	adds	r7, #56	; 0x38
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
	...

0800c654 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b08c      	sub	sp, #48	; 0x30
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	60b9      	str	r1, [r7, #8]
 800c65e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c660:	2300      	movs	r3, #0
 800c662:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d10c      	bne.n	800c688 <xQueueReceive+0x34>
	__asm volatile
 800c66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c672:	b672      	cpsid	i
 800c674:	f383 8811 	msr	BASEPRI, r3
 800c678:	f3bf 8f6f 	isb	sy
 800c67c:	f3bf 8f4f 	dsb	sy
 800c680:	b662      	cpsie	i
 800c682:	623b      	str	r3, [r7, #32]
}
 800c684:	bf00      	nop
 800c686:	e7fe      	b.n	800c686 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d103      	bne.n	800c696 <xQueueReceive+0x42>
 800c68e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c692:	2b00      	cmp	r3, #0
 800c694:	d101      	bne.n	800c69a <xQueueReceive+0x46>
 800c696:	2301      	movs	r3, #1
 800c698:	e000      	b.n	800c69c <xQueueReceive+0x48>
 800c69a:	2300      	movs	r3, #0
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d10c      	bne.n	800c6ba <xQueueReceive+0x66>
	__asm volatile
 800c6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a4:	b672      	cpsid	i
 800c6a6:	f383 8811 	msr	BASEPRI, r3
 800c6aa:	f3bf 8f6f 	isb	sy
 800c6ae:	f3bf 8f4f 	dsb	sy
 800c6b2:	b662      	cpsie	i
 800c6b4:	61fb      	str	r3, [r7, #28]
}
 800c6b6:	bf00      	nop
 800c6b8:	e7fe      	b.n	800c6b8 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c6ba:	f001 fb31 	bl	800dd20 <xTaskGetSchedulerState>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d102      	bne.n	800c6ca <xQueueReceive+0x76>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d101      	bne.n	800c6ce <xQueueReceive+0x7a>
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e000      	b.n	800c6d0 <xQueueReceive+0x7c>
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d10c      	bne.n	800c6ee <xQueueReceive+0x9a>
	__asm volatile
 800c6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d8:	b672      	cpsid	i
 800c6da:	f383 8811 	msr	BASEPRI, r3
 800c6de:	f3bf 8f6f 	isb	sy
 800c6e2:	f3bf 8f4f 	dsb	sy
 800c6e6:	b662      	cpsie	i
 800c6e8:	61bb      	str	r3, [r7, #24]
}
 800c6ea:	bf00      	nop
 800c6ec:	e7fe      	b.n	800c6ec <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c6ee:	f002 fa25 	bl	800eb3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d01f      	beq.n	800c73e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c6fe:	68b9      	ldr	r1, [r7, #8]
 800c700:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c702:	f000 face 	bl	800cca2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c708:	1e5a      	subs	r2, r3, #1
 800c70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c70c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c710:	691b      	ldr	r3, [r3, #16]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d00f      	beq.n	800c736 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c718:	3310      	adds	r3, #16
 800c71a:	4618      	mov	r0, r3
 800c71c:	f001 f924 	bl	800d968 <xTaskRemoveFromEventList>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d007      	beq.n	800c736 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c726:	4b3d      	ldr	r3, [pc, #244]	; (800c81c <xQueueReceive+0x1c8>)
 800c728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c72c:	601a      	str	r2, [r3, #0]
 800c72e:	f3bf 8f4f 	dsb	sy
 800c732:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c736:	f002 fa35 	bl	800eba4 <vPortExitCritical>
				return pdPASS;
 800c73a:	2301      	movs	r3, #1
 800c73c:	e069      	b.n	800c812 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d103      	bne.n	800c74c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c744:	f002 fa2e 	bl	800eba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c748:	2300      	movs	r3, #0
 800c74a:	e062      	b.n	800c812 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d106      	bne.n	800c760 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c752:	f107 0310 	add.w	r3, r7, #16
 800c756:	4618      	mov	r0, r3
 800c758:	f001 f96c 	bl	800da34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c75c:	2301      	movs	r3, #1
 800c75e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c760:	f002 fa20 	bl	800eba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c764:	f000 feba 	bl	800d4dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c768:	f002 f9e8 	bl	800eb3c <vPortEnterCritical>
 800c76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c772:	b25b      	sxtb	r3, r3
 800c774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c778:	d103      	bne.n	800c782 <xQueueReceive+0x12e>
 800c77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c77c:	2200      	movs	r2, #0
 800c77e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c784:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c788:	b25b      	sxtb	r3, r3
 800c78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c78e:	d103      	bne.n	800c798 <xQueueReceive+0x144>
 800c790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c792:	2200      	movs	r2, #0
 800c794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c798:	f002 fa04 	bl	800eba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c79c:	1d3a      	adds	r2, r7, #4
 800c79e:	f107 0310 	add.w	r3, r7, #16
 800c7a2:	4611      	mov	r1, r2
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f001 f95b 	bl	800da60 <xTaskCheckForTimeOut>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d123      	bne.n	800c7f8 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7b2:	f000 faee 	bl	800cd92 <prvIsQueueEmpty>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d017      	beq.n	800c7ec <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7be:	3324      	adds	r3, #36	; 0x24
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f001 f87b 	bl	800d8c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c7ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7cc:	f000 fa8f 	bl	800ccee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c7d0:	f000 fe92 	bl	800d4f8 <xTaskResumeAll>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d189      	bne.n	800c6ee <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800c7da:	4b10      	ldr	r3, [pc, #64]	; (800c81c <xQueueReceive+0x1c8>)
 800c7dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7e0:	601a      	str	r2, [r3, #0]
 800c7e2:	f3bf 8f4f 	dsb	sy
 800c7e6:	f3bf 8f6f 	isb	sy
 800c7ea:	e780      	b.n	800c6ee <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c7ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7ee:	f000 fa7e 	bl	800ccee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7f2:	f000 fe81 	bl	800d4f8 <xTaskResumeAll>
 800c7f6:	e77a      	b.n	800c6ee <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c7f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7fa:	f000 fa78 	bl	800ccee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7fe:	f000 fe7b 	bl	800d4f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c802:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c804:	f000 fac5 	bl	800cd92 <prvIsQueueEmpty>
 800c808:	4603      	mov	r3, r0
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	f43f af6f 	beq.w	800c6ee <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c810:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c812:	4618      	mov	r0, r3
 800c814:	3730      	adds	r7, #48	; 0x30
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	e000ed04 	.word	0xe000ed04

0800c820 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b08e      	sub	sp, #56	; 0x38
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c82a:	2300      	movs	r3, #0
 800c82c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c832:	2300      	movs	r3, #0
 800c834:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d10c      	bne.n	800c856 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800c83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c840:	b672      	cpsid	i
 800c842:	f383 8811 	msr	BASEPRI, r3
 800c846:	f3bf 8f6f 	isb	sy
 800c84a:	f3bf 8f4f 	dsb	sy
 800c84e:	b662      	cpsie	i
 800c850:	623b      	str	r3, [r7, #32]
}
 800c852:	bf00      	nop
 800c854:	e7fe      	b.n	800c854 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d00c      	beq.n	800c878 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800c85e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c862:	b672      	cpsid	i
 800c864:	f383 8811 	msr	BASEPRI, r3
 800c868:	f3bf 8f6f 	isb	sy
 800c86c:	f3bf 8f4f 	dsb	sy
 800c870:	b662      	cpsie	i
 800c872:	61fb      	str	r3, [r7, #28]
}
 800c874:	bf00      	nop
 800c876:	e7fe      	b.n	800c876 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c878:	f001 fa52 	bl	800dd20 <xTaskGetSchedulerState>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d102      	bne.n	800c888 <xQueueSemaphoreTake+0x68>
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d101      	bne.n	800c88c <xQueueSemaphoreTake+0x6c>
 800c888:	2301      	movs	r3, #1
 800c88a:	e000      	b.n	800c88e <xQueueSemaphoreTake+0x6e>
 800c88c:	2300      	movs	r3, #0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d10c      	bne.n	800c8ac <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800c892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c896:	b672      	cpsid	i
 800c898:	f383 8811 	msr	BASEPRI, r3
 800c89c:	f3bf 8f6f 	isb	sy
 800c8a0:	f3bf 8f4f 	dsb	sy
 800c8a4:	b662      	cpsie	i
 800c8a6:	61bb      	str	r3, [r7, #24]
}
 800c8a8:	bf00      	nop
 800c8aa:	e7fe      	b.n	800c8aa <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c8ac:	f002 f946 	bl	800eb3c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8b4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d024      	beq.n	800c906 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8be:	1e5a      	subs	r2, r3, #1
 800c8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d104      	bne.n	800c8d6 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c8cc:	f001 fba6 	bl	800e01c <pvTaskIncrementMutexHeldCount>
 800c8d0:	4602      	mov	r2, r0
 800c8d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8d4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8d8:	691b      	ldr	r3, [r3, #16]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d00f      	beq.n	800c8fe <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c8de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8e0:	3310      	adds	r3, #16
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f001 f840 	bl	800d968 <xTaskRemoveFromEventList>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d007      	beq.n	800c8fe <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c8ee:	4b55      	ldr	r3, [pc, #340]	; (800ca44 <xQueueSemaphoreTake+0x224>)
 800c8f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8f4:	601a      	str	r2, [r3, #0]
 800c8f6:	f3bf 8f4f 	dsb	sy
 800c8fa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c8fe:	f002 f951 	bl	800eba4 <vPortExitCritical>
				return pdPASS;
 800c902:	2301      	movs	r3, #1
 800c904:	e099      	b.n	800ca3a <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d113      	bne.n	800c934 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d00c      	beq.n	800c92c <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800c912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c916:	b672      	cpsid	i
 800c918:	f383 8811 	msr	BASEPRI, r3
 800c91c:	f3bf 8f6f 	isb	sy
 800c920:	f3bf 8f4f 	dsb	sy
 800c924:	b662      	cpsie	i
 800c926:	617b      	str	r3, [r7, #20]
}
 800c928:	bf00      	nop
 800c92a:	e7fe      	b.n	800c92a <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c92c:	f002 f93a 	bl	800eba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c930:	2300      	movs	r3, #0
 800c932:	e082      	b.n	800ca3a <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c936:	2b00      	cmp	r3, #0
 800c938:	d106      	bne.n	800c948 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c93a:	f107 030c 	add.w	r3, r7, #12
 800c93e:	4618      	mov	r0, r3
 800c940:	f001 f878 	bl	800da34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c944:	2301      	movs	r3, #1
 800c946:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c948:	f002 f92c 	bl	800eba4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c94c:	f000 fdc6 	bl	800d4dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c950:	f002 f8f4 	bl	800eb3c <vPortEnterCritical>
 800c954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c956:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c95a:	b25b      	sxtb	r3, r3
 800c95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c960:	d103      	bne.n	800c96a <xQueueSemaphoreTake+0x14a>
 800c962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c964:	2200      	movs	r2, #0
 800c966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c96a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c96c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c970:	b25b      	sxtb	r3, r3
 800c972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c976:	d103      	bne.n	800c980 <xQueueSemaphoreTake+0x160>
 800c978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c97a:	2200      	movs	r2, #0
 800c97c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c980:	f002 f910 	bl	800eba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c984:	463a      	mov	r2, r7
 800c986:	f107 030c 	add.w	r3, r7, #12
 800c98a:	4611      	mov	r1, r2
 800c98c:	4618      	mov	r0, r3
 800c98e:	f001 f867 	bl	800da60 <xTaskCheckForTimeOut>
 800c992:	4603      	mov	r3, r0
 800c994:	2b00      	cmp	r3, #0
 800c996:	d132      	bne.n	800c9fe <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c998:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c99a:	f000 f9fa 	bl	800cd92 <prvIsQueueEmpty>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d026      	beq.n	800c9f2 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d109      	bne.n	800c9c0 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800c9ac:	f002 f8c6 	bl	800eb3c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9b2:	689b      	ldr	r3, [r3, #8]
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f001 f9d1 	bl	800dd5c <xTaskPriorityInherit>
 800c9ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c9bc:	f002 f8f2 	bl	800eba4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c9c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9c2:	3324      	adds	r3, #36	; 0x24
 800c9c4:	683a      	ldr	r2, [r7, #0]
 800c9c6:	4611      	mov	r1, r2
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f000 ff79 	bl	800d8c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c9ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9d0:	f000 f98d 	bl	800ccee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c9d4:	f000 fd90 	bl	800d4f8 <xTaskResumeAll>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	f47f af66 	bne.w	800c8ac <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800c9e0:	4b18      	ldr	r3, [pc, #96]	; (800ca44 <xQueueSemaphoreTake+0x224>)
 800c9e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9e6:	601a      	str	r2, [r3, #0]
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	f3bf 8f6f 	isb	sy
 800c9f0:	e75c      	b.n	800c8ac <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c9f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9f4:	f000 f97b 	bl	800ccee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c9f8:	f000 fd7e 	bl	800d4f8 <xTaskResumeAll>
 800c9fc:	e756      	b.n	800c8ac <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c9fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ca00:	f000 f975 	bl	800ccee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ca04:	f000 fd78 	bl	800d4f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ca08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ca0a:	f000 f9c2 	bl	800cd92 <prvIsQueueEmpty>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f43f af4b 	beq.w	800c8ac <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ca16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00d      	beq.n	800ca38 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800ca1c:	f002 f88e 	bl	800eb3c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ca20:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ca22:	f000 f8bc 	bl	800cb9e <prvGetDisinheritPriorityAfterTimeout>
 800ca26:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ca28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca2a:	689b      	ldr	r3, [r3, #8]
 800ca2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f001 fa6e 	bl	800df10 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ca34:	f002 f8b6 	bl	800eba4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ca38:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3738      	adds	r7, #56	; 0x38
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}
 800ca42:	bf00      	nop
 800ca44:	e000ed04 	.word	0xe000ed04

0800ca48 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b08e      	sub	sp, #56	; 0x38
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ca58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d10c      	bne.n	800ca78 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca62:	b672      	cpsid	i
 800ca64:	f383 8811 	msr	BASEPRI, r3
 800ca68:	f3bf 8f6f 	isb	sy
 800ca6c:	f3bf 8f4f 	dsb	sy
 800ca70:	b662      	cpsie	i
 800ca72:	623b      	str	r3, [r7, #32]
}
 800ca74:	bf00      	nop
 800ca76:	e7fe      	b.n	800ca76 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d103      	bne.n	800ca86 <xQueueReceiveFromISR+0x3e>
 800ca7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d101      	bne.n	800ca8a <xQueueReceiveFromISR+0x42>
 800ca86:	2301      	movs	r3, #1
 800ca88:	e000      	b.n	800ca8c <xQueueReceiveFromISR+0x44>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d10c      	bne.n	800caaa <xQueueReceiveFromISR+0x62>
	__asm volatile
 800ca90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca94:	b672      	cpsid	i
 800ca96:	f383 8811 	msr	BASEPRI, r3
 800ca9a:	f3bf 8f6f 	isb	sy
 800ca9e:	f3bf 8f4f 	dsb	sy
 800caa2:	b662      	cpsie	i
 800caa4:	61fb      	str	r3, [r7, #28]
}
 800caa6:	bf00      	nop
 800caa8:	e7fe      	b.n	800caa8 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800caaa:	f002 f92f 	bl	800ed0c <vPortValidateInterruptPriority>
	__asm volatile
 800caae:	f3ef 8211 	mrs	r2, BASEPRI
 800cab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab6:	b672      	cpsid	i
 800cab8:	f383 8811 	msr	BASEPRI, r3
 800cabc:	f3bf 8f6f 	isb	sy
 800cac0:	f3bf 8f4f 	dsb	sy
 800cac4:	b662      	cpsie	i
 800cac6:	61ba      	str	r2, [r7, #24]
 800cac8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800caca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cacc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cad2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d02f      	beq.n	800cb3a <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800cada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cadc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cae0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cae4:	68b9      	ldr	r1, [r7, #8]
 800cae6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cae8:	f000 f8db 	bl	800cca2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800caec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caee:	1e5a      	subs	r2, r3, #1
 800caf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800caf2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800caf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800caf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cafc:	d112      	bne.n	800cb24 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb00:	691b      	ldr	r3, [r3, #16]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d016      	beq.n	800cb34 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cb06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb08:	3310      	adds	r3, #16
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f000 ff2c 	bl	800d968 <xTaskRemoveFromEventList>
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d00e      	beq.n	800cb34 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d00b      	beq.n	800cb34 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2201      	movs	r2, #1
 800cb20:	601a      	str	r2, [r3, #0]
 800cb22:	e007      	b.n	800cb34 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800cb24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb28:	3301      	adds	r3, #1
 800cb2a:	b2db      	uxtb	r3, r3
 800cb2c:	b25a      	sxtb	r2, r3
 800cb2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800cb34:	2301      	movs	r3, #1
 800cb36:	637b      	str	r3, [r7, #52]	; 0x34
 800cb38:	e001      	b.n	800cb3e <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	637b      	str	r3, [r7, #52]	; 0x34
 800cb3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb40:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	f383 8811 	msr	BASEPRI, r3
}
 800cb48:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cb4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3738      	adds	r7, #56	; 0x38
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}

0800cb54 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10c      	bne.n	800cb80 <vQueueDelete+0x2c>
	__asm volatile
 800cb66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb6a:	b672      	cpsid	i
 800cb6c:	f383 8811 	msr	BASEPRI, r3
 800cb70:	f3bf 8f6f 	isb	sy
 800cb74:	f3bf 8f4f 	dsb	sy
 800cb78:	b662      	cpsie	i
 800cb7a:	60bb      	str	r3, [r7, #8]
}
 800cb7c:	bf00      	nop
 800cb7e:	e7fe      	b.n	800cb7e <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f000 f95f 	bl	800ce44 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d102      	bne.n	800cb96 <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 800cb90:	68f8      	ldr	r0, [r7, #12]
 800cb92:	f002 f9c9 	bl	800ef28 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cb96:	bf00      	nop
 800cb98:	3710      	adds	r7, #16
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}

0800cb9e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cb9e:	b480      	push	{r7}
 800cba0:	b085      	sub	sp, #20
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d006      	beq.n	800cbbc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800cbb8:	60fb      	str	r3, [r7, #12]
 800cbba:	e001      	b.n	800cbc0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
	}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3714      	adds	r7, #20
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbcc:	4770      	bx	lr

0800cbce <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cbce:	b580      	push	{r7, lr}
 800cbd0:	b086      	sub	sp, #24
 800cbd2:	af00      	add	r7, sp, #0
 800cbd4:	60f8      	str	r0, [r7, #12]
 800cbd6:	60b9      	str	r1, [r7, #8]
 800cbd8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbe2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d10d      	bne.n	800cc08 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d14d      	bne.n	800cc90 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	689b      	ldr	r3, [r3, #8]
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f001 f917 	bl	800de2c <xTaskPriorityDisinherit>
 800cbfe:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2200      	movs	r2, #0
 800cc04:	609a      	str	r2, [r3, #8]
 800cc06:	e043      	b.n	800cc90 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d119      	bne.n	800cc42 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	6858      	ldr	r0, [r3, #4]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc16:	461a      	mov	r2, r3
 800cc18:	68b9      	ldr	r1, [r7, #8]
 800cc1a:	f002 facf 	bl	800f1bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	685a      	ldr	r2, [r3, #4]
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc26:	441a      	add	r2, r3
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	685a      	ldr	r2, [r3, #4]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	689b      	ldr	r3, [r3, #8]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d32b      	bcc.n	800cc90 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681a      	ldr	r2, [r3, #0]
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	605a      	str	r2, [r3, #4]
 800cc40:	e026      	b.n	800cc90 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	68d8      	ldr	r0, [r3, #12]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	68b9      	ldr	r1, [r7, #8]
 800cc4e:	f002 fab5 	bl	800f1bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	68da      	ldr	r2, [r3, #12]
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc5a:	425b      	negs	r3, r3
 800cc5c:	441a      	add	r2, r3
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	68da      	ldr	r2, [r3, #12]
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d207      	bcs.n	800cc7e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	689a      	ldr	r2, [r3, #8]
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc76:	425b      	negs	r3, r3
 800cc78:	441a      	add	r2, r3
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2b02      	cmp	r3, #2
 800cc82:	d105      	bne.n	800cc90 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d002      	beq.n	800cc90 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cc8a:	693b      	ldr	r3, [r7, #16]
 800cc8c:	3b01      	subs	r3, #1
 800cc8e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	1c5a      	adds	r2, r3, #1
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cc98:	697b      	ldr	r3, [r7, #20]
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3718      	adds	r7, #24
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cca2:	b580      	push	{r7, lr}
 800cca4:	b082      	sub	sp, #8
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]
 800ccaa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d018      	beq.n	800cce6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	68da      	ldr	r2, [r3, #12]
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccbc:	441a      	add	r2, r3
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	68da      	ldr	r2, [r3, #12]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	689b      	ldr	r3, [r3, #8]
 800ccca:	429a      	cmp	r2, r3
 800cccc:	d303      	bcc.n	800ccd6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681a      	ldr	r2, [r3, #0]
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	68d9      	ldr	r1, [r3, #12]
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccde:	461a      	mov	r2, r3
 800cce0:	6838      	ldr	r0, [r7, #0]
 800cce2:	f002 fa6b 	bl	800f1bc <memcpy>
	}
}
 800cce6:	bf00      	nop
 800cce8:	3708      	adds	r7, #8
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}

0800ccee <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ccee:	b580      	push	{r7, lr}
 800ccf0:	b084      	sub	sp, #16
 800ccf2:	af00      	add	r7, sp, #0
 800ccf4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ccf6:	f001 ff21 	bl	800eb3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd00:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd02:	e011      	b.n	800cd28 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d012      	beq.n	800cd32 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	3324      	adds	r3, #36	; 0x24
 800cd10:	4618      	mov	r0, r3
 800cd12:	f000 fe29 	bl	800d968 <xTaskRemoveFromEventList>
 800cd16:	4603      	mov	r3, r0
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d001      	beq.n	800cd20 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cd1c:	f000 ff06 	bl	800db2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cd20:	7bfb      	ldrb	r3, [r7, #15]
 800cd22:	3b01      	subs	r3, #1
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	dce9      	bgt.n	800cd04 <prvUnlockQueue+0x16>
 800cd30:	e000      	b.n	800cd34 <prvUnlockQueue+0x46>
					break;
 800cd32:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	22ff      	movs	r2, #255	; 0xff
 800cd38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800cd3c:	f001 ff32 	bl	800eba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cd40:	f001 fefc 	bl	800eb3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd4a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd4c:	e011      	b.n	800cd72 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	691b      	ldr	r3, [r3, #16]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d012      	beq.n	800cd7c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	3310      	adds	r3, #16
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f000 fe04 	bl	800d968 <xTaskRemoveFromEventList>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d001      	beq.n	800cd6a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cd66:	f000 fee1 	bl	800db2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cd6a:	7bbb      	ldrb	r3, [r7, #14]
 800cd6c:	3b01      	subs	r3, #1
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	dce9      	bgt.n	800cd4e <prvUnlockQueue+0x60>
 800cd7a:	e000      	b.n	800cd7e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cd7c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	22ff      	movs	r2, #255	; 0xff
 800cd82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800cd86:	f001 ff0d 	bl	800eba4 <vPortExitCritical>
}
 800cd8a:	bf00      	nop
 800cd8c:	3710      	adds	r7, #16
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}

0800cd92 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b084      	sub	sp, #16
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cd9a:	f001 fecf 	bl	800eb3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d102      	bne.n	800cdac <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cda6:	2301      	movs	r3, #1
 800cda8:	60fb      	str	r3, [r7, #12]
 800cdaa:	e001      	b.n	800cdb0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cdac:	2300      	movs	r3, #0
 800cdae:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdb0:	f001 fef8 	bl	800eba4 <vPortExitCritical>

	return xReturn;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3710      	adds	r7, #16
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}

0800cdbe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cdbe:	b580      	push	{r7, lr}
 800cdc0:	b084      	sub	sp, #16
 800cdc2:	af00      	add	r7, sp, #0
 800cdc4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cdc6:	f001 feb9 	bl	800eb3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	d102      	bne.n	800cddc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	60fb      	str	r3, [r7, #12]
 800cdda:	e001      	b.n	800cde0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cddc:	2300      	movs	r3, #0
 800cdde:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cde0:	f001 fee0 	bl	800eba4 <vPortExitCritical>

	return xReturn;
 800cde4:	68fb      	ldr	r3, [r7, #12]
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3710      	adds	r7, #16
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
	...

0800cdf0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b085      	sub	sp, #20
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	60fb      	str	r3, [r7, #12]
 800cdfe:	e014      	b.n	800ce2a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ce00:	4a0f      	ldr	r2, [pc, #60]	; (800ce40 <vQueueAddToRegistry+0x50>)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d10b      	bne.n	800ce24 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ce0c:	490c      	ldr	r1, [pc, #48]	; (800ce40 <vQueueAddToRegistry+0x50>)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	683a      	ldr	r2, [r7, #0]
 800ce12:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ce16:	4a0a      	ldr	r2, [pc, #40]	; (800ce40 <vQueueAddToRegistry+0x50>)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	00db      	lsls	r3, r3, #3
 800ce1c:	4413      	add	r3, r2
 800ce1e:	687a      	ldr	r2, [r7, #4]
 800ce20:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ce22:	e006      	b.n	800ce32 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	3301      	adds	r3, #1
 800ce28:	60fb      	str	r3, [r7, #12]
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	2b07      	cmp	r3, #7
 800ce2e:	d9e7      	bls.n	800ce00 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ce30:	bf00      	nop
 800ce32:	bf00      	nop
 800ce34:	3714      	adds	r7, #20
 800ce36:	46bd      	mov	sp, r7
 800ce38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3c:	4770      	bx	lr
 800ce3e:	bf00      	nop
 800ce40:	20000f44 	.word	0x20000f44

0800ce44 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ce44:	b480      	push	{r7}
 800ce46:	b085      	sub	sp, #20
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	60fb      	str	r3, [r7, #12]
 800ce50:	e016      	b.n	800ce80 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ce52:	4a10      	ldr	r2, [pc, #64]	; (800ce94 <vQueueUnregisterQueue+0x50>)
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	00db      	lsls	r3, r3, #3
 800ce58:	4413      	add	r3, r2
 800ce5a:	685b      	ldr	r3, [r3, #4]
 800ce5c:	687a      	ldr	r2, [r7, #4]
 800ce5e:	429a      	cmp	r2, r3
 800ce60:	d10b      	bne.n	800ce7a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ce62:	4a0c      	ldr	r2, [pc, #48]	; (800ce94 <vQueueUnregisterQueue+0x50>)
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2100      	movs	r1, #0
 800ce68:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ce6c:	4a09      	ldr	r2, [pc, #36]	; (800ce94 <vQueueUnregisterQueue+0x50>)
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	00db      	lsls	r3, r3, #3
 800ce72:	4413      	add	r3, r2
 800ce74:	2200      	movs	r2, #0
 800ce76:	605a      	str	r2, [r3, #4]
				break;
 800ce78:	e006      	b.n	800ce88 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	3301      	adds	r3, #1
 800ce7e:	60fb      	str	r3, [r7, #12]
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	2b07      	cmp	r3, #7
 800ce84:	d9e5      	bls.n	800ce52 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ce86:	bf00      	nop
 800ce88:	bf00      	nop
 800ce8a:	3714      	adds	r7, #20
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr
 800ce94:	20000f44 	.word	0x20000f44

0800ce98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b086      	sub	sp, #24
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cea8:	f001 fe48 	bl	800eb3c <vPortEnterCritical>
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ceb2:	b25b      	sxtb	r3, r3
 800ceb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceb8:	d103      	bne.n	800cec2 <vQueueWaitForMessageRestricted+0x2a>
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	2200      	movs	r2, #0
 800cebe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cec8:	b25b      	sxtb	r3, r3
 800ceca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cece:	d103      	bne.n	800ced8 <vQueueWaitForMessageRestricted+0x40>
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	2200      	movs	r2, #0
 800ced4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ced8:	f001 fe64 	bl	800eba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cedc:	697b      	ldr	r3, [r7, #20]
 800cede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d106      	bne.n	800cef2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	3324      	adds	r3, #36	; 0x24
 800cee8:	687a      	ldr	r2, [r7, #4]
 800ceea:	68b9      	ldr	r1, [r7, #8]
 800ceec:	4618      	mov	r0, r3
 800ceee:	f000 fd0d 	bl	800d90c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cef2:	6978      	ldr	r0, [r7, #20]
 800cef4:	f7ff fefb 	bl	800ccee <prvUnlockQueue>
	}
 800cef8:	bf00      	nop
 800cefa:	3718      	adds	r7, #24
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b08e      	sub	sp, #56	; 0x38
 800cf04:	af04      	add	r7, sp, #16
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cf0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d10c      	bne.n	800cf2e <xTaskCreateStatic+0x2e>
	__asm volatile
 800cf14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf18:	b672      	cpsid	i
 800cf1a:	f383 8811 	msr	BASEPRI, r3
 800cf1e:	f3bf 8f6f 	isb	sy
 800cf22:	f3bf 8f4f 	dsb	sy
 800cf26:	b662      	cpsie	i
 800cf28:	623b      	str	r3, [r7, #32]
}
 800cf2a:	bf00      	nop
 800cf2c:	e7fe      	b.n	800cf2c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800cf2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d10c      	bne.n	800cf4e <xTaskCreateStatic+0x4e>
	__asm volatile
 800cf34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf38:	b672      	cpsid	i
 800cf3a:	f383 8811 	msr	BASEPRI, r3
 800cf3e:	f3bf 8f6f 	isb	sy
 800cf42:	f3bf 8f4f 	dsb	sy
 800cf46:	b662      	cpsie	i
 800cf48:	61fb      	str	r3, [r7, #28]
}
 800cf4a:	bf00      	nop
 800cf4c:	e7fe      	b.n	800cf4c <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cf4e:	23bc      	movs	r3, #188	; 0xbc
 800cf50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	2bbc      	cmp	r3, #188	; 0xbc
 800cf56:	d00c      	beq.n	800cf72 <xTaskCreateStatic+0x72>
	__asm volatile
 800cf58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf5c:	b672      	cpsid	i
 800cf5e:	f383 8811 	msr	BASEPRI, r3
 800cf62:	f3bf 8f6f 	isb	sy
 800cf66:	f3bf 8f4f 	dsb	sy
 800cf6a:	b662      	cpsie	i
 800cf6c:	61bb      	str	r3, [r7, #24]
}
 800cf6e:	bf00      	nop
 800cf70:	e7fe      	b.n	800cf70 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cf72:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cf74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d01e      	beq.n	800cfb8 <xTaskCreateStatic+0xb8>
 800cf7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d01b      	beq.n	800cfb8 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cf80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf82:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cf84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cf88:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8c:	2202      	movs	r2, #2
 800cf8e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cf92:	2300      	movs	r3, #0
 800cf94:	9303      	str	r3, [sp, #12]
 800cf96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf98:	9302      	str	r3, [sp, #8]
 800cf9a:	f107 0314 	add.w	r3, r7, #20
 800cf9e:	9301      	str	r3, [sp, #4]
 800cfa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa2:	9300      	str	r3, [sp, #0]
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	687a      	ldr	r2, [r7, #4]
 800cfa8:	68b9      	ldr	r1, [r7, #8]
 800cfaa:	68f8      	ldr	r0, [r7, #12]
 800cfac:	f000 f850 	bl	800d050 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cfb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cfb2:	f000 f8f5 	bl	800d1a0 <prvAddNewTaskToReadyList>
 800cfb6:	e001      	b.n	800cfbc <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800cfb8:	2300      	movs	r3, #0
 800cfba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cfbc:	697b      	ldr	r3, [r7, #20]
	}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	3728      	adds	r7, #40	; 0x28
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b08c      	sub	sp, #48	; 0x30
 800cfca:	af04      	add	r7, sp, #16
 800cfcc:	60f8      	str	r0, [r7, #12]
 800cfce:	60b9      	str	r1, [r7, #8]
 800cfd0:	603b      	str	r3, [r7, #0]
 800cfd2:	4613      	mov	r3, r2
 800cfd4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cfd6:	88fb      	ldrh	r3, [r7, #6]
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f001 feda 	bl	800ed94 <pvPortMalloc>
 800cfe0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d00e      	beq.n	800d006 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cfe8:	20bc      	movs	r0, #188	; 0xbc
 800cfea:	f001 fed3 	bl	800ed94 <pvPortMalloc>
 800cfee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cff0:	69fb      	ldr	r3, [r7, #28]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d003      	beq.n	800cffe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	697a      	ldr	r2, [r7, #20]
 800cffa:	631a      	str	r2, [r3, #48]	; 0x30
 800cffc:	e005      	b.n	800d00a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cffe:	6978      	ldr	r0, [r7, #20]
 800d000:	f001 ff92 	bl	800ef28 <vPortFree>
 800d004:	e001      	b.n	800d00a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d006:	2300      	movs	r3, #0
 800d008:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d00a:	69fb      	ldr	r3, [r7, #28]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d017      	beq.n	800d040 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	2200      	movs	r2, #0
 800d014:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d018:	88fa      	ldrh	r2, [r7, #6]
 800d01a:	2300      	movs	r3, #0
 800d01c:	9303      	str	r3, [sp, #12]
 800d01e:	69fb      	ldr	r3, [r7, #28]
 800d020:	9302      	str	r3, [sp, #8]
 800d022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d024:	9301      	str	r3, [sp, #4]
 800d026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d028:	9300      	str	r3, [sp, #0]
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	68b9      	ldr	r1, [r7, #8]
 800d02e:	68f8      	ldr	r0, [r7, #12]
 800d030:	f000 f80e 	bl	800d050 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d034:	69f8      	ldr	r0, [r7, #28]
 800d036:	f000 f8b3 	bl	800d1a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d03a:	2301      	movs	r3, #1
 800d03c:	61bb      	str	r3, [r7, #24]
 800d03e:	e002      	b.n	800d046 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d040:	f04f 33ff 	mov.w	r3, #4294967295
 800d044:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d046:	69bb      	ldr	r3, [r7, #24]
	}
 800d048:	4618      	mov	r0, r3
 800d04a:	3720      	adds	r7, #32
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b088      	sub	sp, #32
 800d054:	af00      	add	r7, sp, #0
 800d056:	60f8      	str	r0, [r7, #12]
 800d058:	60b9      	str	r1, [r7, #8]
 800d05a:	607a      	str	r2, [r7, #4]
 800d05c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d060:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	461a      	mov	r2, r3
 800d068:	21a5      	movs	r1, #165	; 0xa5
 800d06a:	f002 f8b5 	bl	800f1d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d072:	6879      	ldr	r1, [r7, #4]
 800d074:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800d078:	440b      	add	r3, r1
 800d07a:	009b      	lsls	r3, r3, #2
 800d07c:	4413      	add	r3, r2
 800d07e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	f023 0307 	bic.w	r3, r3, #7
 800d086:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	f003 0307 	and.w	r3, r3, #7
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d00c      	beq.n	800d0ac <prvInitialiseNewTask+0x5c>
	__asm volatile
 800d092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d096:	b672      	cpsid	i
 800d098:	f383 8811 	msr	BASEPRI, r3
 800d09c:	f3bf 8f6f 	isb	sy
 800d0a0:	f3bf 8f4f 	dsb	sy
 800d0a4:	b662      	cpsie	i
 800d0a6:	617b      	str	r3, [r7, #20]
}
 800d0a8:	bf00      	nop
 800d0aa:	e7fe      	b.n	800d0aa <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d01f      	beq.n	800d0f2 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	61fb      	str	r3, [r7, #28]
 800d0b6:	e012      	b.n	800d0de <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d0b8:	68ba      	ldr	r2, [r7, #8]
 800d0ba:	69fb      	ldr	r3, [r7, #28]
 800d0bc:	4413      	add	r3, r2
 800d0be:	7819      	ldrb	r1, [r3, #0]
 800d0c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d0c2:	69fb      	ldr	r3, [r7, #28]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	3334      	adds	r3, #52	; 0x34
 800d0c8:	460a      	mov	r2, r1
 800d0ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d0cc:	68ba      	ldr	r2, [r7, #8]
 800d0ce:	69fb      	ldr	r3, [r7, #28]
 800d0d0:	4413      	add	r3, r2
 800d0d2:	781b      	ldrb	r3, [r3, #0]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d006      	beq.n	800d0e6 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d0d8:	69fb      	ldr	r3, [r7, #28]
 800d0da:	3301      	adds	r3, #1
 800d0dc:	61fb      	str	r3, [r7, #28]
 800d0de:	69fb      	ldr	r3, [r7, #28]
 800d0e0:	2b0f      	cmp	r3, #15
 800d0e2:	d9e9      	bls.n	800d0b8 <prvInitialiseNewTask+0x68>
 800d0e4:	e000      	b.n	800d0e8 <prvInitialiseNewTask+0x98>
			{
				break;
 800d0e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d0f0:	e003      	b.n	800d0fa <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0fc:	2b37      	cmp	r3, #55	; 0x37
 800d0fe:	d901      	bls.n	800d104 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d100:	2337      	movs	r3, #55	; 0x37
 800d102:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d108:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d10c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d10e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d112:	2200      	movs	r2, #0
 800d114:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d118:	3304      	adds	r3, #4
 800d11a:	4618      	mov	r0, r3
 800d11c:	f7fe fd4c 	bl	800bbb8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d122:	3318      	adds	r3, #24
 800d124:	4618      	mov	r0, r3
 800d126:	f7fe fd47 	bl	800bbb8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d12c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d12e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d132:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d138:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d13c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d13e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d142:	2200      	movs	r2, #0
 800d144:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d14a:	2200      	movs	r2, #0
 800d14c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d152:	3354      	adds	r3, #84	; 0x54
 800d154:	2260      	movs	r2, #96	; 0x60
 800d156:	2100      	movs	r1, #0
 800d158:	4618      	mov	r0, r3
 800d15a:	f002 f83d 	bl	800f1d8 <memset>
 800d15e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d160:	4a0c      	ldr	r2, [pc, #48]	; (800d194 <prvInitialiseNewTask+0x144>)
 800d162:	659a      	str	r2, [r3, #88]	; 0x58
 800d164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d166:	4a0c      	ldr	r2, [pc, #48]	; (800d198 <prvInitialiseNewTask+0x148>)
 800d168:	65da      	str	r2, [r3, #92]	; 0x5c
 800d16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d16c:	4a0b      	ldr	r2, [pc, #44]	; (800d19c <prvInitialiseNewTask+0x14c>)
 800d16e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d170:	683a      	ldr	r2, [r7, #0]
 800d172:	68f9      	ldr	r1, [r7, #12]
 800d174:	69b8      	ldr	r0, [r7, #24]
 800d176:	f001 fbd7 	bl	800e928 <pxPortInitialiseStack>
 800d17a:	4602      	mov	r2, r0
 800d17c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d17e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d182:	2b00      	cmp	r3, #0
 800d184:	d002      	beq.n	800d18c <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d18a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d18c:	bf00      	nop
 800d18e:	3720      	adds	r7, #32
 800d190:	46bd      	mov	sp, r7
 800d192:	bd80      	pop	{r7, pc}
 800d194:	0800fe90 	.word	0x0800fe90
 800d198:	0800feb0 	.word	0x0800feb0
 800d19c:	0800fe70 	.word	0x0800fe70

0800d1a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b082      	sub	sp, #8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d1a8:	f001 fcc8 	bl	800eb3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d1ac:	4b2d      	ldr	r3, [pc, #180]	; (800d264 <prvAddNewTaskToReadyList+0xc4>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	3301      	adds	r3, #1
 800d1b2:	4a2c      	ldr	r2, [pc, #176]	; (800d264 <prvAddNewTaskToReadyList+0xc4>)
 800d1b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d1b6:	4b2c      	ldr	r3, [pc, #176]	; (800d268 <prvAddNewTaskToReadyList+0xc8>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d109      	bne.n	800d1d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d1be:	4a2a      	ldr	r2, [pc, #168]	; (800d268 <prvAddNewTaskToReadyList+0xc8>)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d1c4:	4b27      	ldr	r3, [pc, #156]	; (800d264 <prvAddNewTaskToReadyList+0xc4>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b01      	cmp	r3, #1
 800d1ca:	d110      	bne.n	800d1ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d1cc:	f000 fcd4 	bl	800db78 <prvInitialiseTaskLists>
 800d1d0:	e00d      	b.n	800d1ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d1d2:	4b26      	ldr	r3, [pc, #152]	; (800d26c <prvAddNewTaskToReadyList+0xcc>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d109      	bne.n	800d1ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d1da:	4b23      	ldr	r3, [pc, #140]	; (800d268 <prvAddNewTaskToReadyList+0xc8>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d802      	bhi.n	800d1ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d1e8:	4a1f      	ldr	r2, [pc, #124]	; (800d268 <prvAddNewTaskToReadyList+0xc8>)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d1ee:	4b20      	ldr	r3, [pc, #128]	; (800d270 <prvAddNewTaskToReadyList+0xd0>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	4a1e      	ldr	r2, [pc, #120]	; (800d270 <prvAddNewTaskToReadyList+0xd0>)
 800d1f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d1f8:	4b1d      	ldr	r3, [pc, #116]	; (800d270 <prvAddNewTaskToReadyList+0xd0>)
 800d1fa:	681a      	ldr	r2, [r3, #0]
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d204:	4b1b      	ldr	r3, [pc, #108]	; (800d274 <prvAddNewTaskToReadyList+0xd4>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d903      	bls.n	800d214 <prvAddNewTaskToReadyList+0x74>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d210:	4a18      	ldr	r2, [pc, #96]	; (800d274 <prvAddNewTaskToReadyList+0xd4>)
 800d212:	6013      	str	r3, [r2, #0]
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d218:	4613      	mov	r3, r2
 800d21a:	009b      	lsls	r3, r3, #2
 800d21c:	4413      	add	r3, r2
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4a15      	ldr	r2, [pc, #84]	; (800d278 <prvAddNewTaskToReadyList+0xd8>)
 800d222:	441a      	add	r2, r3
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	3304      	adds	r3, #4
 800d228:	4619      	mov	r1, r3
 800d22a:	4610      	mov	r0, r2
 800d22c:	f7fe fcd1 	bl	800bbd2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d230:	f001 fcb8 	bl	800eba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d234:	4b0d      	ldr	r3, [pc, #52]	; (800d26c <prvAddNewTaskToReadyList+0xcc>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00e      	beq.n	800d25a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d23c:	4b0a      	ldr	r3, [pc, #40]	; (800d268 <prvAddNewTaskToReadyList+0xc8>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d246:	429a      	cmp	r2, r3
 800d248:	d207      	bcs.n	800d25a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d24a:	4b0c      	ldr	r3, [pc, #48]	; (800d27c <prvAddNewTaskToReadyList+0xdc>)
 800d24c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d250:	601a      	str	r2, [r3, #0]
 800d252:	f3bf 8f4f 	dsb	sy
 800d256:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d25a:	bf00      	nop
 800d25c:	3708      	adds	r7, #8
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	20001458 	.word	0x20001458
 800d268:	20000f84 	.word	0x20000f84
 800d26c:	20001464 	.word	0x20001464
 800d270:	20001474 	.word	0x20001474
 800d274:	20001460 	.word	0x20001460
 800d278:	20000f88 	.word	0x20000f88
 800d27c:	e000ed04 	.word	0xe000ed04

0800d280 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800d280:	b580      	push	{r7, lr}
 800d282:	b08a      	sub	sp, #40	; 0x28
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800d28a:	2300      	movs	r3, #0
 800d28c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d10c      	bne.n	800d2ae <vTaskDelayUntil+0x2e>
	__asm volatile
 800d294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d298:	b672      	cpsid	i
 800d29a:	f383 8811 	msr	BASEPRI, r3
 800d29e:	f3bf 8f6f 	isb	sy
 800d2a2:	f3bf 8f4f 	dsb	sy
 800d2a6:	b662      	cpsie	i
 800d2a8:	617b      	str	r3, [r7, #20]
}
 800d2aa:	bf00      	nop
 800d2ac:	e7fe      	b.n	800d2ac <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d10c      	bne.n	800d2ce <vTaskDelayUntil+0x4e>
	__asm volatile
 800d2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b8:	b672      	cpsid	i
 800d2ba:	f383 8811 	msr	BASEPRI, r3
 800d2be:	f3bf 8f6f 	isb	sy
 800d2c2:	f3bf 8f4f 	dsb	sy
 800d2c6:	b662      	cpsie	i
 800d2c8:	613b      	str	r3, [r7, #16]
}
 800d2ca:	bf00      	nop
 800d2cc:	e7fe      	b.n	800d2cc <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800d2ce:	4b2b      	ldr	r3, [pc, #172]	; (800d37c <vTaskDelayUntil+0xfc>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d00c      	beq.n	800d2f0 <vTaskDelayUntil+0x70>
	__asm volatile
 800d2d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2da:	b672      	cpsid	i
 800d2dc:	f383 8811 	msr	BASEPRI, r3
 800d2e0:	f3bf 8f6f 	isb	sy
 800d2e4:	f3bf 8f4f 	dsb	sy
 800d2e8:	b662      	cpsie	i
 800d2ea:	60fb      	str	r3, [r7, #12]
}
 800d2ec:	bf00      	nop
 800d2ee:	e7fe      	b.n	800d2ee <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800d2f0:	f000 f8f4 	bl	800d4dc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800d2f4:	4b22      	ldr	r3, [pc, #136]	; (800d380 <vTaskDelayUntil+0x100>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	683a      	ldr	r2, [r7, #0]
 800d300:	4413      	add	r3, r2
 800d302:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	6a3a      	ldr	r2, [r7, #32]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d20b      	bcs.n	800d326 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	69fa      	ldr	r2, [r7, #28]
 800d314:	429a      	cmp	r2, r3
 800d316:	d211      	bcs.n	800d33c <vTaskDelayUntil+0xbc>
 800d318:	69fa      	ldr	r2, [r7, #28]
 800d31a:	6a3b      	ldr	r3, [r7, #32]
 800d31c:	429a      	cmp	r2, r3
 800d31e:	d90d      	bls.n	800d33c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800d320:	2301      	movs	r3, #1
 800d322:	627b      	str	r3, [r7, #36]	; 0x24
 800d324:	e00a      	b.n	800d33c <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	69fa      	ldr	r2, [r7, #28]
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d303      	bcc.n	800d338 <vTaskDelayUntil+0xb8>
 800d330:	69fa      	ldr	r2, [r7, #28]
 800d332:	6a3b      	ldr	r3, [r7, #32]
 800d334:	429a      	cmp	r2, r3
 800d336:	d901      	bls.n	800d33c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800d338:	2301      	movs	r3, #1
 800d33a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	69fa      	ldr	r2, [r7, #28]
 800d340:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800d342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d344:	2b00      	cmp	r3, #0
 800d346:	d006      	beq.n	800d356 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800d348:	69fa      	ldr	r2, [r7, #28]
 800d34a:	6a3b      	ldr	r3, [r7, #32]
 800d34c:	1ad3      	subs	r3, r2, r3
 800d34e:	2100      	movs	r1, #0
 800d350:	4618      	mov	r0, r3
 800d352:	f000 fe77 	bl	800e044 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800d356:	f000 f8cf 	bl	800d4f8 <xTaskResumeAll>
 800d35a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d35c:	69bb      	ldr	r3, [r7, #24]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d107      	bne.n	800d372 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800d362:	4b08      	ldr	r3, [pc, #32]	; (800d384 <vTaskDelayUntil+0x104>)
 800d364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d368:	601a      	str	r2, [r3, #0]
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d372:	bf00      	nop
 800d374:	3728      	adds	r7, #40	; 0x28
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	20001480 	.word	0x20001480
 800d380:	2000145c 	.word	0x2000145c
 800d384:	e000ed04 	.word	0xe000ed04

0800d388 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b084      	sub	sp, #16
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d390:	2300      	movs	r3, #0
 800d392:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d019      	beq.n	800d3ce <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d39a:	4b14      	ldr	r3, [pc, #80]	; (800d3ec <vTaskDelay+0x64>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00c      	beq.n	800d3bc <vTaskDelay+0x34>
	__asm volatile
 800d3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a6:	b672      	cpsid	i
 800d3a8:	f383 8811 	msr	BASEPRI, r3
 800d3ac:	f3bf 8f6f 	isb	sy
 800d3b0:	f3bf 8f4f 	dsb	sy
 800d3b4:	b662      	cpsie	i
 800d3b6:	60bb      	str	r3, [r7, #8]
}
 800d3b8:	bf00      	nop
 800d3ba:	e7fe      	b.n	800d3ba <vTaskDelay+0x32>
			vTaskSuspendAll();
 800d3bc:	f000 f88e 	bl	800d4dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f000 fe3e 	bl	800e044 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d3c8:	f000 f896 	bl	800d4f8 <xTaskResumeAll>
 800d3cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d107      	bne.n	800d3e4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800d3d4:	4b06      	ldr	r3, [pc, #24]	; (800d3f0 <vTaskDelay+0x68>)
 800d3d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3da:	601a      	str	r2, [r3, #0]
 800d3dc:	f3bf 8f4f 	dsb	sy
 800d3e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d3e4:	bf00      	nop
 800d3e6:	3710      	adds	r7, #16
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}
 800d3ec:	20001480 	.word	0x20001480
 800d3f0:	e000ed04 	.word	0xe000ed04

0800d3f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b08a      	sub	sp, #40	; 0x28
 800d3f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d3fe:	2300      	movs	r3, #0
 800d400:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d402:	463a      	mov	r2, r7
 800d404:	1d39      	adds	r1, r7, #4
 800d406:	f107 0308 	add.w	r3, r7, #8
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7fe fb80 	bl	800bb10 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d410:	6839      	ldr	r1, [r7, #0]
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	68ba      	ldr	r2, [r7, #8]
 800d416:	9202      	str	r2, [sp, #8]
 800d418:	9301      	str	r3, [sp, #4]
 800d41a:	2300      	movs	r3, #0
 800d41c:	9300      	str	r3, [sp, #0]
 800d41e:	2300      	movs	r3, #0
 800d420:	460a      	mov	r2, r1
 800d422:	4926      	ldr	r1, [pc, #152]	; (800d4bc <vTaskStartScheduler+0xc8>)
 800d424:	4826      	ldr	r0, [pc, #152]	; (800d4c0 <vTaskStartScheduler+0xcc>)
 800d426:	f7ff fd6b 	bl	800cf00 <xTaskCreateStatic>
 800d42a:	4603      	mov	r3, r0
 800d42c:	4a25      	ldr	r2, [pc, #148]	; (800d4c4 <vTaskStartScheduler+0xd0>)
 800d42e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d430:	4b24      	ldr	r3, [pc, #144]	; (800d4c4 <vTaskStartScheduler+0xd0>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d002      	beq.n	800d43e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d438:	2301      	movs	r3, #1
 800d43a:	617b      	str	r3, [r7, #20]
 800d43c:	e001      	b.n	800d442 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d43e:	2300      	movs	r3, #0
 800d440:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	2b01      	cmp	r3, #1
 800d446:	d102      	bne.n	800d44e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d448:	f000 fe50 	bl	800e0ec <xTimerCreateTimerTask>
 800d44c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d11d      	bne.n	800d490 <vTaskStartScheduler+0x9c>
	__asm volatile
 800d454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d458:	b672      	cpsid	i
 800d45a:	f383 8811 	msr	BASEPRI, r3
 800d45e:	f3bf 8f6f 	isb	sy
 800d462:	f3bf 8f4f 	dsb	sy
 800d466:	b662      	cpsie	i
 800d468:	613b      	str	r3, [r7, #16]
}
 800d46a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d46c:	4b16      	ldr	r3, [pc, #88]	; (800d4c8 <vTaskStartScheduler+0xd4>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	3354      	adds	r3, #84	; 0x54
 800d472:	4a16      	ldr	r2, [pc, #88]	; (800d4cc <vTaskStartScheduler+0xd8>)
 800d474:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d476:	4b16      	ldr	r3, [pc, #88]	; (800d4d0 <vTaskStartScheduler+0xdc>)
 800d478:	f04f 32ff 	mov.w	r2, #4294967295
 800d47c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d47e:	4b15      	ldr	r3, [pc, #84]	; (800d4d4 <vTaskStartScheduler+0xe0>)
 800d480:	2201      	movs	r2, #1
 800d482:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d484:	4b14      	ldr	r3, [pc, #80]	; (800d4d8 <vTaskStartScheduler+0xe4>)
 800d486:	2200      	movs	r2, #0
 800d488:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d48a:	f001 fad9 	bl	800ea40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d48e:	e010      	b.n	800d4b2 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d496:	d10c      	bne.n	800d4b2 <vTaskStartScheduler+0xbe>
	__asm volatile
 800d498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d49c:	b672      	cpsid	i
 800d49e:	f383 8811 	msr	BASEPRI, r3
 800d4a2:	f3bf 8f6f 	isb	sy
 800d4a6:	f3bf 8f4f 	dsb	sy
 800d4aa:	b662      	cpsie	i
 800d4ac:	60fb      	str	r3, [r7, #12]
}
 800d4ae:	bf00      	nop
 800d4b0:	e7fe      	b.n	800d4b0 <vTaskStartScheduler+0xbc>
}
 800d4b2:	bf00      	nop
 800d4b4:	3718      	adds	r7, #24
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}
 800d4ba:	bf00      	nop
 800d4bc:	0800f914 	.word	0x0800f914
 800d4c0:	0800db45 	.word	0x0800db45
 800d4c4:	2000147c 	.word	0x2000147c
 800d4c8:	20000f84 	.word	0x20000f84
 800d4cc:	20000014 	.word	0x20000014
 800d4d0:	20001478 	.word	0x20001478
 800d4d4:	20001464 	.word	0x20001464
 800d4d8:	2000145c 	.word	0x2000145c

0800d4dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d4dc:	b480      	push	{r7}
 800d4de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d4e0:	4b04      	ldr	r3, [pc, #16]	; (800d4f4 <vTaskSuspendAll+0x18>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	4a03      	ldr	r2, [pc, #12]	; (800d4f4 <vTaskSuspendAll+0x18>)
 800d4e8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d4ea:	bf00      	nop
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f2:	4770      	bx	lr
 800d4f4:	20001480 	.word	0x20001480

0800d4f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b084      	sub	sp, #16
 800d4fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d4fe:	2300      	movs	r3, #0
 800d500:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d502:	2300      	movs	r3, #0
 800d504:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d506:	4b43      	ldr	r3, [pc, #268]	; (800d614 <xTaskResumeAll+0x11c>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d10c      	bne.n	800d528 <xTaskResumeAll+0x30>
	__asm volatile
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	b672      	cpsid	i
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	b662      	cpsie	i
 800d522:	603b      	str	r3, [r7, #0]
}
 800d524:	bf00      	nop
 800d526:	e7fe      	b.n	800d526 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d528:	f001 fb08 	bl	800eb3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d52c:	4b39      	ldr	r3, [pc, #228]	; (800d614 <xTaskResumeAll+0x11c>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	3b01      	subs	r3, #1
 800d532:	4a38      	ldr	r2, [pc, #224]	; (800d614 <xTaskResumeAll+0x11c>)
 800d534:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d536:	4b37      	ldr	r3, [pc, #220]	; (800d614 <xTaskResumeAll+0x11c>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d162      	bne.n	800d604 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d53e:	4b36      	ldr	r3, [pc, #216]	; (800d618 <xTaskResumeAll+0x120>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d05e      	beq.n	800d604 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d546:	e02f      	b.n	800d5a8 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d548:	4b34      	ldr	r3, [pc, #208]	; (800d61c <xTaskResumeAll+0x124>)
 800d54a:	68db      	ldr	r3, [r3, #12]
 800d54c:	68db      	ldr	r3, [r3, #12]
 800d54e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	3318      	adds	r3, #24
 800d554:	4618      	mov	r0, r3
 800d556:	f7fe fb99 	bl	800bc8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	3304      	adds	r3, #4
 800d55e:	4618      	mov	r0, r3
 800d560:	f7fe fb94 	bl	800bc8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d568:	4b2d      	ldr	r3, [pc, #180]	; (800d620 <xTaskResumeAll+0x128>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d903      	bls.n	800d578 <xTaskResumeAll+0x80>
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d574:	4a2a      	ldr	r2, [pc, #168]	; (800d620 <xTaskResumeAll+0x128>)
 800d576:	6013      	str	r3, [r2, #0]
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d57c:	4613      	mov	r3, r2
 800d57e:	009b      	lsls	r3, r3, #2
 800d580:	4413      	add	r3, r2
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4a27      	ldr	r2, [pc, #156]	; (800d624 <xTaskResumeAll+0x12c>)
 800d586:	441a      	add	r2, r3
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	3304      	adds	r3, #4
 800d58c:	4619      	mov	r1, r3
 800d58e:	4610      	mov	r0, r2
 800d590:	f7fe fb1f 	bl	800bbd2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d598:	4b23      	ldr	r3, [pc, #140]	; (800d628 <xTaskResumeAll+0x130>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d302      	bcc.n	800d5a8 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800d5a2:	4b22      	ldr	r3, [pc, #136]	; (800d62c <xTaskResumeAll+0x134>)
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d5a8:	4b1c      	ldr	r3, [pc, #112]	; (800d61c <xTaskResumeAll+0x124>)
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d1cb      	bne.n	800d548 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d001      	beq.n	800d5ba <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d5b6:	f000 fb83 	bl	800dcc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d5ba:	4b1d      	ldr	r3, [pc, #116]	; (800d630 <xTaskResumeAll+0x138>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d010      	beq.n	800d5e8 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d5c6:	f000 f859 	bl	800d67c <xTaskIncrementTick>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d002      	beq.n	800d5d6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800d5d0:	4b16      	ldr	r3, [pc, #88]	; (800d62c <xTaskResumeAll+0x134>)
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	3b01      	subs	r3, #1
 800d5da:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d1f1      	bne.n	800d5c6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800d5e2:	4b13      	ldr	r3, [pc, #76]	; (800d630 <xTaskResumeAll+0x138>)
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d5e8:	4b10      	ldr	r3, [pc, #64]	; (800d62c <xTaskResumeAll+0x134>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d009      	beq.n	800d604 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d5f4:	4b0f      	ldr	r3, [pc, #60]	; (800d634 <xTaskResumeAll+0x13c>)
 800d5f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5fa:	601a      	str	r2, [r3, #0]
 800d5fc:	f3bf 8f4f 	dsb	sy
 800d600:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d604:	f001 face 	bl	800eba4 <vPortExitCritical>

	return xAlreadyYielded;
 800d608:	68bb      	ldr	r3, [r7, #8]
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3710      	adds	r7, #16
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	20001480 	.word	0x20001480
 800d618:	20001458 	.word	0x20001458
 800d61c:	20001418 	.word	0x20001418
 800d620:	20001460 	.word	0x20001460
 800d624:	20000f88 	.word	0x20000f88
 800d628:	20000f84 	.word	0x20000f84
 800d62c:	2000146c 	.word	0x2000146c
 800d630:	20001468 	.word	0x20001468
 800d634:	e000ed04 	.word	0xe000ed04

0800d638 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d638:	b480      	push	{r7}
 800d63a:	b083      	sub	sp, #12
 800d63c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d63e:	4b05      	ldr	r3, [pc, #20]	; (800d654 <xTaskGetTickCount+0x1c>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d644:	687b      	ldr	r3, [r7, #4]
}
 800d646:	4618      	mov	r0, r3
 800d648:	370c      	adds	r7, #12
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr
 800d652:	bf00      	nop
 800d654:	2000145c 	.word	0x2000145c

0800d658 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d65e:	f001 fb55 	bl	800ed0c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d662:	2300      	movs	r3, #0
 800d664:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d666:	4b04      	ldr	r3, [pc, #16]	; (800d678 <xTaskGetTickCountFromISR+0x20>)
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d66c:	683b      	ldr	r3, [r7, #0]
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3708      	adds	r7, #8
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	2000145c 	.word	0x2000145c

0800d67c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b086      	sub	sp, #24
 800d680:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d682:	2300      	movs	r3, #0
 800d684:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d686:	4b50      	ldr	r3, [pc, #320]	; (800d7c8 <xTaskIncrementTick+0x14c>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	f040 808b 	bne.w	800d7a6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d690:	4b4e      	ldr	r3, [pc, #312]	; (800d7cc <xTaskIncrementTick+0x150>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	3301      	adds	r3, #1
 800d696:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d698:	4a4c      	ldr	r2, [pc, #304]	; (800d7cc <xTaskIncrementTick+0x150>)
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d122      	bne.n	800d6ea <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800d6a4:	4b4a      	ldr	r3, [pc, #296]	; (800d7d0 <xTaskIncrementTick+0x154>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00c      	beq.n	800d6c8 <xTaskIncrementTick+0x4c>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b2:	b672      	cpsid	i
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	b662      	cpsie	i
 800d6c2:	603b      	str	r3, [r7, #0]
}
 800d6c4:	bf00      	nop
 800d6c6:	e7fe      	b.n	800d6c6 <xTaskIncrementTick+0x4a>
 800d6c8:	4b41      	ldr	r3, [pc, #260]	; (800d7d0 <xTaskIncrementTick+0x154>)
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	60fb      	str	r3, [r7, #12]
 800d6ce:	4b41      	ldr	r3, [pc, #260]	; (800d7d4 <xTaskIncrementTick+0x158>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a3f      	ldr	r2, [pc, #252]	; (800d7d0 <xTaskIncrementTick+0x154>)
 800d6d4:	6013      	str	r3, [r2, #0]
 800d6d6:	4a3f      	ldr	r2, [pc, #252]	; (800d7d4 <xTaskIncrementTick+0x158>)
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	6013      	str	r3, [r2, #0]
 800d6dc:	4b3e      	ldr	r3, [pc, #248]	; (800d7d8 <xTaskIncrementTick+0x15c>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	3301      	adds	r3, #1
 800d6e2:	4a3d      	ldr	r2, [pc, #244]	; (800d7d8 <xTaskIncrementTick+0x15c>)
 800d6e4:	6013      	str	r3, [r2, #0]
 800d6e6:	f000 faeb 	bl	800dcc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d6ea:	4b3c      	ldr	r3, [pc, #240]	; (800d7dc <xTaskIncrementTick+0x160>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	693a      	ldr	r2, [r7, #16]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d349      	bcc.n	800d788 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6f4:	4b36      	ldr	r3, [pc, #216]	; (800d7d0 <xTaskIncrementTick+0x154>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d104      	bne.n	800d708 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6fe:	4b37      	ldr	r3, [pc, #220]	; (800d7dc <xTaskIncrementTick+0x160>)
 800d700:	f04f 32ff 	mov.w	r2, #4294967295
 800d704:	601a      	str	r2, [r3, #0]
					break;
 800d706:	e03f      	b.n	800d788 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d708:	4b31      	ldr	r3, [pc, #196]	; (800d7d0 <xTaskIncrementTick+0x154>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	68db      	ldr	r3, [r3, #12]
 800d70e:	68db      	ldr	r3, [r3, #12]
 800d710:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	685b      	ldr	r3, [r3, #4]
 800d716:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d718:	693a      	ldr	r2, [r7, #16]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d203      	bcs.n	800d728 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d720:	4a2e      	ldr	r2, [pc, #184]	; (800d7dc <xTaskIncrementTick+0x160>)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d726:	e02f      	b.n	800d788 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	3304      	adds	r3, #4
 800d72c:	4618      	mov	r0, r3
 800d72e:	f7fe faad 	bl	800bc8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d736:	2b00      	cmp	r3, #0
 800d738:	d004      	beq.n	800d744 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	3318      	adds	r3, #24
 800d73e:	4618      	mov	r0, r3
 800d740:	f7fe faa4 	bl	800bc8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d748:	4b25      	ldr	r3, [pc, #148]	; (800d7e0 <xTaskIncrementTick+0x164>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	429a      	cmp	r2, r3
 800d74e:	d903      	bls.n	800d758 <xTaskIncrementTick+0xdc>
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d754:	4a22      	ldr	r2, [pc, #136]	; (800d7e0 <xTaskIncrementTick+0x164>)
 800d756:	6013      	str	r3, [r2, #0]
 800d758:	68bb      	ldr	r3, [r7, #8]
 800d75a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d75c:	4613      	mov	r3, r2
 800d75e:	009b      	lsls	r3, r3, #2
 800d760:	4413      	add	r3, r2
 800d762:	009b      	lsls	r3, r3, #2
 800d764:	4a1f      	ldr	r2, [pc, #124]	; (800d7e4 <xTaskIncrementTick+0x168>)
 800d766:	441a      	add	r2, r3
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	3304      	adds	r3, #4
 800d76c:	4619      	mov	r1, r3
 800d76e:	4610      	mov	r0, r2
 800d770:	f7fe fa2f 	bl	800bbd2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d778:	4b1b      	ldr	r3, [pc, #108]	; (800d7e8 <xTaskIncrementTick+0x16c>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d77e:	429a      	cmp	r2, r3
 800d780:	d3b8      	bcc.n	800d6f4 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800d782:	2301      	movs	r3, #1
 800d784:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d786:	e7b5      	b.n	800d6f4 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d788:	4b17      	ldr	r3, [pc, #92]	; (800d7e8 <xTaskIncrementTick+0x16c>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d78e:	4915      	ldr	r1, [pc, #84]	; (800d7e4 <xTaskIncrementTick+0x168>)
 800d790:	4613      	mov	r3, r2
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	4413      	add	r3, r2
 800d796:	009b      	lsls	r3, r3, #2
 800d798:	440b      	add	r3, r1
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	d907      	bls.n	800d7b0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	617b      	str	r3, [r7, #20]
 800d7a4:	e004      	b.n	800d7b0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d7a6:	4b11      	ldr	r3, [pc, #68]	; (800d7ec <xTaskIncrementTick+0x170>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	3301      	adds	r3, #1
 800d7ac:	4a0f      	ldr	r2, [pc, #60]	; (800d7ec <xTaskIncrementTick+0x170>)
 800d7ae:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d7b0:	4b0f      	ldr	r3, [pc, #60]	; (800d7f0 <xTaskIncrementTick+0x174>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d001      	beq.n	800d7bc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d7bc:	697b      	ldr	r3, [r7, #20]
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	3718      	adds	r7, #24
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20001480 	.word	0x20001480
 800d7cc:	2000145c 	.word	0x2000145c
 800d7d0:	20001410 	.word	0x20001410
 800d7d4:	20001414 	.word	0x20001414
 800d7d8:	20001470 	.word	0x20001470
 800d7dc:	20001478 	.word	0x20001478
 800d7e0:	20001460 	.word	0x20001460
 800d7e4:	20000f88 	.word	0x20000f88
 800d7e8:	20000f84 	.word	0x20000f84
 800d7ec:	20001468 	.word	0x20001468
 800d7f0:	2000146c 	.word	0x2000146c

0800d7f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b085      	sub	sp, #20
 800d7f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d7fa:	4b2b      	ldr	r3, [pc, #172]	; (800d8a8 <vTaskSwitchContext+0xb4>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d003      	beq.n	800d80a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d802:	4b2a      	ldr	r3, [pc, #168]	; (800d8ac <vTaskSwitchContext+0xb8>)
 800d804:	2201      	movs	r2, #1
 800d806:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d808:	e048      	b.n	800d89c <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800d80a:	4b28      	ldr	r3, [pc, #160]	; (800d8ac <vTaskSwitchContext+0xb8>)
 800d80c:	2200      	movs	r2, #0
 800d80e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d810:	4b27      	ldr	r3, [pc, #156]	; (800d8b0 <vTaskSwitchContext+0xbc>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	60fb      	str	r3, [r7, #12]
 800d816:	e012      	b.n	800d83e <vTaskSwitchContext+0x4a>
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d10c      	bne.n	800d838 <vTaskSwitchContext+0x44>
	__asm volatile
 800d81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d822:	b672      	cpsid	i
 800d824:	f383 8811 	msr	BASEPRI, r3
 800d828:	f3bf 8f6f 	isb	sy
 800d82c:	f3bf 8f4f 	dsb	sy
 800d830:	b662      	cpsie	i
 800d832:	607b      	str	r3, [r7, #4]
}
 800d834:	bf00      	nop
 800d836:	e7fe      	b.n	800d836 <vTaskSwitchContext+0x42>
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	3b01      	subs	r3, #1
 800d83c:	60fb      	str	r3, [r7, #12]
 800d83e:	491d      	ldr	r1, [pc, #116]	; (800d8b4 <vTaskSwitchContext+0xc0>)
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	4613      	mov	r3, r2
 800d844:	009b      	lsls	r3, r3, #2
 800d846:	4413      	add	r3, r2
 800d848:	009b      	lsls	r3, r3, #2
 800d84a:	440b      	add	r3, r1
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d0e2      	beq.n	800d818 <vTaskSwitchContext+0x24>
 800d852:	68fa      	ldr	r2, [r7, #12]
 800d854:	4613      	mov	r3, r2
 800d856:	009b      	lsls	r3, r3, #2
 800d858:	4413      	add	r3, r2
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	4a15      	ldr	r2, [pc, #84]	; (800d8b4 <vTaskSwitchContext+0xc0>)
 800d85e:	4413      	add	r3, r2
 800d860:	60bb      	str	r3, [r7, #8]
 800d862:	68bb      	ldr	r3, [r7, #8]
 800d864:	685b      	ldr	r3, [r3, #4]
 800d866:	685a      	ldr	r2, [r3, #4]
 800d868:	68bb      	ldr	r3, [r7, #8]
 800d86a:	605a      	str	r2, [r3, #4]
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	685a      	ldr	r2, [r3, #4]
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	3308      	adds	r3, #8
 800d874:	429a      	cmp	r2, r3
 800d876:	d104      	bne.n	800d882 <vTaskSwitchContext+0x8e>
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	685b      	ldr	r3, [r3, #4]
 800d87c:	685a      	ldr	r2, [r3, #4]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	605a      	str	r2, [r3, #4]
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	685b      	ldr	r3, [r3, #4]
 800d886:	68db      	ldr	r3, [r3, #12]
 800d888:	4a0b      	ldr	r2, [pc, #44]	; (800d8b8 <vTaskSwitchContext+0xc4>)
 800d88a:	6013      	str	r3, [r2, #0]
 800d88c:	4a08      	ldr	r2, [pc, #32]	; (800d8b0 <vTaskSwitchContext+0xbc>)
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d892:	4b09      	ldr	r3, [pc, #36]	; (800d8b8 <vTaskSwitchContext+0xc4>)
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	3354      	adds	r3, #84	; 0x54
 800d898:	4a08      	ldr	r2, [pc, #32]	; (800d8bc <vTaskSwitchContext+0xc8>)
 800d89a:	6013      	str	r3, [r2, #0]
}
 800d89c:	bf00      	nop
 800d89e:	3714      	adds	r7, #20
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a6:	4770      	bx	lr
 800d8a8:	20001480 	.word	0x20001480
 800d8ac:	2000146c 	.word	0x2000146c
 800d8b0:	20001460 	.word	0x20001460
 800d8b4:	20000f88 	.word	0x20000f88
 800d8b8:	20000f84 	.word	0x20000f84
 800d8bc:	20000014 	.word	0x20000014

0800d8c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b084      	sub	sp, #16
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d10c      	bne.n	800d8ea <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800d8d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d4:	b672      	cpsid	i
 800d8d6:	f383 8811 	msr	BASEPRI, r3
 800d8da:	f3bf 8f6f 	isb	sy
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	b662      	cpsie	i
 800d8e4:	60fb      	str	r3, [r7, #12]
}
 800d8e6:	bf00      	nop
 800d8e8:	e7fe      	b.n	800d8e8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d8ea:	4b07      	ldr	r3, [pc, #28]	; (800d908 <vTaskPlaceOnEventList+0x48>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	3318      	adds	r3, #24
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f7fe f991 	bl	800bc1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d8f8:	2101      	movs	r1, #1
 800d8fa:	6838      	ldr	r0, [r7, #0]
 800d8fc:	f000 fba2 	bl	800e044 <prvAddCurrentTaskToDelayedList>
}
 800d900:	bf00      	nop
 800d902:	3710      	adds	r7, #16
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}
 800d908:	20000f84 	.word	0x20000f84

0800d90c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b086      	sub	sp, #24
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	60b9      	str	r1, [r7, #8]
 800d916:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d10c      	bne.n	800d938 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800d91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d922:	b672      	cpsid	i
 800d924:	f383 8811 	msr	BASEPRI, r3
 800d928:	f3bf 8f6f 	isb	sy
 800d92c:	f3bf 8f4f 	dsb	sy
 800d930:	b662      	cpsie	i
 800d932:	617b      	str	r3, [r7, #20]
}
 800d934:	bf00      	nop
 800d936:	e7fe      	b.n	800d936 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d938:	4b0a      	ldr	r3, [pc, #40]	; (800d964 <vTaskPlaceOnEventListRestricted+0x58>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	3318      	adds	r3, #24
 800d93e:	4619      	mov	r1, r3
 800d940:	68f8      	ldr	r0, [r7, #12]
 800d942:	f7fe f946 	bl	800bbd2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d002      	beq.n	800d952 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800d94c:	f04f 33ff 	mov.w	r3, #4294967295
 800d950:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d952:	6879      	ldr	r1, [r7, #4]
 800d954:	68b8      	ldr	r0, [r7, #8]
 800d956:	f000 fb75 	bl	800e044 <prvAddCurrentTaskToDelayedList>
	}
 800d95a:	bf00      	nop
 800d95c:	3718      	adds	r7, #24
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}
 800d962:	bf00      	nop
 800d964:	20000f84 	.word	0x20000f84

0800d968 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b086      	sub	sp, #24
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	68db      	ldr	r3, [r3, #12]
 800d974:	68db      	ldr	r3, [r3, #12]
 800d976:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d978:	693b      	ldr	r3, [r7, #16]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d10c      	bne.n	800d998 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800d97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d982:	b672      	cpsid	i
 800d984:	f383 8811 	msr	BASEPRI, r3
 800d988:	f3bf 8f6f 	isb	sy
 800d98c:	f3bf 8f4f 	dsb	sy
 800d990:	b662      	cpsie	i
 800d992:	60fb      	str	r3, [r7, #12]
}
 800d994:	bf00      	nop
 800d996:	e7fe      	b.n	800d996 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d998:	693b      	ldr	r3, [r7, #16]
 800d99a:	3318      	adds	r3, #24
 800d99c:	4618      	mov	r0, r3
 800d99e:	f7fe f975 	bl	800bc8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d9a2:	4b1e      	ldr	r3, [pc, #120]	; (800da1c <xTaskRemoveFromEventList+0xb4>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d11d      	bne.n	800d9e6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	3304      	adds	r3, #4
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f7fe f96c 	bl	800bc8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d9b4:	693b      	ldr	r3, [r7, #16]
 800d9b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9b8:	4b19      	ldr	r3, [pc, #100]	; (800da20 <xTaskRemoveFromEventList+0xb8>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d903      	bls.n	800d9c8 <xTaskRemoveFromEventList+0x60>
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9c4:	4a16      	ldr	r2, [pc, #88]	; (800da20 <xTaskRemoveFromEventList+0xb8>)
 800d9c6:	6013      	str	r3, [r2, #0]
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	009b      	lsls	r3, r3, #2
 800d9d0:	4413      	add	r3, r2
 800d9d2:	009b      	lsls	r3, r3, #2
 800d9d4:	4a13      	ldr	r2, [pc, #76]	; (800da24 <xTaskRemoveFromEventList+0xbc>)
 800d9d6:	441a      	add	r2, r3
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	3304      	adds	r3, #4
 800d9dc:	4619      	mov	r1, r3
 800d9de:	4610      	mov	r0, r2
 800d9e0:	f7fe f8f7 	bl	800bbd2 <vListInsertEnd>
 800d9e4:	e005      	b.n	800d9f2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d9e6:	693b      	ldr	r3, [r7, #16]
 800d9e8:	3318      	adds	r3, #24
 800d9ea:	4619      	mov	r1, r3
 800d9ec:	480e      	ldr	r0, [pc, #56]	; (800da28 <xTaskRemoveFromEventList+0xc0>)
 800d9ee:	f7fe f8f0 	bl	800bbd2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9f6:	4b0d      	ldr	r3, [pc, #52]	; (800da2c <xTaskRemoveFromEventList+0xc4>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d905      	bls.n	800da0c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800da00:	2301      	movs	r3, #1
 800da02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800da04:	4b0a      	ldr	r3, [pc, #40]	; (800da30 <xTaskRemoveFromEventList+0xc8>)
 800da06:	2201      	movs	r2, #1
 800da08:	601a      	str	r2, [r3, #0]
 800da0a:	e001      	b.n	800da10 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800da0c:	2300      	movs	r3, #0
 800da0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800da10:	697b      	ldr	r3, [r7, #20]
}
 800da12:	4618      	mov	r0, r3
 800da14:	3718      	adds	r7, #24
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}
 800da1a:	bf00      	nop
 800da1c:	20001480 	.word	0x20001480
 800da20:	20001460 	.word	0x20001460
 800da24:	20000f88 	.word	0x20000f88
 800da28:	20001418 	.word	0x20001418
 800da2c:	20000f84 	.word	0x20000f84
 800da30:	2000146c 	.word	0x2000146c

0800da34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800da34:	b480      	push	{r7}
 800da36:	b083      	sub	sp, #12
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800da3c:	4b06      	ldr	r3, [pc, #24]	; (800da58 <vTaskInternalSetTimeOutState+0x24>)
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800da44:	4b05      	ldr	r3, [pc, #20]	; (800da5c <vTaskInternalSetTimeOutState+0x28>)
 800da46:	681a      	ldr	r2, [r3, #0]
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	605a      	str	r2, [r3, #4]
}
 800da4c:	bf00      	nop
 800da4e:	370c      	adds	r7, #12
 800da50:	46bd      	mov	sp, r7
 800da52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da56:	4770      	bx	lr
 800da58:	20001470 	.word	0x20001470
 800da5c:	2000145c 	.word	0x2000145c

0800da60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b088      	sub	sp, #32
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d10c      	bne.n	800da8a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800da70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da74:	b672      	cpsid	i
 800da76:	f383 8811 	msr	BASEPRI, r3
 800da7a:	f3bf 8f6f 	isb	sy
 800da7e:	f3bf 8f4f 	dsb	sy
 800da82:	b662      	cpsie	i
 800da84:	613b      	str	r3, [r7, #16]
}
 800da86:	bf00      	nop
 800da88:	e7fe      	b.n	800da88 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d10c      	bne.n	800daaa <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800da90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da94:	b672      	cpsid	i
 800da96:	f383 8811 	msr	BASEPRI, r3
 800da9a:	f3bf 8f6f 	isb	sy
 800da9e:	f3bf 8f4f 	dsb	sy
 800daa2:	b662      	cpsie	i
 800daa4:	60fb      	str	r3, [r7, #12]
}
 800daa6:	bf00      	nop
 800daa8:	e7fe      	b.n	800daa8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800daaa:	f001 f847 	bl	800eb3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800daae:	4b1d      	ldr	r3, [pc, #116]	; (800db24 <xTaskCheckForTimeOut+0xc4>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	685b      	ldr	r3, [r3, #4]
 800dab8:	69ba      	ldr	r2, [r7, #24]
 800daba:	1ad3      	subs	r3, r2, r3
 800dabc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dac6:	d102      	bne.n	800dace <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dac8:	2300      	movs	r3, #0
 800daca:	61fb      	str	r3, [r7, #28]
 800dacc:	e023      	b.n	800db16 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681a      	ldr	r2, [r3, #0]
 800dad2:	4b15      	ldr	r3, [pc, #84]	; (800db28 <xTaskCheckForTimeOut+0xc8>)
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d007      	beq.n	800daea <xTaskCheckForTimeOut+0x8a>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	69ba      	ldr	r2, [r7, #24]
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d302      	bcc.n	800daea <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800dae4:	2301      	movs	r3, #1
 800dae6:	61fb      	str	r3, [r7, #28]
 800dae8:	e015      	b.n	800db16 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	697a      	ldr	r2, [r7, #20]
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d20b      	bcs.n	800db0c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	681a      	ldr	r2, [r3, #0]
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	1ad2      	subs	r2, r2, r3
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f7ff ff97 	bl	800da34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800db06:	2300      	movs	r3, #0
 800db08:	61fb      	str	r3, [r7, #28]
 800db0a:	e004      	b.n	800db16 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	2200      	movs	r2, #0
 800db10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800db12:	2301      	movs	r3, #1
 800db14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800db16:	f001 f845 	bl	800eba4 <vPortExitCritical>

	return xReturn;
 800db1a:	69fb      	ldr	r3, [r7, #28]
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3720      	adds	r7, #32
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	2000145c 	.word	0x2000145c
 800db28:	20001470 	.word	0x20001470

0800db2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800db2c:	b480      	push	{r7}
 800db2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800db30:	4b03      	ldr	r3, [pc, #12]	; (800db40 <vTaskMissedYield+0x14>)
 800db32:	2201      	movs	r2, #1
 800db34:	601a      	str	r2, [r3, #0]
}
 800db36:	bf00      	nop
 800db38:	46bd      	mov	sp, r7
 800db3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3e:	4770      	bx	lr
 800db40:	2000146c 	.word	0x2000146c

0800db44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800db4c:	f000 f854 	bl	800dbf8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800db50:	4b07      	ldr	r3, [pc, #28]	; (800db70 <prvIdleTask+0x2c>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b01      	cmp	r3, #1
 800db56:	d907      	bls.n	800db68 <prvIdleTask+0x24>
			{
				taskYIELD();
 800db58:	4b06      	ldr	r3, [pc, #24]	; (800db74 <prvIdleTask+0x30>)
 800db5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db5e:	601a      	str	r2, [r3, #0]
 800db60:	f3bf 8f4f 	dsb	sy
 800db64:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800db68:	f7f4 fc24 	bl	80023b4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800db6c:	e7ee      	b.n	800db4c <prvIdleTask+0x8>
 800db6e:	bf00      	nop
 800db70:	20000f88 	.word	0x20000f88
 800db74:	e000ed04 	.word	0xe000ed04

0800db78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800db7e:	2300      	movs	r3, #0
 800db80:	607b      	str	r3, [r7, #4]
 800db82:	e00c      	b.n	800db9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800db84:	687a      	ldr	r2, [r7, #4]
 800db86:	4613      	mov	r3, r2
 800db88:	009b      	lsls	r3, r3, #2
 800db8a:	4413      	add	r3, r2
 800db8c:	009b      	lsls	r3, r3, #2
 800db8e:	4a12      	ldr	r2, [pc, #72]	; (800dbd8 <prvInitialiseTaskLists+0x60>)
 800db90:	4413      	add	r3, r2
 800db92:	4618      	mov	r0, r3
 800db94:	f7fd fff0 	bl	800bb78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	3301      	adds	r3, #1
 800db9c:	607b      	str	r3, [r7, #4]
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2b37      	cmp	r3, #55	; 0x37
 800dba2:	d9ef      	bls.n	800db84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dba4:	480d      	ldr	r0, [pc, #52]	; (800dbdc <prvInitialiseTaskLists+0x64>)
 800dba6:	f7fd ffe7 	bl	800bb78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dbaa:	480d      	ldr	r0, [pc, #52]	; (800dbe0 <prvInitialiseTaskLists+0x68>)
 800dbac:	f7fd ffe4 	bl	800bb78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dbb0:	480c      	ldr	r0, [pc, #48]	; (800dbe4 <prvInitialiseTaskLists+0x6c>)
 800dbb2:	f7fd ffe1 	bl	800bb78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dbb6:	480c      	ldr	r0, [pc, #48]	; (800dbe8 <prvInitialiseTaskLists+0x70>)
 800dbb8:	f7fd ffde 	bl	800bb78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dbbc:	480b      	ldr	r0, [pc, #44]	; (800dbec <prvInitialiseTaskLists+0x74>)
 800dbbe:	f7fd ffdb 	bl	800bb78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dbc2:	4b0b      	ldr	r3, [pc, #44]	; (800dbf0 <prvInitialiseTaskLists+0x78>)
 800dbc4:	4a05      	ldr	r2, [pc, #20]	; (800dbdc <prvInitialiseTaskLists+0x64>)
 800dbc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dbc8:	4b0a      	ldr	r3, [pc, #40]	; (800dbf4 <prvInitialiseTaskLists+0x7c>)
 800dbca:	4a05      	ldr	r2, [pc, #20]	; (800dbe0 <prvInitialiseTaskLists+0x68>)
 800dbcc:	601a      	str	r2, [r3, #0]
}
 800dbce:	bf00      	nop
 800dbd0:	3708      	adds	r7, #8
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	20000f88 	.word	0x20000f88
 800dbdc:	200013e8 	.word	0x200013e8
 800dbe0:	200013fc 	.word	0x200013fc
 800dbe4:	20001418 	.word	0x20001418
 800dbe8:	2000142c 	.word	0x2000142c
 800dbec:	20001444 	.word	0x20001444
 800dbf0:	20001410 	.word	0x20001410
 800dbf4:	20001414 	.word	0x20001414

0800dbf8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b082      	sub	sp, #8
 800dbfc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dbfe:	e019      	b.n	800dc34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dc00:	f000 ff9c 	bl	800eb3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc04:	4b10      	ldr	r3, [pc, #64]	; (800dc48 <prvCheckTasksWaitingTermination+0x50>)
 800dc06:	68db      	ldr	r3, [r3, #12]
 800dc08:	68db      	ldr	r3, [r3, #12]
 800dc0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	3304      	adds	r3, #4
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7fe f83b 	bl	800bc8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800dc16:	4b0d      	ldr	r3, [pc, #52]	; (800dc4c <prvCheckTasksWaitingTermination+0x54>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3b01      	subs	r3, #1
 800dc1c:	4a0b      	ldr	r2, [pc, #44]	; (800dc4c <prvCheckTasksWaitingTermination+0x54>)
 800dc1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800dc20:	4b0b      	ldr	r3, [pc, #44]	; (800dc50 <prvCheckTasksWaitingTermination+0x58>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	3b01      	subs	r3, #1
 800dc26:	4a0a      	ldr	r2, [pc, #40]	; (800dc50 <prvCheckTasksWaitingTermination+0x58>)
 800dc28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800dc2a:	f000 ffbb 	bl	800eba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f810 	bl	800dc54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc34:	4b06      	ldr	r3, [pc, #24]	; (800dc50 <prvCheckTasksWaitingTermination+0x58>)
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d1e1      	bne.n	800dc00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800dc3c:	bf00      	nop
 800dc3e:	bf00      	nop
 800dc40:	3708      	adds	r7, #8
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	2000142c 	.word	0x2000142c
 800dc4c:	20001458 	.word	0x20001458
 800dc50:	20001440 	.word	0x20001440

0800dc54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b084      	sub	sp, #16
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	3354      	adds	r3, #84	; 0x54
 800dc60:	4618      	mov	r0, r3
 800dc62:	f001 facf 	bl	800f204 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d108      	bne.n	800dc82 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc74:	4618      	mov	r0, r3
 800dc76:	f001 f957 	bl	800ef28 <vPortFree>
				vPortFree( pxTCB );
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f001 f954 	bl	800ef28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dc80:	e01a      	b.n	800dcb8 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800dc88:	2b01      	cmp	r3, #1
 800dc8a:	d103      	bne.n	800dc94 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f001 f94b 	bl	800ef28 <vPortFree>
	}
 800dc92:	e011      	b.n	800dcb8 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800dc9a:	2b02      	cmp	r3, #2
 800dc9c:	d00c      	beq.n	800dcb8 <prvDeleteTCB+0x64>
	__asm volatile
 800dc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca2:	b672      	cpsid	i
 800dca4:	f383 8811 	msr	BASEPRI, r3
 800dca8:	f3bf 8f6f 	isb	sy
 800dcac:	f3bf 8f4f 	dsb	sy
 800dcb0:	b662      	cpsie	i
 800dcb2:	60fb      	str	r3, [r7, #12]
}
 800dcb4:	bf00      	nop
 800dcb6:	e7fe      	b.n	800dcb6 <prvDeleteTCB+0x62>
	}
 800dcb8:	bf00      	nop
 800dcba:	3710      	adds	r7, #16
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dcc6:	4b0c      	ldr	r3, [pc, #48]	; (800dcf8 <prvResetNextTaskUnblockTime+0x38>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d104      	bne.n	800dcda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dcd0:	4b0a      	ldr	r3, [pc, #40]	; (800dcfc <prvResetNextTaskUnblockTime+0x3c>)
 800dcd2:	f04f 32ff 	mov.w	r2, #4294967295
 800dcd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dcd8:	e008      	b.n	800dcec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcda:	4b07      	ldr	r3, [pc, #28]	; (800dcf8 <prvResetNextTaskUnblockTime+0x38>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	68db      	ldr	r3, [r3, #12]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	4a04      	ldr	r2, [pc, #16]	; (800dcfc <prvResetNextTaskUnblockTime+0x3c>)
 800dcea:	6013      	str	r3, [r2, #0]
}
 800dcec:	bf00      	nop
 800dcee:	370c      	adds	r7, #12
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr
 800dcf8:	20001410 	.word	0x20001410
 800dcfc:	20001478 	.word	0x20001478

0800dd00 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800dd00:	b480      	push	{r7}
 800dd02:	b083      	sub	sp, #12
 800dd04:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800dd06:	4b05      	ldr	r3, [pc, #20]	; (800dd1c <xTaskGetCurrentTaskHandle+0x1c>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800dd0c:	687b      	ldr	r3, [r7, #4]
	}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	370c      	adds	r7, #12
 800dd12:	46bd      	mov	sp, r7
 800dd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd18:	4770      	bx	lr
 800dd1a:	bf00      	nop
 800dd1c:	20000f84 	.word	0x20000f84

0800dd20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dd20:	b480      	push	{r7}
 800dd22:	b083      	sub	sp, #12
 800dd24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dd26:	4b0b      	ldr	r3, [pc, #44]	; (800dd54 <xTaskGetSchedulerState+0x34>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d102      	bne.n	800dd34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dd2e:	2301      	movs	r3, #1
 800dd30:	607b      	str	r3, [r7, #4]
 800dd32:	e008      	b.n	800dd46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd34:	4b08      	ldr	r3, [pc, #32]	; (800dd58 <xTaskGetSchedulerState+0x38>)
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d102      	bne.n	800dd42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dd3c:	2302      	movs	r3, #2
 800dd3e:	607b      	str	r3, [r7, #4]
 800dd40:	e001      	b.n	800dd46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dd42:	2300      	movs	r3, #0
 800dd44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dd46:	687b      	ldr	r3, [r7, #4]
	}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	370c      	adds	r7, #12
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr
 800dd54:	20001464 	.word	0x20001464
 800dd58:	20001480 	.word	0x20001480

0800dd5c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b084      	sub	sp, #16
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d051      	beq.n	800de16 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dd72:	68bb      	ldr	r3, [r7, #8]
 800dd74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd76:	4b2a      	ldr	r3, [pc, #168]	; (800de20 <xTaskPriorityInherit+0xc4>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d241      	bcs.n	800de04 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	699b      	ldr	r3, [r3, #24]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	db06      	blt.n	800dd96 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd88:	4b25      	ldr	r3, [pc, #148]	; (800de20 <xTaskPriorityInherit+0xc4>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd8e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dd96:	68bb      	ldr	r3, [r7, #8]
 800dd98:	6959      	ldr	r1, [r3, #20]
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd9e:	4613      	mov	r3, r2
 800dda0:	009b      	lsls	r3, r3, #2
 800dda2:	4413      	add	r3, r2
 800dda4:	009b      	lsls	r3, r3, #2
 800dda6:	4a1f      	ldr	r2, [pc, #124]	; (800de24 <xTaskPriorityInherit+0xc8>)
 800dda8:	4413      	add	r3, r2
 800ddaa:	4299      	cmp	r1, r3
 800ddac:	d122      	bne.n	800ddf4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	3304      	adds	r3, #4
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7fd ff6a 	bl	800bc8c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ddb8:	4b19      	ldr	r3, [pc, #100]	; (800de20 <xTaskPriorityInherit+0xc4>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddc6:	4b18      	ldr	r3, [pc, #96]	; (800de28 <xTaskPriorityInherit+0xcc>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d903      	bls.n	800ddd6 <xTaskPriorityInherit+0x7a>
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd2:	4a15      	ldr	r2, [pc, #84]	; (800de28 <xTaskPriorityInherit+0xcc>)
 800ddd4:	6013      	str	r3, [r2, #0]
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddda:	4613      	mov	r3, r2
 800dddc:	009b      	lsls	r3, r3, #2
 800ddde:	4413      	add	r3, r2
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4a10      	ldr	r2, [pc, #64]	; (800de24 <xTaskPriorityInherit+0xc8>)
 800dde4:	441a      	add	r2, r3
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	3304      	adds	r3, #4
 800ddea:	4619      	mov	r1, r3
 800ddec:	4610      	mov	r0, r2
 800ddee:	f7fd fef0 	bl	800bbd2 <vListInsertEnd>
 800ddf2:	e004      	b.n	800ddfe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ddf4:	4b0a      	ldr	r3, [pc, #40]	; (800de20 <xTaskPriorityInherit+0xc4>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddfa:	68bb      	ldr	r3, [r7, #8]
 800ddfc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ddfe:	2301      	movs	r3, #1
 800de00:	60fb      	str	r3, [r7, #12]
 800de02:	e008      	b.n	800de16 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800de08:	4b05      	ldr	r3, [pc, #20]	; (800de20 <xTaskPriorityInherit+0xc4>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de0e:	429a      	cmp	r2, r3
 800de10:	d201      	bcs.n	800de16 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800de12:	2301      	movs	r3, #1
 800de14:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800de16:	68fb      	ldr	r3, [r7, #12]
	}
 800de18:	4618      	mov	r0, r3
 800de1a:	3710      	adds	r7, #16
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}
 800de20:	20000f84 	.word	0x20000f84
 800de24:	20000f88 	.word	0x20000f88
 800de28:	20001460 	.word	0x20001460

0800de2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b086      	sub	sp, #24
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800de38:	2300      	movs	r3, #0
 800de3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d05a      	beq.n	800def8 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800de42:	4b30      	ldr	r3, [pc, #192]	; (800df04 <xTaskPriorityDisinherit+0xd8>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	693a      	ldr	r2, [r7, #16]
 800de48:	429a      	cmp	r2, r3
 800de4a:	d00c      	beq.n	800de66 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800de4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de50:	b672      	cpsid	i
 800de52:	f383 8811 	msr	BASEPRI, r3
 800de56:	f3bf 8f6f 	isb	sy
 800de5a:	f3bf 8f4f 	dsb	sy
 800de5e:	b662      	cpsie	i
 800de60:	60fb      	str	r3, [r7, #12]
}
 800de62:	bf00      	nop
 800de64:	e7fe      	b.n	800de64 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800de66:	693b      	ldr	r3, [r7, #16]
 800de68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d10c      	bne.n	800de88 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800de6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de72:	b672      	cpsid	i
 800de74:	f383 8811 	msr	BASEPRI, r3
 800de78:	f3bf 8f6f 	isb	sy
 800de7c:	f3bf 8f4f 	dsb	sy
 800de80:	b662      	cpsie	i
 800de82:	60bb      	str	r3, [r7, #8]
}
 800de84:	bf00      	nop
 800de86:	e7fe      	b.n	800de86 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800de88:	693b      	ldr	r3, [r7, #16]
 800de8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de8c:	1e5a      	subs	r2, r3, #1
 800de8e:	693b      	ldr	r3, [r7, #16]
 800de90:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800de92:	693b      	ldr	r3, [r7, #16]
 800de94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de96:	693b      	ldr	r3, [r7, #16]
 800de98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800de9a:	429a      	cmp	r2, r3
 800de9c:	d02c      	beq.n	800def8 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d128      	bne.n	800def8 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	3304      	adds	r3, #4
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fd feee 	bl	800bc8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800deb0:	693b      	ldr	r3, [r7, #16]
 800deb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800deb8:	693b      	ldr	r3, [r7, #16]
 800deba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800debc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dec8:	4b0f      	ldr	r3, [pc, #60]	; (800df08 <xTaskPriorityDisinherit+0xdc>)
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	429a      	cmp	r2, r3
 800dece:	d903      	bls.n	800ded8 <xTaskPriorityDisinherit+0xac>
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ded4:	4a0c      	ldr	r2, [pc, #48]	; (800df08 <xTaskPriorityDisinherit+0xdc>)
 800ded6:	6013      	str	r3, [r2, #0]
 800ded8:	693b      	ldr	r3, [r7, #16]
 800deda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dedc:	4613      	mov	r3, r2
 800dede:	009b      	lsls	r3, r3, #2
 800dee0:	4413      	add	r3, r2
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	4a09      	ldr	r2, [pc, #36]	; (800df0c <xTaskPriorityDisinherit+0xe0>)
 800dee6:	441a      	add	r2, r3
 800dee8:	693b      	ldr	r3, [r7, #16]
 800deea:	3304      	adds	r3, #4
 800deec:	4619      	mov	r1, r3
 800deee:	4610      	mov	r0, r2
 800def0:	f7fd fe6f 	bl	800bbd2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800def4:	2301      	movs	r3, #1
 800def6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800def8:	697b      	ldr	r3, [r7, #20]
	}
 800defa:	4618      	mov	r0, r3
 800defc:	3718      	adds	r7, #24
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}
 800df02:	bf00      	nop
 800df04:	20000f84 	.word	0x20000f84
 800df08:	20001460 	.word	0x20001460
 800df0c:	20000f88 	.word	0x20000f88

0800df10 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800df10:	b580      	push	{r7, lr}
 800df12:	b088      	sub	sp, #32
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800df1e:	2301      	movs	r3, #1
 800df20:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d06e      	beq.n	800e006 <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800df28:	69bb      	ldr	r3, [r7, #24]
 800df2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d10c      	bne.n	800df4a <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800df30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df34:	b672      	cpsid	i
 800df36:	f383 8811 	msr	BASEPRI, r3
 800df3a:	f3bf 8f6f 	isb	sy
 800df3e:	f3bf 8f4f 	dsb	sy
 800df42:	b662      	cpsie	i
 800df44:	60fb      	str	r3, [r7, #12]
}
 800df46:	bf00      	nop
 800df48:	e7fe      	b.n	800df48 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800df4a:	69bb      	ldr	r3, [r7, #24]
 800df4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df4e:	683a      	ldr	r2, [r7, #0]
 800df50:	429a      	cmp	r2, r3
 800df52:	d902      	bls.n	800df5a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	61fb      	str	r3, [r7, #28]
 800df58:	e002      	b.n	800df60 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800df5a:	69bb      	ldr	r3, [r7, #24]
 800df5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df5e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800df60:	69bb      	ldr	r3, [r7, #24]
 800df62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df64:	69fa      	ldr	r2, [r7, #28]
 800df66:	429a      	cmp	r2, r3
 800df68:	d04d      	beq.n	800e006 <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df6e:	697a      	ldr	r2, [r7, #20]
 800df70:	429a      	cmp	r2, r3
 800df72:	d148      	bne.n	800e006 <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800df74:	4b26      	ldr	r3, [pc, #152]	; (800e010 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	69ba      	ldr	r2, [r7, #24]
 800df7a:	429a      	cmp	r2, r3
 800df7c:	d10c      	bne.n	800df98 <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 800df7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df82:	b672      	cpsid	i
 800df84:	f383 8811 	msr	BASEPRI, r3
 800df88:	f3bf 8f6f 	isb	sy
 800df8c:	f3bf 8f4f 	dsb	sy
 800df90:	b662      	cpsie	i
 800df92:	60bb      	str	r3, [r7, #8]
}
 800df94:	bf00      	nop
 800df96:	e7fe      	b.n	800df96 <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800df98:	69bb      	ldr	r3, [r7, #24]
 800df9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df9c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	69fa      	ldr	r2, [r7, #28]
 800dfa2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dfa4:	69bb      	ldr	r3, [r7, #24]
 800dfa6:	699b      	ldr	r3, [r3, #24]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	db04      	blt.n	800dfb6 <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dfb2:	69bb      	ldr	r3, [r7, #24]
 800dfb4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	6959      	ldr	r1, [r3, #20]
 800dfba:	693a      	ldr	r2, [r7, #16]
 800dfbc:	4613      	mov	r3, r2
 800dfbe:	009b      	lsls	r3, r3, #2
 800dfc0:	4413      	add	r3, r2
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4a13      	ldr	r2, [pc, #76]	; (800e014 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800dfc6:	4413      	add	r3, r2
 800dfc8:	4299      	cmp	r1, r3
 800dfca:	d11c      	bne.n	800e006 <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dfcc:	69bb      	ldr	r3, [r7, #24]
 800dfce:	3304      	adds	r3, #4
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f7fd fe5b 	bl	800bc8c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800dfd6:	69bb      	ldr	r3, [r7, #24]
 800dfd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfda:	4b0f      	ldr	r3, [pc, #60]	; (800e018 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d903      	bls.n	800dfea <vTaskPriorityDisinheritAfterTimeout+0xda>
 800dfe2:	69bb      	ldr	r3, [r7, #24]
 800dfe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfe6:	4a0c      	ldr	r2, [pc, #48]	; (800e018 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800dfe8:	6013      	str	r3, [r2, #0]
 800dfea:	69bb      	ldr	r3, [r7, #24]
 800dfec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfee:	4613      	mov	r3, r2
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	4413      	add	r3, r2
 800dff4:	009b      	lsls	r3, r3, #2
 800dff6:	4a07      	ldr	r2, [pc, #28]	; (800e014 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800dff8:	441a      	add	r2, r3
 800dffa:	69bb      	ldr	r3, [r7, #24]
 800dffc:	3304      	adds	r3, #4
 800dffe:	4619      	mov	r1, r3
 800e000:	4610      	mov	r0, r2
 800e002:	f7fd fde6 	bl	800bbd2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e006:	bf00      	nop
 800e008:	3720      	adds	r7, #32
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}
 800e00e:	bf00      	nop
 800e010:	20000f84 	.word	0x20000f84
 800e014:	20000f88 	.word	0x20000f88
 800e018:	20001460 	.word	0x20001460

0800e01c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e01c:	b480      	push	{r7}
 800e01e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e020:	4b07      	ldr	r3, [pc, #28]	; (800e040 <pvTaskIncrementMutexHeldCount+0x24>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d004      	beq.n	800e032 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e028:	4b05      	ldr	r3, [pc, #20]	; (800e040 <pvTaskIncrementMutexHeldCount+0x24>)
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e02e:	3201      	adds	r2, #1
 800e030:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e032:	4b03      	ldr	r3, [pc, #12]	; (800e040 <pvTaskIncrementMutexHeldCount+0x24>)
 800e034:	681b      	ldr	r3, [r3, #0]
	}
 800e036:	4618      	mov	r0, r3
 800e038:	46bd      	mov	sp, r7
 800e03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03e:	4770      	bx	lr
 800e040:	20000f84 	.word	0x20000f84

0800e044 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e04e:	4b21      	ldr	r3, [pc, #132]	; (800e0d4 <prvAddCurrentTaskToDelayedList+0x90>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e054:	4b20      	ldr	r3, [pc, #128]	; (800e0d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	3304      	adds	r3, #4
 800e05a:	4618      	mov	r0, r3
 800e05c:	f7fd fe16 	bl	800bc8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e066:	d10a      	bne.n	800e07e <prvAddCurrentTaskToDelayedList+0x3a>
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d007      	beq.n	800e07e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e06e:	4b1a      	ldr	r3, [pc, #104]	; (800e0d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	3304      	adds	r3, #4
 800e074:	4619      	mov	r1, r3
 800e076:	4819      	ldr	r0, [pc, #100]	; (800e0dc <prvAddCurrentTaskToDelayedList+0x98>)
 800e078:	f7fd fdab 	bl	800bbd2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e07c:	e026      	b.n	800e0cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e07e:	68fa      	ldr	r2, [r7, #12]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	4413      	add	r3, r2
 800e084:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e086:	4b14      	ldr	r3, [pc, #80]	; (800e0d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	68ba      	ldr	r2, [r7, #8]
 800e08c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e08e:	68ba      	ldr	r2, [r7, #8]
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	429a      	cmp	r2, r3
 800e094:	d209      	bcs.n	800e0aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e096:	4b12      	ldr	r3, [pc, #72]	; (800e0e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e098:	681a      	ldr	r2, [r3, #0]
 800e09a:	4b0f      	ldr	r3, [pc, #60]	; (800e0d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	3304      	adds	r3, #4
 800e0a0:	4619      	mov	r1, r3
 800e0a2:	4610      	mov	r0, r2
 800e0a4:	f7fd fdb9 	bl	800bc1a <vListInsert>
}
 800e0a8:	e010      	b.n	800e0cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e0aa:	4b0e      	ldr	r3, [pc, #56]	; (800e0e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e0ac:	681a      	ldr	r2, [r3, #0]
 800e0ae:	4b0a      	ldr	r3, [pc, #40]	; (800e0d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	3304      	adds	r3, #4
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	4610      	mov	r0, r2
 800e0b8:	f7fd fdaf 	bl	800bc1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e0bc:	4b0a      	ldr	r3, [pc, #40]	; (800e0e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	68ba      	ldr	r2, [r7, #8]
 800e0c2:	429a      	cmp	r2, r3
 800e0c4:	d202      	bcs.n	800e0cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e0c6:	4a08      	ldr	r2, [pc, #32]	; (800e0e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	6013      	str	r3, [r2, #0]
}
 800e0cc:	bf00      	nop
 800e0ce:	3710      	adds	r7, #16
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}
 800e0d4:	2000145c 	.word	0x2000145c
 800e0d8:	20000f84 	.word	0x20000f84
 800e0dc:	20001444 	.word	0x20001444
 800e0e0:	20001414 	.word	0x20001414
 800e0e4:	20001410 	.word	0x20001410
 800e0e8:	20001478 	.word	0x20001478

0800e0ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b08a      	sub	sp, #40	; 0x28
 800e0f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e0f6:	f000 fbb5 	bl	800e864 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e0fa:	4b1d      	ldr	r3, [pc, #116]	; (800e170 <xTimerCreateTimerTask+0x84>)
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d021      	beq.n	800e146 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e102:	2300      	movs	r3, #0
 800e104:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e106:	2300      	movs	r3, #0
 800e108:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e10a:	1d3a      	adds	r2, r7, #4
 800e10c:	f107 0108 	add.w	r1, r7, #8
 800e110:	f107 030c 	add.w	r3, r7, #12
 800e114:	4618      	mov	r0, r3
 800e116:	f7fd fd15 	bl	800bb44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e11a:	6879      	ldr	r1, [r7, #4]
 800e11c:	68bb      	ldr	r3, [r7, #8]
 800e11e:	68fa      	ldr	r2, [r7, #12]
 800e120:	9202      	str	r2, [sp, #8]
 800e122:	9301      	str	r3, [sp, #4]
 800e124:	2302      	movs	r3, #2
 800e126:	9300      	str	r3, [sp, #0]
 800e128:	2300      	movs	r3, #0
 800e12a:	460a      	mov	r2, r1
 800e12c:	4911      	ldr	r1, [pc, #68]	; (800e174 <xTimerCreateTimerTask+0x88>)
 800e12e:	4812      	ldr	r0, [pc, #72]	; (800e178 <xTimerCreateTimerTask+0x8c>)
 800e130:	f7fe fee6 	bl	800cf00 <xTaskCreateStatic>
 800e134:	4603      	mov	r3, r0
 800e136:	4a11      	ldr	r2, [pc, #68]	; (800e17c <xTimerCreateTimerTask+0x90>)
 800e138:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e13a:	4b10      	ldr	r3, [pc, #64]	; (800e17c <xTimerCreateTimerTask+0x90>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d001      	beq.n	800e146 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e142:	2301      	movs	r3, #1
 800e144:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d10c      	bne.n	800e166 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800e14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e150:	b672      	cpsid	i
 800e152:	f383 8811 	msr	BASEPRI, r3
 800e156:	f3bf 8f6f 	isb	sy
 800e15a:	f3bf 8f4f 	dsb	sy
 800e15e:	b662      	cpsie	i
 800e160:	613b      	str	r3, [r7, #16]
}
 800e162:	bf00      	nop
 800e164:	e7fe      	b.n	800e164 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800e166:	697b      	ldr	r3, [r7, #20]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3718      	adds	r7, #24
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	200014b4 	.word	0x200014b4
 800e174:	0800f91c 	.word	0x0800f91c
 800e178:	0800e3fd 	.word	0x0800e3fd
 800e17c:	200014b8 	.word	0x200014b8

0800e180 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800e180:	b580      	push	{r7, lr}
 800e182:	b088      	sub	sp, #32
 800e184:	af02      	add	r7, sp, #8
 800e186:	60f8      	str	r0, [r7, #12]
 800e188:	60b9      	str	r1, [r7, #8]
 800e18a:	607a      	str	r2, [r7, #4]
 800e18c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800e18e:	202c      	movs	r0, #44	; 0x2c
 800e190:	f000 fe00 	bl	800ed94 <pvPortMalloc>
 800e194:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00d      	beq.n	800e1b8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800e19c:	697b      	ldr	r3, [r7, #20]
 800e19e:	2200      	movs	r2, #0
 800e1a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	9301      	str	r3, [sp, #4]
 800e1a8:	6a3b      	ldr	r3, [r7, #32]
 800e1aa:	9300      	str	r3, [sp, #0]
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	68b9      	ldr	r1, [r7, #8]
 800e1b2:	68f8      	ldr	r0, [r7, #12]
 800e1b4:	f000 f847 	bl	800e246 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800e1b8:	697b      	ldr	r3, [r7, #20]
	}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3718      	adds	r7, #24
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bd80      	pop	{r7, pc}

0800e1c2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800e1c2:	b580      	push	{r7, lr}
 800e1c4:	b08a      	sub	sp, #40	; 0x28
 800e1c6:	af02      	add	r7, sp, #8
 800e1c8:	60f8      	str	r0, [r7, #12]
 800e1ca:	60b9      	str	r1, [r7, #8]
 800e1cc:	607a      	str	r2, [r7, #4]
 800e1ce:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800e1d0:	232c      	movs	r3, #44	; 0x2c
 800e1d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	2b2c      	cmp	r3, #44	; 0x2c
 800e1d8:	d00c      	beq.n	800e1f4 <xTimerCreateStatic+0x32>
	__asm volatile
 800e1da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1de:	b672      	cpsid	i
 800e1e0:	f383 8811 	msr	BASEPRI, r3
 800e1e4:	f3bf 8f6f 	isb	sy
 800e1e8:	f3bf 8f4f 	dsb	sy
 800e1ec:	b662      	cpsie	i
 800e1ee:	61bb      	str	r3, [r7, #24]
}
 800e1f0:	bf00      	nop
 800e1f2:	e7fe      	b.n	800e1f2 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e1f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800e1f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d10c      	bne.n	800e216 <xTimerCreateStatic+0x54>
	__asm volatile
 800e1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e200:	b672      	cpsid	i
 800e202:	f383 8811 	msr	BASEPRI, r3
 800e206:	f3bf 8f6f 	isb	sy
 800e20a:	f3bf 8f4f 	dsb	sy
 800e20e:	b662      	cpsie	i
 800e210:	617b      	str	r3, [r7, #20]
}
 800e212:	bf00      	nop
 800e214:	e7fe      	b.n	800e214 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800e216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e218:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800e21a:	69fb      	ldr	r3, [r7, #28]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d00d      	beq.n	800e23c <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800e220:	69fb      	ldr	r3, [r7, #28]
 800e222:	2202      	movs	r2, #2
 800e224:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e228:	69fb      	ldr	r3, [r7, #28]
 800e22a:	9301      	str	r3, [sp, #4]
 800e22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e22e:	9300      	str	r3, [sp, #0]
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	68b9      	ldr	r1, [r7, #8]
 800e236:	68f8      	ldr	r0, [r7, #12]
 800e238:	f000 f805 	bl	800e246 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800e23c:	69fb      	ldr	r3, [r7, #28]
	}
 800e23e:	4618      	mov	r0, r3
 800e240:	3720      	adds	r7, #32
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}

0800e246 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800e246:	b580      	push	{r7, lr}
 800e248:	b086      	sub	sp, #24
 800e24a:	af00      	add	r7, sp, #0
 800e24c:	60f8      	str	r0, [r7, #12]
 800e24e:	60b9      	str	r1, [r7, #8]
 800e250:	607a      	str	r2, [r7, #4]
 800e252:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800e254:	68bb      	ldr	r3, [r7, #8]
 800e256:	2b00      	cmp	r3, #0
 800e258:	d10c      	bne.n	800e274 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800e25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e25e:	b672      	cpsid	i
 800e260:	f383 8811 	msr	BASEPRI, r3
 800e264:	f3bf 8f6f 	isb	sy
 800e268:	f3bf 8f4f 	dsb	sy
 800e26c:	b662      	cpsie	i
 800e26e:	617b      	str	r3, [r7, #20]
}
 800e270:	bf00      	nop
 800e272:	e7fe      	b.n	800e272 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800e274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e276:	2b00      	cmp	r3, #0
 800e278:	d01e      	beq.n	800e2b8 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800e27a:	f000 faf3 	bl	800e864 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800e27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e280:	68fa      	ldr	r2, [r7, #12]
 800e282:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800e284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e286:	68ba      	ldr	r2, [r7, #8]
 800e288:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800e28a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28c:	683a      	ldr	r2, [r7, #0]
 800e28e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800e290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e292:	6a3a      	ldr	r2, [r7, #32]
 800e294:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800e296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e298:	3304      	adds	r3, #4
 800e29a:	4618      	mov	r0, r3
 800e29c:	f7fd fc8c 	bl	800bbb8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d008      	beq.n	800e2b8 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800e2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e2ac:	f043 0304 	orr.w	r3, r3, #4
 800e2b0:	b2da      	uxtb	r2, r3
 800e2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800e2b8:	bf00      	nop
 800e2ba:	3718      	adds	r7, #24
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b08a      	sub	sp, #40	; 0x28
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	60b9      	str	r1, [r7, #8]
 800e2ca:	607a      	str	r2, [r7, #4]
 800e2cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d10c      	bne.n	800e2f2 <xTimerGenericCommand+0x32>
	__asm volatile
 800e2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2dc:	b672      	cpsid	i
 800e2de:	f383 8811 	msr	BASEPRI, r3
 800e2e2:	f3bf 8f6f 	isb	sy
 800e2e6:	f3bf 8f4f 	dsb	sy
 800e2ea:	b662      	cpsie	i
 800e2ec:	623b      	str	r3, [r7, #32]
}
 800e2ee:	bf00      	nop
 800e2f0:	e7fe      	b.n	800e2f0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e2f2:	4b1a      	ldr	r3, [pc, #104]	; (800e35c <xTimerGenericCommand+0x9c>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d02a      	beq.n	800e350 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	2b05      	cmp	r3, #5
 800e30a:	dc18      	bgt.n	800e33e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e30c:	f7ff fd08 	bl	800dd20 <xTaskGetSchedulerState>
 800e310:	4603      	mov	r3, r0
 800e312:	2b02      	cmp	r3, #2
 800e314:	d109      	bne.n	800e32a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e316:	4b11      	ldr	r3, [pc, #68]	; (800e35c <xTimerGenericCommand+0x9c>)
 800e318:	6818      	ldr	r0, [r3, #0]
 800e31a:	f107 0110 	add.w	r1, r7, #16
 800e31e:	2300      	movs	r3, #0
 800e320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e322:	f7fd ff5b 	bl	800c1dc <xQueueGenericSend>
 800e326:	6278      	str	r0, [r7, #36]	; 0x24
 800e328:	e012      	b.n	800e350 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e32a:	4b0c      	ldr	r3, [pc, #48]	; (800e35c <xTimerGenericCommand+0x9c>)
 800e32c:	6818      	ldr	r0, [r3, #0]
 800e32e:	f107 0110 	add.w	r1, r7, #16
 800e332:	2300      	movs	r3, #0
 800e334:	2200      	movs	r2, #0
 800e336:	f7fd ff51 	bl	800c1dc <xQueueGenericSend>
 800e33a:	6278      	str	r0, [r7, #36]	; 0x24
 800e33c:	e008      	b.n	800e350 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e33e:	4b07      	ldr	r3, [pc, #28]	; (800e35c <xTimerGenericCommand+0x9c>)
 800e340:	6818      	ldr	r0, [r3, #0]
 800e342:	f107 0110 	add.w	r1, r7, #16
 800e346:	2300      	movs	r3, #0
 800e348:	683a      	ldr	r2, [r7, #0]
 800e34a:	f7fe f84d 	bl	800c3e8 <xQueueGenericSendFromISR>
 800e34e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e352:	4618      	mov	r0, r3
 800e354:	3728      	adds	r7, #40	; 0x28
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}
 800e35a:	bf00      	nop
 800e35c:	200014b4 	.word	0x200014b4

0800e360 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b088      	sub	sp, #32
 800e364:	af02      	add	r7, sp, #8
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e36a:	4b23      	ldr	r3, [pc, #140]	; (800e3f8 <prvProcessExpiredTimer+0x98>)
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	68db      	ldr	r3, [r3, #12]
 800e370:	68db      	ldr	r3, [r3, #12]
 800e372:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	3304      	adds	r3, #4
 800e378:	4618      	mov	r0, r3
 800e37a:	f7fd fc87 	bl	800bc8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e37e:	697b      	ldr	r3, [r7, #20]
 800e380:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e384:	f003 0304 	and.w	r3, r3, #4
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d024      	beq.n	800e3d6 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	699a      	ldr	r2, [r3, #24]
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	18d1      	adds	r1, r2, r3
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	683a      	ldr	r2, [r7, #0]
 800e398:	6978      	ldr	r0, [r7, #20]
 800e39a:	f000 f8d3 	bl	800e544 <prvInsertTimerInActiveList>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d021      	beq.n	800e3e8 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	687a      	ldr	r2, [r7, #4]
 800e3ac:	2100      	movs	r1, #0
 800e3ae:	6978      	ldr	r0, [r7, #20]
 800e3b0:	f7ff ff86 	bl	800e2c0 <xTimerGenericCommand>
 800e3b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e3b6:	693b      	ldr	r3, [r7, #16]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d115      	bne.n	800e3e8 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800e3bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c0:	b672      	cpsid	i
 800e3c2:	f383 8811 	msr	BASEPRI, r3
 800e3c6:	f3bf 8f6f 	isb	sy
 800e3ca:	f3bf 8f4f 	dsb	sy
 800e3ce:	b662      	cpsie	i
 800e3d0:	60fb      	str	r3, [r7, #12]
}
 800e3d2:	bf00      	nop
 800e3d4:	e7fe      	b.n	800e3d4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e3d6:	697b      	ldr	r3, [r7, #20]
 800e3d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e3dc:	f023 0301 	bic.w	r3, r3, #1
 800e3e0:	b2da      	uxtb	r2, r3
 800e3e2:	697b      	ldr	r3, [r7, #20]
 800e3e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	6a1b      	ldr	r3, [r3, #32]
 800e3ec:	6978      	ldr	r0, [r7, #20]
 800e3ee:	4798      	blx	r3
}
 800e3f0:	bf00      	nop
 800e3f2:	3718      	adds	r7, #24
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	200014ac 	.word	0x200014ac

0800e3fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b084      	sub	sp, #16
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e404:	f107 0308 	add.w	r3, r7, #8
 800e408:	4618      	mov	r0, r3
 800e40a:	f000 f857 	bl	800e4bc <prvGetNextExpireTime>
 800e40e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	4619      	mov	r1, r3
 800e414:	68f8      	ldr	r0, [r7, #12]
 800e416:	f000 f803 	bl	800e420 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e41a:	f000 f8d5 	bl	800e5c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e41e:	e7f1      	b.n	800e404 <prvTimerTask+0x8>

0800e420 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b084      	sub	sp, #16
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
 800e428:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e42a:	f7ff f857 	bl	800d4dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e42e:	f107 0308 	add.w	r3, r7, #8
 800e432:	4618      	mov	r0, r3
 800e434:	f000 f866 	bl	800e504 <prvSampleTimeNow>
 800e438:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d130      	bne.n	800e4a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d10a      	bne.n	800e45c <prvProcessTimerOrBlockTask+0x3c>
 800e446:	687a      	ldr	r2, [r7, #4]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	429a      	cmp	r2, r3
 800e44c:	d806      	bhi.n	800e45c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e44e:	f7ff f853 	bl	800d4f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e452:	68f9      	ldr	r1, [r7, #12]
 800e454:	6878      	ldr	r0, [r7, #4]
 800e456:	f7ff ff83 	bl	800e360 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e45a:	e024      	b.n	800e4a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d008      	beq.n	800e474 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e462:	4b13      	ldr	r3, [pc, #76]	; (800e4b0 <prvProcessTimerOrBlockTask+0x90>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d101      	bne.n	800e470 <prvProcessTimerOrBlockTask+0x50>
 800e46c:	2301      	movs	r3, #1
 800e46e:	e000      	b.n	800e472 <prvProcessTimerOrBlockTask+0x52>
 800e470:	2300      	movs	r3, #0
 800e472:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e474:	4b0f      	ldr	r3, [pc, #60]	; (800e4b4 <prvProcessTimerOrBlockTask+0x94>)
 800e476:	6818      	ldr	r0, [r3, #0]
 800e478:	687a      	ldr	r2, [r7, #4]
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	1ad3      	subs	r3, r2, r3
 800e47e:	683a      	ldr	r2, [r7, #0]
 800e480:	4619      	mov	r1, r3
 800e482:	f7fe fd09 	bl	800ce98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e486:	f7ff f837 	bl	800d4f8 <xTaskResumeAll>
 800e48a:	4603      	mov	r3, r0
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d10a      	bne.n	800e4a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e490:	4b09      	ldr	r3, [pc, #36]	; (800e4b8 <prvProcessTimerOrBlockTask+0x98>)
 800e492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e496:	601a      	str	r2, [r3, #0]
 800e498:	f3bf 8f4f 	dsb	sy
 800e49c:	f3bf 8f6f 	isb	sy
}
 800e4a0:	e001      	b.n	800e4a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e4a2:	f7ff f829 	bl	800d4f8 <xTaskResumeAll>
}
 800e4a6:	bf00      	nop
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
 800e4ae:	bf00      	nop
 800e4b0:	200014b0 	.word	0x200014b0
 800e4b4:	200014b4 	.word	0x200014b4
 800e4b8:	e000ed04 	.word	0xe000ed04

0800e4bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e4bc:	b480      	push	{r7}
 800e4be:	b085      	sub	sp, #20
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e4c4:	4b0e      	ldr	r3, [pc, #56]	; (800e500 <prvGetNextExpireTime+0x44>)
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d101      	bne.n	800e4d2 <prvGetNextExpireTime+0x16>
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	e000      	b.n	800e4d4 <prvGetNextExpireTime+0x18>
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d105      	bne.n	800e4ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e4e0:	4b07      	ldr	r3, [pc, #28]	; (800e500 <prvGetNextExpireTime+0x44>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	68db      	ldr	r3, [r3, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	60fb      	str	r3, [r7, #12]
 800e4ea:	e001      	b.n	800e4f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e4f0:	68fb      	ldr	r3, [r7, #12]
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3714      	adds	r7, #20
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fc:	4770      	bx	lr
 800e4fe:	bf00      	nop
 800e500:	200014ac 	.word	0x200014ac

0800e504 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b084      	sub	sp, #16
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e50c:	f7ff f894 	bl	800d638 <xTaskGetTickCount>
 800e510:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e512:	4b0b      	ldr	r3, [pc, #44]	; (800e540 <prvSampleTimeNow+0x3c>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	68fa      	ldr	r2, [r7, #12]
 800e518:	429a      	cmp	r2, r3
 800e51a:	d205      	bcs.n	800e528 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e51c:	f000 f93c 	bl	800e798 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2201      	movs	r2, #1
 800e524:	601a      	str	r2, [r3, #0]
 800e526:	e002      	b.n	800e52e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2200      	movs	r2, #0
 800e52c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e52e:	4a04      	ldr	r2, [pc, #16]	; (800e540 <prvSampleTimeNow+0x3c>)
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e534:	68fb      	ldr	r3, [r7, #12]
}
 800e536:	4618      	mov	r0, r3
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	200014bc 	.word	0x200014bc

0800e544 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b086      	sub	sp, #24
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
 800e550:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e552:	2300      	movs	r3, #0
 800e554:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	68ba      	ldr	r2, [r7, #8]
 800e55a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	68fa      	ldr	r2, [r7, #12]
 800e560:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e562:	68ba      	ldr	r2, [r7, #8]
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	429a      	cmp	r2, r3
 800e568:	d812      	bhi.n	800e590 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e56a:	687a      	ldr	r2, [r7, #4]
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	1ad2      	subs	r2, r2, r3
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	699b      	ldr	r3, [r3, #24]
 800e574:	429a      	cmp	r2, r3
 800e576:	d302      	bcc.n	800e57e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e578:	2301      	movs	r3, #1
 800e57a:	617b      	str	r3, [r7, #20]
 800e57c:	e01b      	b.n	800e5b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e57e:	4b10      	ldr	r3, [pc, #64]	; (800e5c0 <prvInsertTimerInActiveList+0x7c>)
 800e580:	681a      	ldr	r2, [r3, #0]
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	3304      	adds	r3, #4
 800e586:	4619      	mov	r1, r3
 800e588:	4610      	mov	r0, r2
 800e58a:	f7fd fb46 	bl	800bc1a <vListInsert>
 800e58e:	e012      	b.n	800e5b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	429a      	cmp	r2, r3
 800e596:	d206      	bcs.n	800e5a6 <prvInsertTimerInActiveList+0x62>
 800e598:	68ba      	ldr	r2, [r7, #8]
 800e59a:	683b      	ldr	r3, [r7, #0]
 800e59c:	429a      	cmp	r2, r3
 800e59e:	d302      	bcc.n	800e5a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	617b      	str	r3, [r7, #20]
 800e5a4:	e007      	b.n	800e5b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e5a6:	4b07      	ldr	r3, [pc, #28]	; (800e5c4 <prvInsertTimerInActiveList+0x80>)
 800e5a8:	681a      	ldr	r2, [r3, #0]
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	3304      	adds	r3, #4
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	4610      	mov	r0, r2
 800e5b2:	f7fd fb32 	bl	800bc1a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e5b6:	697b      	ldr	r3, [r7, #20]
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	3718      	adds	r7, #24
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	bd80      	pop	{r7, pc}
 800e5c0:	200014b0 	.word	0x200014b0
 800e5c4:	200014ac 	.word	0x200014ac

0800e5c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b08e      	sub	sp, #56	; 0x38
 800e5cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e5ce:	e0d0      	b.n	800e772 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	da1a      	bge.n	800e60c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e5d6:	1d3b      	adds	r3, r7, #4
 800e5d8:	3304      	adds	r3, #4
 800e5da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e5dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d10c      	bne.n	800e5fc <prvProcessReceivedCommands+0x34>
	__asm volatile
 800e5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e6:	b672      	cpsid	i
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	b662      	cpsie	i
 800e5f6:	61fb      	str	r3, [r7, #28]
}
 800e5f8:	bf00      	nop
 800e5fa:	e7fe      	b.n	800e5fa <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e5fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e602:	6850      	ldr	r0, [r2, #4]
 800e604:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e606:	6892      	ldr	r2, [r2, #8]
 800e608:	4611      	mov	r1, r2
 800e60a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	f2c0 80ae 	blt.w	800e770 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e61a:	695b      	ldr	r3, [r3, #20]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d004      	beq.n	800e62a <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e622:	3304      	adds	r3, #4
 800e624:	4618      	mov	r0, r3
 800e626:	f7fd fb31 	bl	800bc8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e62a:	463b      	mov	r3, r7
 800e62c:	4618      	mov	r0, r3
 800e62e:	f7ff ff69 	bl	800e504 <prvSampleTimeNow>
 800e632:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2b09      	cmp	r3, #9
 800e638:	f200 809b 	bhi.w	800e772 <prvProcessReceivedCommands+0x1aa>
 800e63c:	a201      	add	r2, pc, #4	; (adr r2, 800e644 <prvProcessReceivedCommands+0x7c>)
 800e63e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e642:	bf00      	nop
 800e644:	0800e66d 	.word	0x0800e66d
 800e648:	0800e66d 	.word	0x0800e66d
 800e64c:	0800e66d 	.word	0x0800e66d
 800e650:	0800e6e5 	.word	0x0800e6e5
 800e654:	0800e6f9 	.word	0x0800e6f9
 800e658:	0800e747 	.word	0x0800e747
 800e65c:	0800e66d 	.word	0x0800e66d
 800e660:	0800e66d 	.word	0x0800e66d
 800e664:	0800e6e5 	.word	0x0800e6e5
 800e668:	0800e6f9 	.word	0x0800e6f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e66e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e672:	f043 0301 	orr.w	r3, r3, #1
 800e676:	b2da      	uxtb	r2, r3
 800e678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e67a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e67e:	68ba      	ldr	r2, [r7, #8]
 800e680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e682:	699b      	ldr	r3, [r3, #24]
 800e684:	18d1      	adds	r1, r2, r3
 800e686:	68bb      	ldr	r3, [r7, #8]
 800e688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e68a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e68c:	f7ff ff5a 	bl	800e544 <prvInsertTimerInActiveList>
 800e690:	4603      	mov	r3, r0
 800e692:	2b00      	cmp	r3, #0
 800e694:	d06d      	beq.n	800e772 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e698:	6a1b      	ldr	r3, [r3, #32]
 800e69a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e69c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e69e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6a4:	f003 0304 	and.w	r3, r3, #4
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d062      	beq.n	800e772 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b0:	699b      	ldr	r3, [r3, #24]
 800e6b2:	441a      	add	r2, r3
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	9300      	str	r3, [sp, #0]
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	2100      	movs	r1, #0
 800e6bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6be:	f7ff fdff 	bl	800e2c0 <xTimerGenericCommand>
 800e6c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e6c4:	6a3b      	ldr	r3, [r7, #32]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d153      	bne.n	800e772 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800e6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ce:	b672      	cpsid	i
 800e6d0:	f383 8811 	msr	BASEPRI, r3
 800e6d4:	f3bf 8f6f 	isb	sy
 800e6d8:	f3bf 8f4f 	dsb	sy
 800e6dc:	b662      	cpsie	i
 800e6de:	61bb      	str	r3, [r7, #24]
}
 800e6e0:	bf00      	nop
 800e6e2:	e7fe      	b.n	800e6e2 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e6e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6ea:	f023 0301 	bic.w	r3, r3, #1
 800e6ee:	b2da      	uxtb	r2, r3
 800e6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e6f6:	e03c      	b.n	800e772 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6fe:	f043 0301 	orr.w	r3, r3, #1
 800e702:	b2da      	uxtb	r2, r3
 800e704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e706:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e70a:	68ba      	ldr	r2, [r7, #8]
 800e70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e70e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e712:	699b      	ldr	r3, [r3, #24]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d10c      	bne.n	800e732 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800e718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e71c:	b672      	cpsid	i
 800e71e:	f383 8811 	msr	BASEPRI, r3
 800e722:	f3bf 8f6f 	isb	sy
 800e726:	f3bf 8f4f 	dsb	sy
 800e72a:	b662      	cpsie	i
 800e72c:	617b      	str	r3, [r7, #20]
}
 800e72e:	bf00      	nop
 800e730:	e7fe      	b.n	800e730 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e734:	699a      	ldr	r2, [r3, #24]
 800e736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e738:	18d1      	adds	r1, r2, r3
 800e73a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e73c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e73e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e740:	f7ff ff00 	bl	800e544 <prvInsertTimerInActiveList>
					break;
 800e744:	e015      	b.n	800e772 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e748:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e74c:	f003 0302 	and.w	r3, r3, #2
 800e750:	2b00      	cmp	r3, #0
 800e752:	d103      	bne.n	800e75c <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800e754:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e756:	f000 fbe7 	bl	800ef28 <vPortFree>
 800e75a:	e00a      	b.n	800e772 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e75e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e762:	f023 0301 	bic.w	r3, r3, #1
 800e766:	b2da      	uxtb	r2, r3
 800e768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e76a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e76e:	e000      	b.n	800e772 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e770:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e772:	4b08      	ldr	r3, [pc, #32]	; (800e794 <prvProcessReceivedCommands+0x1cc>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	1d39      	adds	r1, r7, #4
 800e778:	2200      	movs	r2, #0
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7fd ff6a 	bl	800c654 <xQueueReceive>
 800e780:	4603      	mov	r3, r0
 800e782:	2b00      	cmp	r3, #0
 800e784:	f47f af24 	bne.w	800e5d0 <prvProcessReceivedCommands+0x8>
	}
}
 800e788:	bf00      	nop
 800e78a:	bf00      	nop
 800e78c:	3730      	adds	r7, #48	; 0x30
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}
 800e792:	bf00      	nop
 800e794:	200014b4 	.word	0x200014b4

0800e798 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b088      	sub	sp, #32
 800e79c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e79e:	e04a      	b.n	800e836 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e7a0:	4b2e      	ldr	r3, [pc, #184]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	68db      	ldr	r3, [r3, #12]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7aa:	4b2c      	ldr	r3, [pc, #176]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	68db      	ldr	r3, [r3, #12]
 800e7b2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	3304      	adds	r3, #4
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f7fd fa67 	bl	800bc8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	6a1b      	ldr	r3, [r3, #32]
 800e7c2:	68f8      	ldr	r0, [r7, #12]
 800e7c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e7cc:	f003 0304 	and.w	r3, r3, #4
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d030      	beq.n	800e836 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	699b      	ldr	r3, [r3, #24]
 800e7d8:	693a      	ldr	r2, [r7, #16]
 800e7da:	4413      	add	r3, r2
 800e7dc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e7de:	68ba      	ldr	r2, [r7, #8]
 800e7e0:	693b      	ldr	r3, [r7, #16]
 800e7e2:	429a      	cmp	r2, r3
 800e7e4:	d90e      	bls.n	800e804 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	68ba      	ldr	r2, [r7, #8]
 800e7ea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	68fa      	ldr	r2, [r7, #12]
 800e7f0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e7f2:	4b1a      	ldr	r3, [pc, #104]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e7f4:	681a      	ldr	r2, [r3, #0]
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	3304      	adds	r3, #4
 800e7fa:	4619      	mov	r1, r3
 800e7fc:	4610      	mov	r0, r2
 800e7fe:	f7fd fa0c 	bl	800bc1a <vListInsert>
 800e802:	e018      	b.n	800e836 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e804:	2300      	movs	r3, #0
 800e806:	9300      	str	r3, [sp, #0]
 800e808:	2300      	movs	r3, #0
 800e80a:	693a      	ldr	r2, [r7, #16]
 800e80c:	2100      	movs	r1, #0
 800e80e:	68f8      	ldr	r0, [r7, #12]
 800e810:	f7ff fd56 	bl	800e2c0 <xTimerGenericCommand>
 800e814:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d10c      	bne.n	800e836 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800e81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e820:	b672      	cpsid	i
 800e822:	f383 8811 	msr	BASEPRI, r3
 800e826:	f3bf 8f6f 	isb	sy
 800e82a:	f3bf 8f4f 	dsb	sy
 800e82e:	b662      	cpsie	i
 800e830:	603b      	str	r3, [r7, #0]
}
 800e832:	bf00      	nop
 800e834:	e7fe      	b.n	800e834 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e836:	4b09      	ldr	r3, [pc, #36]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d1af      	bne.n	800e7a0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e840:	4b06      	ldr	r3, [pc, #24]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e846:	4b06      	ldr	r3, [pc, #24]	; (800e860 <prvSwitchTimerLists+0xc8>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	4a04      	ldr	r2, [pc, #16]	; (800e85c <prvSwitchTimerLists+0xc4>)
 800e84c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e84e:	4a04      	ldr	r2, [pc, #16]	; (800e860 <prvSwitchTimerLists+0xc8>)
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	6013      	str	r3, [r2, #0]
}
 800e854:	bf00      	nop
 800e856:	3718      	adds	r7, #24
 800e858:	46bd      	mov	sp, r7
 800e85a:	bd80      	pop	{r7, pc}
 800e85c:	200014ac 	.word	0x200014ac
 800e860:	200014b0 	.word	0x200014b0

0800e864 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e86a:	f000 f967 	bl	800eb3c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e86e:	4b15      	ldr	r3, [pc, #84]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d120      	bne.n	800e8b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e876:	4814      	ldr	r0, [pc, #80]	; (800e8c8 <prvCheckForValidListAndQueue+0x64>)
 800e878:	f7fd f97e 	bl	800bb78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e87c:	4813      	ldr	r0, [pc, #76]	; (800e8cc <prvCheckForValidListAndQueue+0x68>)
 800e87e:	f7fd f97b 	bl	800bb78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e882:	4b13      	ldr	r3, [pc, #76]	; (800e8d0 <prvCheckForValidListAndQueue+0x6c>)
 800e884:	4a10      	ldr	r2, [pc, #64]	; (800e8c8 <prvCheckForValidListAndQueue+0x64>)
 800e886:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e888:	4b12      	ldr	r3, [pc, #72]	; (800e8d4 <prvCheckForValidListAndQueue+0x70>)
 800e88a:	4a10      	ldr	r2, [pc, #64]	; (800e8cc <prvCheckForValidListAndQueue+0x68>)
 800e88c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e88e:	2300      	movs	r3, #0
 800e890:	9300      	str	r3, [sp, #0]
 800e892:	4b11      	ldr	r3, [pc, #68]	; (800e8d8 <prvCheckForValidListAndQueue+0x74>)
 800e894:	4a11      	ldr	r2, [pc, #68]	; (800e8dc <prvCheckForValidListAndQueue+0x78>)
 800e896:	2110      	movs	r1, #16
 800e898:	200a      	movs	r0, #10
 800e89a:	f7fd fa8b 	bl	800bdb4 <xQueueGenericCreateStatic>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	4a08      	ldr	r2, [pc, #32]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e8a4:	4b07      	ldr	r3, [pc, #28]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d005      	beq.n	800e8b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e8ac:	4b05      	ldr	r3, [pc, #20]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	490b      	ldr	r1, [pc, #44]	; (800e8e0 <prvCheckForValidListAndQueue+0x7c>)
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7fe fa9c 	bl	800cdf0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e8b8:	f000 f974 	bl	800eba4 <vPortExitCritical>
}
 800e8bc:	bf00      	nop
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	200014b4 	.word	0x200014b4
 800e8c8:	20001484 	.word	0x20001484
 800e8cc:	20001498 	.word	0x20001498
 800e8d0:	200014ac 	.word	0x200014ac
 800e8d4:	200014b0 	.word	0x200014b0
 800e8d8:	20001560 	.word	0x20001560
 800e8dc:	200014c0 	.word	0x200014c0
 800e8e0:	0800f924 	.word	0x0800f924

0800e8e4 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b086      	sub	sp, #24
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d10c      	bne.n	800e910 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800e8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8fa:	b672      	cpsid	i
 800e8fc:	f383 8811 	msr	BASEPRI, r3
 800e900:	f3bf 8f6f 	isb	sy
 800e904:	f3bf 8f4f 	dsb	sy
 800e908:	b662      	cpsie	i
 800e90a:	60fb      	str	r3, [r7, #12]
}
 800e90c:	bf00      	nop
 800e90e:	e7fe      	b.n	800e90e <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800e910:	f000 f914 	bl	800eb3c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	69db      	ldr	r3, [r3, #28]
 800e918:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e91a:	f000 f943 	bl	800eba4 <vPortExitCritical>

	return pvReturn;
 800e91e:	693b      	ldr	r3, [r7, #16]
}
 800e920:	4618      	mov	r0, r3
 800e922:	3718      	adds	r7, #24
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e928:	b480      	push	{r7}
 800e92a:	b085      	sub	sp, #20
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	60f8      	str	r0, [r7, #12]
 800e930:	60b9      	str	r1, [r7, #8]
 800e932:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	3b04      	subs	r3, #4
 800e938:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e940:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	3b04      	subs	r3, #4
 800e946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	f023 0201 	bic.w	r2, r3, #1
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	3b04      	subs	r3, #4
 800e956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e958:	4a0c      	ldr	r2, [pc, #48]	; (800e98c <pxPortInitialiseStack+0x64>)
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	3b14      	subs	r3, #20
 800e962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e964:	687a      	ldr	r2, [r7, #4]
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	3b04      	subs	r3, #4
 800e96e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f06f 0202 	mvn.w	r2, #2
 800e976:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	3b20      	subs	r3, #32
 800e97c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e97e:	68fb      	ldr	r3, [r7, #12]
}
 800e980:	4618      	mov	r0, r3
 800e982:	3714      	adds	r7, #20
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr
 800e98c:	0800e991 	.word	0x0800e991

0800e990 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e990:	b480      	push	{r7}
 800e992:	b085      	sub	sp, #20
 800e994:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e996:	2300      	movs	r3, #0
 800e998:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e99a:	4b14      	ldr	r3, [pc, #80]	; (800e9ec <prvTaskExitError+0x5c>)
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9a2:	d00c      	beq.n	800e9be <prvTaskExitError+0x2e>
	__asm volatile
 800e9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9a8:	b672      	cpsid	i
 800e9aa:	f383 8811 	msr	BASEPRI, r3
 800e9ae:	f3bf 8f6f 	isb	sy
 800e9b2:	f3bf 8f4f 	dsb	sy
 800e9b6:	b662      	cpsie	i
 800e9b8:	60fb      	str	r3, [r7, #12]
}
 800e9ba:	bf00      	nop
 800e9bc:	e7fe      	b.n	800e9bc <prvTaskExitError+0x2c>
	__asm volatile
 800e9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9c2:	b672      	cpsid	i
 800e9c4:	f383 8811 	msr	BASEPRI, r3
 800e9c8:	f3bf 8f6f 	isb	sy
 800e9cc:	f3bf 8f4f 	dsb	sy
 800e9d0:	b662      	cpsie	i
 800e9d2:	60bb      	str	r3, [r7, #8]
}
 800e9d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e9d6:	bf00      	nop
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d0fc      	beq.n	800e9d8 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e9de:	bf00      	nop
 800e9e0:	bf00      	nop
 800e9e2:	3714      	adds	r7, #20
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ea:	4770      	bx	lr
 800e9ec:	20000010 	.word	0x20000010

0800e9f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e9f0:	4b07      	ldr	r3, [pc, #28]	; (800ea10 <pxCurrentTCBConst2>)
 800e9f2:	6819      	ldr	r1, [r3, #0]
 800e9f4:	6808      	ldr	r0, [r1, #0]
 800e9f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9fa:	f380 8809 	msr	PSP, r0
 800e9fe:	f3bf 8f6f 	isb	sy
 800ea02:	f04f 0000 	mov.w	r0, #0
 800ea06:	f380 8811 	msr	BASEPRI, r0
 800ea0a:	4770      	bx	lr
 800ea0c:	f3af 8000 	nop.w

0800ea10 <pxCurrentTCBConst2>:
 800ea10:	20000f84 	.word	0x20000f84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ea14:	bf00      	nop
 800ea16:	bf00      	nop

0800ea18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ea18:	4808      	ldr	r0, [pc, #32]	; (800ea3c <prvPortStartFirstTask+0x24>)
 800ea1a:	6800      	ldr	r0, [r0, #0]
 800ea1c:	6800      	ldr	r0, [r0, #0]
 800ea1e:	f380 8808 	msr	MSP, r0
 800ea22:	f04f 0000 	mov.w	r0, #0
 800ea26:	f380 8814 	msr	CONTROL, r0
 800ea2a:	b662      	cpsie	i
 800ea2c:	b661      	cpsie	f
 800ea2e:	f3bf 8f4f 	dsb	sy
 800ea32:	f3bf 8f6f 	isb	sy
 800ea36:	df00      	svc	0
 800ea38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ea3a:	bf00      	nop
 800ea3c:	e000ed08 	.word	0xe000ed08

0800ea40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b084      	sub	sp, #16
 800ea44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ea46:	4b37      	ldr	r3, [pc, #220]	; (800eb24 <xPortStartScheduler+0xe4>)
 800ea48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	781b      	ldrb	r3, [r3, #0]
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	22ff      	movs	r2, #255	; 0xff
 800ea56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	781b      	ldrb	r3, [r3, #0]
 800ea5c:	b2db      	uxtb	r3, r3
 800ea5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ea60:	78fb      	ldrb	r3, [r7, #3]
 800ea62:	b2db      	uxtb	r3, r3
 800ea64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ea68:	b2da      	uxtb	r2, r3
 800ea6a:	4b2f      	ldr	r3, [pc, #188]	; (800eb28 <xPortStartScheduler+0xe8>)
 800ea6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ea6e:	4b2f      	ldr	r3, [pc, #188]	; (800eb2c <xPortStartScheduler+0xec>)
 800ea70:	2207      	movs	r2, #7
 800ea72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea74:	e009      	b.n	800ea8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ea76:	4b2d      	ldr	r3, [pc, #180]	; (800eb2c <xPortStartScheduler+0xec>)
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	3b01      	subs	r3, #1
 800ea7c:	4a2b      	ldr	r2, [pc, #172]	; (800eb2c <xPortStartScheduler+0xec>)
 800ea7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ea80:	78fb      	ldrb	r3, [r7, #3]
 800ea82:	b2db      	uxtb	r3, r3
 800ea84:	005b      	lsls	r3, r3, #1
 800ea86:	b2db      	uxtb	r3, r3
 800ea88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea8a:	78fb      	ldrb	r3, [r7, #3]
 800ea8c:	b2db      	uxtb	r3, r3
 800ea8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ea92:	2b80      	cmp	r3, #128	; 0x80
 800ea94:	d0ef      	beq.n	800ea76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ea96:	4b25      	ldr	r3, [pc, #148]	; (800eb2c <xPortStartScheduler+0xec>)
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	f1c3 0307 	rsb	r3, r3, #7
 800ea9e:	2b04      	cmp	r3, #4
 800eaa0:	d00c      	beq.n	800eabc <xPortStartScheduler+0x7c>
	__asm volatile
 800eaa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaa6:	b672      	cpsid	i
 800eaa8:	f383 8811 	msr	BASEPRI, r3
 800eaac:	f3bf 8f6f 	isb	sy
 800eab0:	f3bf 8f4f 	dsb	sy
 800eab4:	b662      	cpsie	i
 800eab6:	60bb      	str	r3, [r7, #8]
}
 800eab8:	bf00      	nop
 800eaba:	e7fe      	b.n	800eaba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eabc:	4b1b      	ldr	r3, [pc, #108]	; (800eb2c <xPortStartScheduler+0xec>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	021b      	lsls	r3, r3, #8
 800eac2:	4a1a      	ldr	r2, [pc, #104]	; (800eb2c <xPortStartScheduler+0xec>)
 800eac4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eac6:	4b19      	ldr	r3, [pc, #100]	; (800eb2c <xPortStartScheduler+0xec>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800eace:	4a17      	ldr	r2, [pc, #92]	; (800eb2c <xPortStartScheduler+0xec>)
 800ead0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	b2da      	uxtb	r2, r3
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eada:	4b15      	ldr	r3, [pc, #84]	; (800eb30 <xPortStartScheduler+0xf0>)
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	4a14      	ldr	r2, [pc, #80]	; (800eb30 <xPortStartScheduler+0xf0>)
 800eae0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800eae4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800eae6:	4b12      	ldr	r3, [pc, #72]	; (800eb30 <xPortStartScheduler+0xf0>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a11      	ldr	r2, [pc, #68]	; (800eb30 <xPortStartScheduler+0xf0>)
 800eaec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800eaf0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800eaf2:	f000 f8dd 	bl	800ecb0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eaf6:	4b0f      	ldr	r3, [pc, #60]	; (800eb34 <xPortStartScheduler+0xf4>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eafc:	f000 f8fc 	bl	800ecf8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eb00:	4b0d      	ldr	r3, [pc, #52]	; (800eb38 <xPortStartScheduler+0xf8>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4a0c      	ldr	r2, [pc, #48]	; (800eb38 <xPortStartScheduler+0xf8>)
 800eb06:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800eb0a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eb0c:	f7ff ff84 	bl	800ea18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eb10:	f7fe fe70 	bl	800d7f4 <vTaskSwitchContext>
	prvTaskExitError();
 800eb14:	f7ff ff3c 	bl	800e990 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eb18:	2300      	movs	r3, #0
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3710      	adds	r7, #16
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}
 800eb22:	bf00      	nop
 800eb24:	e000e400 	.word	0xe000e400
 800eb28:	200015b0 	.word	0x200015b0
 800eb2c:	200015b4 	.word	0x200015b4
 800eb30:	e000ed20 	.word	0xe000ed20
 800eb34:	20000010 	.word	0x20000010
 800eb38:	e000ef34 	.word	0xe000ef34

0800eb3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	b083      	sub	sp, #12
 800eb40:	af00      	add	r7, sp, #0
	__asm volatile
 800eb42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb46:	b672      	cpsid	i
 800eb48:	f383 8811 	msr	BASEPRI, r3
 800eb4c:	f3bf 8f6f 	isb	sy
 800eb50:	f3bf 8f4f 	dsb	sy
 800eb54:	b662      	cpsie	i
 800eb56:	607b      	str	r3, [r7, #4]
}
 800eb58:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800eb5a:	4b10      	ldr	r3, [pc, #64]	; (800eb9c <vPortEnterCritical+0x60>)
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	4a0e      	ldr	r2, [pc, #56]	; (800eb9c <vPortEnterCritical+0x60>)
 800eb62:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800eb64:	4b0d      	ldr	r3, [pc, #52]	; (800eb9c <vPortEnterCritical+0x60>)
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	2b01      	cmp	r3, #1
 800eb6a:	d111      	bne.n	800eb90 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eb6c:	4b0c      	ldr	r3, [pc, #48]	; (800eba0 <vPortEnterCritical+0x64>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	b2db      	uxtb	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d00c      	beq.n	800eb90 <vPortEnterCritical+0x54>
	__asm volatile
 800eb76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb7a:	b672      	cpsid	i
 800eb7c:	f383 8811 	msr	BASEPRI, r3
 800eb80:	f3bf 8f6f 	isb	sy
 800eb84:	f3bf 8f4f 	dsb	sy
 800eb88:	b662      	cpsie	i
 800eb8a:	603b      	str	r3, [r7, #0]
}
 800eb8c:	bf00      	nop
 800eb8e:	e7fe      	b.n	800eb8e <vPortEnterCritical+0x52>
	}
}
 800eb90:	bf00      	nop
 800eb92:	370c      	adds	r7, #12
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr
 800eb9c:	20000010 	.word	0x20000010
 800eba0:	e000ed04 	.word	0xe000ed04

0800eba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eba4:	b480      	push	{r7}
 800eba6:	b083      	sub	sp, #12
 800eba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ebaa:	4b13      	ldr	r3, [pc, #76]	; (800ebf8 <vPortExitCritical+0x54>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d10c      	bne.n	800ebcc <vPortExitCritical+0x28>
	__asm volatile
 800ebb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb6:	b672      	cpsid	i
 800ebb8:	f383 8811 	msr	BASEPRI, r3
 800ebbc:	f3bf 8f6f 	isb	sy
 800ebc0:	f3bf 8f4f 	dsb	sy
 800ebc4:	b662      	cpsie	i
 800ebc6:	607b      	str	r3, [r7, #4]
}
 800ebc8:	bf00      	nop
 800ebca:	e7fe      	b.n	800ebca <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ebcc:	4b0a      	ldr	r3, [pc, #40]	; (800ebf8 <vPortExitCritical+0x54>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	3b01      	subs	r3, #1
 800ebd2:	4a09      	ldr	r2, [pc, #36]	; (800ebf8 <vPortExitCritical+0x54>)
 800ebd4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ebd6:	4b08      	ldr	r3, [pc, #32]	; (800ebf8 <vPortExitCritical+0x54>)
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d105      	bne.n	800ebea <vPortExitCritical+0x46>
 800ebde:	2300      	movs	r3, #0
 800ebe0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	f383 8811 	msr	BASEPRI, r3
}
 800ebe8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ebea:	bf00      	nop
 800ebec:	370c      	adds	r7, #12
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	20000010 	.word	0x20000010
 800ebfc:	00000000 	.word	0x00000000

0800ec00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ec00:	f3ef 8009 	mrs	r0, PSP
 800ec04:	f3bf 8f6f 	isb	sy
 800ec08:	4b15      	ldr	r3, [pc, #84]	; (800ec60 <pxCurrentTCBConst>)
 800ec0a:	681a      	ldr	r2, [r3, #0]
 800ec0c:	f01e 0f10 	tst.w	lr, #16
 800ec10:	bf08      	it	eq
 800ec12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ec16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec1a:	6010      	str	r0, [r2, #0]
 800ec1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ec20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ec24:	b672      	cpsid	i
 800ec26:	f380 8811 	msr	BASEPRI, r0
 800ec2a:	f3bf 8f4f 	dsb	sy
 800ec2e:	f3bf 8f6f 	isb	sy
 800ec32:	b662      	cpsie	i
 800ec34:	f7fe fdde 	bl	800d7f4 <vTaskSwitchContext>
 800ec38:	f04f 0000 	mov.w	r0, #0
 800ec3c:	f380 8811 	msr	BASEPRI, r0
 800ec40:	bc09      	pop	{r0, r3}
 800ec42:	6819      	ldr	r1, [r3, #0]
 800ec44:	6808      	ldr	r0, [r1, #0]
 800ec46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec4a:	f01e 0f10 	tst.w	lr, #16
 800ec4e:	bf08      	it	eq
 800ec50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ec54:	f380 8809 	msr	PSP, r0
 800ec58:	f3bf 8f6f 	isb	sy
 800ec5c:	4770      	bx	lr
 800ec5e:	bf00      	nop

0800ec60 <pxCurrentTCBConst>:
 800ec60:	20000f84 	.word	0x20000f84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ec64:	bf00      	nop
 800ec66:	bf00      	nop

0800ec68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b082      	sub	sp, #8
 800ec6c:	af00      	add	r7, sp, #0
	__asm volatile
 800ec6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec72:	b672      	cpsid	i
 800ec74:	f383 8811 	msr	BASEPRI, r3
 800ec78:	f3bf 8f6f 	isb	sy
 800ec7c:	f3bf 8f4f 	dsb	sy
 800ec80:	b662      	cpsie	i
 800ec82:	607b      	str	r3, [r7, #4]
}
 800ec84:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ec86:	f7fe fcf9 	bl	800d67c <xTaskIncrementTick>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d003      	beq.n	800ec98 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ec90:	4b06      	ldr	r3, [pc, #24]	; (800ecac <SysTick_Handler+0x44>)
 800ec92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec96:	601a      	str	r2, [r3, #0]
 800ec98:	2300      	movs	r3, #0
 800ec9a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	f383 8811 	msr	BASEPRI, r3
}
 800eca2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800eca4:	bf00      	nop
 800eca6:	3708      	adds	r7, #8
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}
 800ecac:	e000ed04 	.word	0xe000ed04

0800ecb0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ecb0:	b480      	push	{r7}
 800ecb2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ecb4:	4b0b      	ldr	r3, [pc, #44]	; (800ece4 <vPortSetupTimerInterrupt+0x34>)
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ecba:	4b0b      	ldr	r3, [pc, #44]	; (800ece8 <vPortSetupTimerInterrupt+0x38>)
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ecc0:	4b0a      	ldr	r3, [pc, #40]	; (800ecec <vPortSetupTimerInterrupt+0x3c>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a0a      	ldr	r2, [pc, #40]	; (800ecf0 <vPortSetupTimerInterrupt+0x40>)
 800ecc6:	fba2 2303 	umull	r2, r3, r2, r3
 800ecca:	099b      	lsrs	r3, r3, #6
 800eccc:	4a09      	ldr	r2, [pc, #36]	; (800ecf4 <vPortSetupTimerInterrupt+0x44>)
 800ecce:	3b01      	subs	r3, #1
 800ecd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ecd2:	4b04      	ldr	r3, [pc, #16]	; (800ece4 <vPortSetupTimerInterrupt+0x34>)
 800ecd4:	2207      	movs	r2, #7
 800ecd6:	601a      	str	r2, [r3, #0]
}
 800ecd8:	bf00      	nop
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece0:	4770      	bx	lr
 800ece2:	bf00      	nop
 800ece4:	e000e010 	.word	0xe000e010
 800ece8:	e000e018 	.word	0xe000e018
 800ecec:	20000004 	.word	0x20000004
 800ecf0:	10624dd3 	.word	0x10624dd3
 800ecf4:	e000e014 	.word	0xe000e014

0800ecf8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ecf8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ed08 <vPortEnableVFP+0x10>
 800ecfc:	6801      	ldr	r1, [r0, #0]
 800ecfe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ed02:	6001      	str	r1, [r0, #0]
 800ed04:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ed06:	bf00      	nop
 800ed08:	e000ed88 	.word	0xe000ed88

0800ed0c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ed0c:	b480      	push	{r7}
 800ed0e:	b085      	sub	sp, #20
 800ed10:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ed12:	f3ef 8305 	mrs	r3, IPSR
 800ed16:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	2b0f      	cmp	r3, #15
 800ed1c:	d916      	bls.n	800ed4c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ed1e:	4a19      	ldr	r2, [pc, #100]	; (800ed84 <vPortValidateInterruptPriority+0x78>)
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	4413      	add	r3, r2
 800ed24:	781b      	ldrb	r3, [r3, #0]
 800ed26:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ed28:	4b17      	ldr	r3, [pc, #92]	; (800ed88 <vPortValidateInterruptPriority+0x7c>)
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	7afa      	ldrb	r2, [r7, #11]
 800ed2e:	429a      	cmp	r2, r3
 800ed30:	d20c      	bcs.n	800ed4c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800ed32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed36:	b672      	cpsid	i
 800ed38:	f383 8811 	msr	BASEPRI, r3
 800ed3c:	f3bf 8f6f 	isb	sy
 800ed40:	f3bf 8f4f 	dsb	sy
 800ed44:	b662      	cpsie	i
 800ed46:	607b      	str	r3, [r7, #4]
}
 800ed48:	bf00      	nop
 800ed4a:	e7fe      	b.n	800ed4a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ed4c:	4b0f      	ldr	r3, [pc, #60]	; (800ed8c <vPortValidateInterruptPriority+0x80>)
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ed54:	4b0e      	ldr	r3, [pc, #56]	; (800ed90 <vPortValidateInterruptPriority+0x84>)
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d90c      	bls.n	800ed76 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800ed5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed60:	b672      	cpsid	i
 800ed62:	f383 8811 	msr	BASEPRI, r3
 800ed66:	f3bf 8f6f 	isb	sy
 800ed6a:	f3bf 8f4f 	dsb	sy
 800ed6e:	b662      	cpsie	i
 800ed70:	603b      	str	r3, [r7, #0]
}
 800ed72:	bf00      	nop
 800ed74:	e7fe      	b.n	800ed74 <vPortValidateInterruptPriority+0x68>
	}
 800ed76:	bf00      	nop
 800ed78:	3714      	adds	r7, #20
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed80:	4770      	bx	lr
 800ed82:	bf00      	nop
 800ed84:	e000e3f0 	.word	0xe000e3f0
 800ed88:	200015b0 	.word	0x200015b0
 800ed8c:	e000ed0c 	.word	0xe000ed0c
 800ed90:	200015b4 	.word	0x200015b4

0800ed94 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b08a      	sub	sp, #40	; 0x28
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800eda0:	f7fe fb9c 	bl	800d4dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800eda4:	4b5b      	ldr	r3, [pc, #364]	; (800ef14 <pvPortMalloc+0x180>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d101      	bne.n	800edb0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800edac:	f000 f91a 	bl	800efe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800edb0:	4b59      	ldr	r3, [pc, #356]	; (800ef18 <pvPortMalloc+0x184>)
 800edb2:	681a      	ldr	r2, [r3, #0]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	4013      	ands	r3, r2
 800edb8:	2b00      	cmp	r3, #0
 800edba:	f040 8092 	bne.w	800eee2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d01f      	beq.n	800ee04 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800edc4:	2208      	movs	r2, #8
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	4413      	add	r3, r2
 800edca:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f003 0307 	and.w	r3, r3, #7
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d016      	beq.n	800ee04 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f023 0307 	bic.w	r3, r3, #7
 800eddc:	3308      	adds	r3, #8
 800edde:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f003 0307 	and.w	r3, r3, #7
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00c      	beq.n	800ee04 <pvPortMalloc+0x70>
	__asm volatile
 800edea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edee:	b672      	cpsid	i
 800edf0:	f383 8811 	msr	BASEPRI, r3
 800edf4:	f3bf 8f6f 	isb	sy
 800edf8:	f3bf 8f4f 	dsb	sy
 800edfc:	b662      	cpsie	i
 800edfe:	617b      	str	r3, [r7, #20]
}
 800ee00:	bf00      	nop
 800ee02:	e7fe      	b.n	800ee02 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d06b      	beq.n	800eee2 <pvPortMalloc+0x14e>
 800ee0a:	4b44      	ldr	r3, [pc, #272]	; (800ef1c <pvPortMalloc+0x188>)
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	687a      	ldr	r2, [r7, #4]
 800ee10:	429a      	cmp	r2, r3
 800ee12:	d866      	bhi.n	800eee2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ee14:	4b42      	ldr	r3, [pc, #264]	; (800ef20 <pvPortMalloc+0x18c>)
 800ee16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ee18:	4b41      	ldr	r3, [pc, #260]	; (800ef20 <pvPortMalloc+0x18c>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ee1e:	e004      	b.n	800ee2a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800ee20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ee24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ee2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee2c:	685b      	ldr	r3, [r3, #4]
 800ee2e:	687a      	ldr	r2, [r7, #4]
 800ee30:	429a      	cmp	r2, r3
 800ee32:	d903      	bls.n	800ee3c <pvPortMalloc+0xa8>
 800ee34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d1f1      	bne.n	800ee20 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ee3c:	4b35      	ldr	r3, [pc, #212]	; (800ef14 <pvPortMalloc+0x180>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d04d      	beq.n	800eee2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ee46:	6a3b      	ldr	r3, [r7, #32]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	2208      	movs	r2, #8
 800ee4c:	4413      	add	r3, r2
 800ee4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ee50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee52:	681a      	ldr	r2, [r3, #0]
 800ee54:	6a3b      	ldr	r3, [r7, #32]
 800ee56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ee58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee5a:	685a      	ldr	r2, [r3, #4]
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	1ad2      	subs	r2, r2, r3
 800ee60:	2308      	movs	r3, #8
 800ee62:	005b      	lsls	r3, r3, #1
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d921      	bls.n	800eeac <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ee68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	4413      	add	r3, r2
 800ee6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	f003 0307 	and.w	r3, r3, #7
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d00c      	beq.n	800ee94 <pvPortMalloc+0x100>
	__asm volatile
 800ee7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee7e:	b672      	cpsid	i
 800ee80:	f383 8811 	msr	BASEPRI, r3
 800ee84:	f3bf 8f6f 	isb	sy
 800ee88:	f3bf 8f4f 	dsb	sy
 800ee8c:	b662      	cpsie	i
 800ee8e:	613b      	str	r3, [r7, #16]
}
 800ee90:	bf00      	nop
 800ee92:	e7fe      	b.n	800ee92 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ee94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee96:	685a      	ldr	r2, [r3, #4]
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	1ad2      	subs	r2, r2, r3
 800ee9c:	69bb      	ldr	r3, [r7, #24]
 800ee9e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800eea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea2:	687a      	ldr	r2, [r7, #4]
 800eea4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800eea6:	69b8      	ldr	r0, [r7, #24]
 800eea8:	f000 f8fe 	bl	800f0a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800eeac:	4b1b      	ldr	r3, [pc, #108]	; (800ef1c <pvPortMalloc+0x188>)
 800eeae:	681a      	ldr	r2, [r3, #0]
 800eeb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeb2:	685b      	ldr	r3, [r3, #4]
 800eeb4:	1ad3      	subs	r3, r2, r3
 800eeb6:	4a19      	ldr	r2, [pc, #100]	; (800ef1c <pvPortMalloc+0x188>)
 800eeb8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800eeba:	4b18      	ldr	r3, [pc, #96]	; (800ef1c <pvPortMalloc+0x188>)
 800eebc:	681a      	ldr	r2, [r3, #0]
 800eebe:	4b19      	ldr	r3, [pc, #100]	; (800ef24 <pvPortMalloc+0x190>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d203      	bcs.n	800eece <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800eec6:	4b15      	ldr	r3, [pc, #84]	; (800ef1c <pvPortMalloc+0x188>)
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	4a16      	ldr	r2, [pc, #88]	; (800ef24 <pvPortMalloc+0x190>)
 800eecc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800eece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eed0:	685a      	ldr	r2, [r3, #4]
 800eed2:	4b11      	ldr	r3, [pc, #68]	; (800ef18 <pvPortMalloc+0x184>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	431a      	orrs	r2, r3
 800eed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeda:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800eedc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eede:	2200      	movs	r2, #0
 800eee0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800eee2:	f7fe fb09 	bl	800d4f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800eee6:	69fb      	ldr	r3, [r7, #28]
 800eee8:	f003 0307 	and.w	r3, r3, #7
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d00c      	beq.n	800ef0a <pvPortMalloc+0x176>
	__asm volatile
 800eef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eef4:	b672      	cpsid	i
 800eef6:	f383 8811 	msr	BASEPRI, r3
 800eefa:	f3bf 8f6f 	isb	sy
 800eefe:	f3bf 8f4f 	dsb	sy
 800ef02:	b662      	cpsie	i
 800ef04:	60fb      	str	r3, [r7, #12]
}
 800ef06:	bf00      	nop
 800ef08:	e7fe      	b.n	800ef08 <pvPortMalloc+0x174>
	return pvReturn;
 800ef0a:	69fb      	ldr	r3, [r7, #28]
}
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	3728      	adds	r7, #40	; 0x28
 800ef10:	46bd      	mov	sp, r7
 800ef12:	bd80      	pop	{r7, pc}
 800ef14:	20009e78 	.word	0x20009e78
 800ef18:	20009e84 	.word	0x20009e84
 800ef1c:	20009e7c 	.word	0x20009e7c
 800ef20:	20009e70 	.word	0x20009e70
 800ef24:	20009e80 	.word	0x20009e80

0800ef28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b086      	sub	sp, #24
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d04c      	beq.n	800efd4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ef3a:	2308      	movs	r3, #8
 800ef3c:	425b      	negs	r3, r3
 800ef3e:	697a      	ldr	r2, [r7, #20]
 800ef40:	4413      	add	r3, r2
 800ef42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ef44:	697b      	ldr	r3, [r7, #20]
 800ef46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	685a      	ldr	r2, [r3, #4]
 800ef4c:	4b23      	ldr	r3, [pc, #140]	; (800efdc <vPortFree+0xb4>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4013      	ands	r3, r2
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d10c      	bne.n	800ef70 <vPortFree+0x48>
	__asm volatile
 800ef56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef5a:	b672      	cpsid	i
 800ef5c:	f383 8811 	msr	BASEPRI, r3
 800ef60:	f3bf 8f6f 	isb	sy
 800ef64:	f3bf 8f4f 	dsb	sy
 800ef68:	b662      	cpsie	i
 800ef6a:	60fb      	str	r3, [r7, #12]
}
 800ef6c:	bf00      	nop
 800ef6e:	e7fe      	b.n	800ef6e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d00c      	beq.n	800ef92 <vPortFree+0x6a>
	__asm volatile
 800ef78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef7c:	b672      	cpsid	i
 800ef7e:	f383 8811 	msr	BASEPRI, r3
 800ef82:	f3bf 8f6f 	isb	sy
 800ef86:	f3bf 8f4f 	dsb	sy
 800ef8a:	b662      	cpsie	i
 800ef8c:	60bb      	str	r3, [r7, #8]
}
 800ef8e:	bf00      	nop
 800ef90:	e7fe      	b.n	800ef90 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	685a      	ldr	r2, [r3, #4]
 800ef96:	4b11      	ldr	r3, [pc, #68]	; (800efdc <vPortFree+0xb4>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	4013      	ands	r3, r2
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d019      	beq.n	800efd4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800efa0:	693b      	ldr	r3, [r7, #16]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d115      	bne.n	800efd4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800efa8:	693b      	ldr	r3, [r7, #16]
 800efaa:	685a      	ldr	r2, [r3, #4]
 800efac:	4b0b      	ldr	r3, [pc, #44]	; (800efdc <vPortFree+0xb4>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	43db      	mvns	r3, r3
 800efb2:	401a      	ands	r2, r3
 800efb4:	693b      	ldr	r3, [r7, #16]
 800efb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800efb8:	f7fe fa90 	bl	800d4dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800efbc:	693b      	ldr	r3, [r7, #16]
 800efbe:	685a      	ldr	r2, [r3, #4]
 800efc0:	4b07      	ldr	r3, [pc, #28]	; (800efe0 <vPortFree+0xb8>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	4413      	add	r3, r2
 800efc6:	4a06      	ldr	r2, [pc, #24]	; (800efe0 <vPortFree+0xb8>)
 800efc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800efca:	6938      	ldr	r0, [r7, #16]
 800efcc:	f000 f86c 	bl	800f0a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800efd0:	f7fe fa92 	bl	800d4f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800efd4:	bf00      	nop
 800efd6:	3718      	adds	r7, #24
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}
 800efdc:	20009e84 	.word	0x20009e84
 800efe0:	20009e7c 	.word	0x20009e7c

0800efe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800efe4:	b480      	push	{r7}
 800efe6:	b085      	sub	sp, #20
 800efe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800efea:	f648 03b8 	movw	r3, #35000	; 0x88b8
 800efee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800eff0:	4b27      	ldr	r3, [pc, #156]	; (800f090 <prvHeapInit+0xac>)
 800eff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	f003 0307 	and.w	r3, r3, #7
 800effa:	2b00      	cmp	r3, #0
 800effc:	d00c      	beq.n	800f018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	3307      	adds	r3, #7
 800f002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	f023 0307 	bic.w	r3, r3, #7
 800f00a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f00c:	68ba      	ldr	r2, [r7, #8]
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	1ad3      	subs	r3, r2, r3
 800f012:	4a1f      	ldr	r2, [pc, #124]	; (800f090 <prvHeapInit+0xac>)
 800f014:	4413      	add	r3, r2
 800f016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f01c:	4a1d      	ldr	r2, [pc, #116]	; (800f094 <prvHeapInit+0xb0>)
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f022:	4b1c      	ldr	r3, [pc, #112]	; (800f094 <prvHeapInit+0xb0>)
 800f024:	2200      	movs	r2, #0
 800f026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	4413      	add	r3, r2
 800f02e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f030:	2208      	movs	r2, #8
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	1a9b      	subs	r3, r3, r2
 800f036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	f023 0307 	bic.w	r3, r3, #7
 800f03e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	4a15      	ldr	r2, [pc, #84]	; (800f098 <prvHeapInit+0xb4>)
 800f044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f046:	4b14      	ldr	r3, [pc, #80]	; (800f098 <prvHeapInit+0xb4>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	2200      	movs	r2, #0
 800f04c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f04e:	4b12      	ldr	r3, [pc, #72]	; (800f098 <prvHeapInit+0xb4>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	2200      	movs	r2, #0
 800f054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	1ad2      	subs	r2, r2, r3
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f064:	4b0c      	ldr	r3, [pc, #48]	; (800f098 <prvHeapInit+0xb4>)
 800f066:	681a      	ldr	r2, [r3, #0]
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	685b      	ldr	r3, [r3, #4]
 800f070:	4a0a      	ldr	r2, [pc, #40]	; (800f09c <prvHeapInit+0xb8>)
 800f072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	685b      	ldr	r3, [r3, #4]
 800f078:	4a09      	ldr	r2, [pc, #36]	; (800f0a0 <prvHeapInit+0xbc>)
 800f07a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f07c:	4b09      	ldr	r3, [pc, #36]	; (800f0a4 <prvHeapInit+0xc0>)
 800f07e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f082:	601a      	str	r2, [r3, #0]
}
 800f084:	bf00      	nop
 800f086:	3714      	adds	r7, #20
 800f088:	46bd      	mov	sp, r7
 800f08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08e:	4770      	bx	lr
 800f090:	200015b8 	.word	0x200015b8
 800f094:	20009e70 	.word	0x20009e70
 800f098:	20009e78 	.word	0x20009e78
 800f09c:	20009e80 	.word	0x20009e80
 800f0a0:	20009e7c 	.word	0x20009e7c
 800f0a4:	20009e84 	.word	0x20009e84

0800f0a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b085      	sub	sp, #20
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f0b0:	4b28      	ldr	r3, [pc, #160]	; (800f154 <prvInsertBlockIntoFreeList+0xac>)
 800f0b2:	60fb      	str	r3, [r7, #12]
 800f0b4:	e002      	b.n	800f0bc <prvInsertBlockIntoFreeList+0x14>
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	60fb      	str	r3, [r7, #12]
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	687a      	ldr	r2, [r7, #4]
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d8f7      	bhi.n	800f0b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	68ba      	ldr	r2, [r7, #8]
 800f0d0:	4413      	add	r3, r2
 800f0d2:	687a      	ldr	r2, [r7, #4]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d108      	bne.n	800f0ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	685a      	ldr	r2, [r3, #4]
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	441a      	add	r2, r3
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	685b      	ldr	r3, [r3, #4]
 800f0f2:	68ba      	ldr	r2, [r7, #8]
 800f0f4:	441a      	add	r2, r3
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	429a      	cmp	r2, r3
 800f0fc:	d118      	bne.n	800f130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	681a      	ldr	r2, [r3, #0]
 800f102:	4b15      	ldr	r3, [pc, #84]	; (800f158 <prvInsertBlockIntoFreeList+0xb0>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	429a      	cmp	r2, r3
 800f108:	d00d      	beq.n	800f126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	685a      	ldr	r2, [r3, #4]
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	685b      	ldr	r3, [r3, #4]
 800f114:	441a      	add	r2, r3
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	601a      	str	r2, [r3, #0]
 800f124:	e008      	b.n	800f138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f126:	4b0c      	ldr	r3, [pc, #48]	; (800f158 <prvInsertBlockIntoFreeList+0xb0>)
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	601a      	str	r2, [r3, #0]
 800f12e:	e003      	b.n	800f138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	681a      	ldr	r2, [r3, #0]
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f138:	68fa      	ldr	r2, [r7, #12]
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	429a      	cmp	r2, r3
 800f13e:	d002      	beq.n	800f146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	687a      	ldr	r2, [r7, #4]
 800f144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f146:	bf00      	nop
 800f148:	3714      	adds	r7, #20
 800f14a:	46bd      	mov	sp, r7
 800f14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f150:	4770      	bx	lr
 800f152:	bf00      	nop
 800f154:	20009e70 	.word	0x20009e70
 800f158:	20009e78 	.word	0x20009e78

0800f15c <atoi>:
 800f15c:	220a      	movs	r2, #10
 800f15e:	2100      	movs	r1, #0
 800f160:	f000 b92e 	b.w	800f3c0 <strtol>

0800f164 <__errno>:
 800f164:	4b01      	ldr	r3, [pc, #4]	; (800f16c <__errno+0x8>)
 800f166:	6818      	ldr	r0, [r3, #0]
 800f168:	4770      	bx	lr
 800f16a:	bf00      	nop
 800f16c:	20000014 	.word	0x20000014

0800f170 <__libc_init_array>:
 800f170:	b570      	push	{r4, r5, r6, lr}
 800f172:	4d0d      	ldr	r5, [pc, #52]	; (800f1a8 <__libc_init_array+0x38>)
 800f174:	4c0d      	ldr	r4, [pc, #52]	; (800f1ac <__libc_init_array+0x3c>)
 800f176:	1b64      	subs	r4, r4, r5
 800f178:	10a4      	asrs	r4, r4, #2
 800f17a:	2600      	movs	r6, #0
 800f17c:	42a6      	cmp	r6, r4
 800f17e:	d109      	bne.n	800f194 <__libc_init_array+0x24>
 800f180:	4d0b      	ldr	r5, [pc, #44]	; (800f1b0 <__libc_init_array+0x40>)
 800f182:	4c0c      	ldr	r4, [pc, #48]	; (800f1b4 <__libc_init_array+0x44>)
 800f184:	f000 f97e 	bl	800f484 <_init>
 800f188:	1b64      	subs	r4, r4, r5
 800f18a:	10a4      	asrs	r4, r4, #2
 800f18c:	2600      	movs	r6, #0
 800f18e:	42a6      	cmp	r6, r4
 800f190:	d105      	bne.n	800f19e <__libc_init_array+0x2e>
 800f192:	bd70      	pop	{r4, r5, r6, pc}
 800f194:	f855 3b04 	ldr.w	r3, [r5], #4
 800f198:	4798      	blx	r3
 800f19a:	3601      	adds	r6, #1
 800f19c:	e7ee      	b.n	800f17c <__libc_init_array+0xc>
 800f19e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1a2:	4798      	blx	r3
 800f1a4:	3601      	adds	r6, #1
 800f1a6:	e7f2      	b.n	800f18e <__libc_init_array+0x1e>
 800f1a8:	0800ffdc 	.word	0x0800ffdc
 800f1ac:	0800ffdc 	.word	0x0800ffdc
 800f1b0:	0800ffdc 	.word	0x0800ffdc
 800f1b4:	0800ffe0 	.word	0x0800ffe0

0800f1b8 <__retarget_lock_acquire_recursive>:
 800f1b8:	4770      	bx	lr

0800f1ba <__retarget_lock_release_recursive>:
 800f1ba:	4770      	bx	lr

0800f1bc <memcpy>:
 800f1bc:	440a      	add	r2, r1
 800f1be:	4291      	cmp	r1, r2
 800f1c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800f1c4:	d100      	bne.n	800f1c8 <memcpy+0xc>
 800f1c6:	4770      	bx	lr
 800f1c8:	b510      	push	{r4, lr}
 800f1ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f1d2:	4291      	cmp	r1, r2
 800f1d4:	d1f9      	bne.n	800f1ca <memcpy+0xe>
 800f1d6:	bd10      	pop	{r4, pc}

0800f1d8 <memset>:
 800f1d8:	4402      	add	r2, r0
 800f1da:	4603      	mov	r3, r0
 800f1dc:	4293      	cmp	r3, r2
 800f1de:	d100      	bne.n	800f1e2 <memset+0xa>
 800f1e0:	4770      	bx	lr
 800f1e2:	f803 1b01 	strb.w	r1, [r3], #1
 800f1e6:	e7f9      	b.n	800f1dc <memset+0x4>

0800f1e8 <cleanup_glue>:
 800f1e8:	b538      	push	{r3, r4, r5, lr}
 800f1ea:	460c      	mov	r4, r1
 800f1ec:	6809      	ldr	r1, [r1, #0]
 800f1ee:	4605      	mov	r5, r0
 800f1f0:	b109      	cbz	r1, 800f1f6 <cleanup_glue+0xe>
 800f1f2:	f7ff fff9 	bl	800f1e8 <cleanup_glue>
 800f1f6:	4621      	mov	r1, r4
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1fe:	f000 b8f5 	b.w	800f3ec <_free_r>
	...

0800f204 <_reclaim_reent>:
 800f204:	4b2c      	ldr	r3, [pc, #176]	; (800f2b8 <_reclaim_reent+0xb4>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	4283      	cmp	r3, r0
 800f20a:	b570      	push	{r4, r5, r6, lr}
 800f20c:	4604      	mov	r4, r0
 800f20e:	d051      	beq.n	800f2b4 <_reclaim_reent+0xb0>
 800f210:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f212:	b143      	cbz	r3, 800f226 <_reclaim_reent+0x22>
 800f214:	68db      	ldr	r3, [r3, #12]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d14a      	bne.n	800f2b0 <_reclaim_reent+0xac>
 800f21a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f21c:	6819      	ldr	r1, [r3, #0]
 800f21e:	b111      	cbz	r1, 800f226 <_reclaim_reent+0x22>
 800f220:	4620      	mov	r0, r4
 800f222:	f000 f8e3 	bl	800f3ec <_free_r>
 800f226:	6961      	ldr	r1, [r4, #20]
 800f228:	b111      	cbz	r1, 800f230 <_reclaim_reent+0x2c>
 800f22a:	4620      	mov	r0, r4
 800f22c:	f000 f8de 	bl	800f3ec <_free_r>
 800f230:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f232:	b111      	cbz	r1, 800f23a <_reclaim_reent+0x36>
 800f234:	4620      	mov	r0, r4
 800f236:	f000 f8d9 	bl	800f3ec <_free_r>
 800f23a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f23c:	b111      	cbz	r1, 800f244 <_reclaim_reent+0x40>
 800f23e:	4620      	mov	r0, r4
 800f240:	f000 f8d4 	bl	800f3ec <_free_r>
 800f244:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f246:	b111      	cbz	r1, 800f24e <_reclaim_reent+0x4a>
 800f248:	4620      	mov	r0, r4
 800f24a:	f000 f8cf 	bl	800f3ec <_free_r>
 800f24e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f250:	b111      	cbz	r1, 800f258 <_reclaim_reent+0x54>
 800f252:	4620      	mov	r0, r4
 800f254:	f000 f8ca 	bl	800f3ec <_free_r>
 800f258:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f25a:	b111      	cbz	r1, 800f262 <_reclaim_reent+0x5e>
 800f25c:	4620      	mov	r0, r4
 800f25e:	f000 f8c5 	bl	800f3ec <_free_r>
 800f262:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f264:	b111      	cbz	r1, 800f26c <_reclaim_reent+0x68>
 800f266:	4620      	mov	r0, r4
 800f268:	f000 f8c0 	bl	800f3ec <_free_r>
 800f26c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f26e:	b111      	cbz	r1, 800f276 <_reclaim_reent+0x72>
 800f270:	4620      	mov	r0, r4
 800f272:	f000 f8bb 	bl	800f3ec <_free_r>
 800f276:	69a3      	ldr	r3, [r4, #24]
 800f278:	b1e3      	cbz	r3, 800f2b4 <_reclaim_reent+0xb0>
 800f27a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f27c:	4620      	mov	r0, r4
 800f27e:	4798      	blx	r3
 800f280:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f282:	b1b9      	cbz	r1, 800f2b4 <_reclaim_reent+0xb0>
 800f284:	4620      	mov	r0, r4
 800f286:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f28a:	f7ff bfad 	b.w	800f1e8 <cleanup_glue>
 800f28e:	5949      	ldr	r1, [r1, r5]
 800f290:	b941      	cbnz	r1, 800f2a4 <_reclaim_reent+0xa0>
 800f292:	3504      	adds	r5, #4
 800f294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f296:	2d80      	cmp	r5, #128	; 0x80
 800f298:	68d9      	ldr	r1, [r3, #12]
 800f29a:	d1f8      	bne.n	800f28e <_reclaim_reent+0x8a>
 800f29c:	4620      	mov	r0, r4
 800f29e:	f000 f8a5 	bl	800f3ec <_free_r>
 800f2a2:	e7ba      	b.n	800f21a <_reclaim_reent+0x16>
 800f2a4:	680e      	ldr	r6, [r1, #0]
 800f2a6:	4620      	mov	r0, r4
 800f2a8:	f000 f8a0 	bl	800f3ec <_free_r>
 800f2ac:	4631      	mov	r1, r6
 800f2ae:	e7ef      	b.n	800f290 <_reclaim_reent+0x8c>
 800f2b0:	2500      	movs	r5, #0
 800f2b2:	e7ef      	b.n	800f294 <_reclaim_reent+0x90>
 800f2b4:	bd70      	pop	{r4, r5, r6, pc}
 800f2b6:	bf00      	nop
 800f2b8:	20000014 	.word	0x20000014

0800f2bc <_strtol_l.constprop.0>:
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2c2:	d001      	beq.n	800f2c8 <_strtol_l.constprop.0+0xc>
 800f2c4:	2b24      	cmp	r3, #36	; 0x24
 800f2c6:	d906      	bls.n	800f2d6 <_strtol_l.constprop.0+0x1a>
 800f2c8:	f7ff ff4c 	bl	800f164 <__errno>
 800f2cc:	2316      	movs	r3, #22
 800f2ce:	6003      	str	r3, [r0, #0]
 800f2d0:	2000      	movs	r0, #0
 800f2d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2d6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f3bc <_strtol_l.constprop.0+0x100>
 800f2da:	460d      	mov	r5, r1
 800f2dc:	462e      	mov	r6, r5
 800f2de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f2e2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f2e6:	f017 0708 	ands.w	r7, r7, #8
 800f2ea:	d1f7      	bne.n	800f2dc <_strtol_l.constprop.0+0x20>
 800f2ec:	2c2d      	cmp	r4, #45	; 0x2d
 800f2ee:	d132      	bne.n	800f356 <_strtol_l.constprop.0+0x9a>
 800f2f0:	782c      	ldrb	r4, [r5, #0]
 800f2f2:	2701      	movs	r7, #1
 800f2f4:	1cb5      	adds	r5, r6, #2
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d05b      	beq.n	800f3b2 <_strtol_l.constprop.0+0xf6>
 800f2fa:	2b10      	cmp	r3, #16
 800f2fc:	d109      	bne.n	800f312 <_strtol_l.constprop.0+0x56>
 800f2fe:	2c30      	cmp	r4, #48	; 0x30
 800f300:	d107      	bne.n	800f312 <_strtol_l.constprop.0+0x56>
 800f302:	782c      	ldrb	r4, [r5, #0]
 800f304:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f308:	2c58      	cmp	r4, #88	; 0x58
 800f30a:	d14d      	bne.n	800f3a8 <_strtol_l.constprop.0+0xec>
 800f30c:	786c      	ldrb	r4, [r5, #1]
 800f30e:	2310      	movs	r3, #16
 800f310:	3502      	adds	r5, #2
 800f312:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f316:	f108 38ff 	add.w	r8, r8, #4294967295
 800f31a:	f04f 0c00 	mov.w	ip, #0
 800f31e:	fbb8 f9f3 	udiv	r9, r8, r3
 800f322:	4666      	mov	r6, ip
 800f324:	fb03 8a19 	mls	sl, r3, r9, r8
 800f328:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f32c:	f1be 0f09 	cmp.w	lr, #9
 800f330:	d816      	bhi.n	800f360 <_strtol_l.constprop.0+0xa4>
 800f332:	4674      	mov	r4, lr
 800f334:	42a3      	cmp	r3, r4
 800f336:	dd24      	ble.n	800f382 <_strtol_l.constprop.0+0xc6>
 800f338:	f1bc 0f00 	cmp.w	ip, #0
 800f33c:	db1e      	blt.n	800f37c <_strtol_l.constprop.0+0xc0>
 800f33e:	45b1      	cmp	r9, r6
 800f340:	d31c      	bcc.n	800f37c <_strtol_l.constprop.0+0xc0>
 800f342:	d101      	bne.n	800f348 <_strtol_l.constprop.0+0x8c>
 800f344:	45a2      	cmp	sl, r4
 800f346:	db19      	blt.n	800f37c <_strtol_l.constprop.0+0xc0>
 800f348:	fb06 4603 	mla	r6, r6, r3, r4
 800f34c:	f04f 0c01 	mov.w	ip, #1
 800f350:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f354:	e7e8      	b.n	800f328 <_strtol_l.constprop.0+0x6c>
 800f356:	2c2b      	cmp	r4, #43	; 0x2b
 800f358:	bf04      	itt	eq
 800f35a:	782c      	ldrbeq	r4, [r5, #0]
 800f35c:	1cb5      	addeq	r5, r6, #2
 800f35e:	e7ca      	b.n	800f2f6 <_strtol_l.constprop.0+0x3a>
 800f360:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f364:	f1be 0f19 	cmp.w	lr, #25
 800f368:	d801      	bhi.n	800f36e <_strtol_l.constprop.0+0xb2>
 800f36a:	3c37      	subs	r4, #55	; 0x37
 800f36c:	e7e2      	b.n	800f334 <_strtol_l.constprop.0+0x78>
 800f36e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f372:	f1be 0f19 	cmp.w	lr, #25
 800f376:	d804      	bhi.n	800f382 <_strtol_l.constprop.0+0xc6>
 800f378:	3c57      	subs	r4, #87	; 0x57
 800f37a:	e7db      	b.n	800f334 <_strtol_l.constprop.0+0x78>
 800f37c:	f04f 3cff 	mov.w	ip, #4294967295
 800f380:	e7e6      	b.n	800f350 <_strtol_l.constprop.0+0x94>
 800f382:	f1bc 0f00 	cmp.w	ip, #0
 800f386:	da05      	bge.n	800f394 <_strtol_l.constprop.0+0xd8>
 800f388:	2322      	movs	r3, #34	; 0x22
 800f38a:	6003      	str	r3, [r0, #0]
 800f38c:	4646      	mov	r6, r8
 800f38e:	b942      	cbnz	r2, 800f3a2 <_strtol_l.constprop.0+0xe6>
 800f390:	4630      	mov	r0, r6
 800f392:	e79e      	b.n	800f2d2 <_strtol_l.constprop.0+0x16>
 800f394:	b107      	cbz	r7, 800f398 <_strtol_l.constprop.0+0xdc>
 800f396:	4276      	negs	r6, r6
 800f398:	2a00      	cmp	r2, #0
 800f39a:	d0f9      	beq.n	800f390 <_strtol_l.constprop.0+0xd4>
 800f39c:	f1bc 0f00 	cmp.w	ip, #0
 800f3a0:	d000      	beq.n	800f3a4 <_strtol_l.constprop.0+0xe8>
 800f3a2:	1e69      	subs	r1, r5, #1
 800f3a4:	6011      	str	r1, [r2, #0]
 800f3a6:	e7f3      	b.n	800f390 <_strtol_l.constprop.0+0xd4>
 800f3a8:	2430      	movs	r4, #48	; 0x30
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d1b1      	bne.n	800f312 <_strtol_l.constprop.0+0x56>
 800f3ae:	2308      	movs	r3, #8
 800f3b0:	e7af      	b.n	800f312 <_strtol_l.constprop.0+0x56>
 800f3b2:	2c30      	cmp	r4, #48	; 0x30
 800f3b4:	d0a5      	beq.n	800f302 <_strtol_l.constprop.0+0x46>
 800f3b6:	230a      	movs	r3, #10
 800f3b8:	e7ab      	b.n	800f312 <_strtol_l.constprop.0+0x56>
 800f3ba:	bf00      	nop
 800f3bc:	0800fed1 	.word	0x0800fed1

0800f3c0 <strtol>:
 800f3c0:	4613      	mov	r3, r2
 800f3c2:	460a      	mov	r2, r1
 800f3c4:	4601      	mov	r1, r0
 800f3c6:	4802      	ldr	r0, [pc, #8]	; (800f3d0 <strtol+0x10>)
 800f3c8:	6800      	ldr	r0, [r0, #0]
 800f3ca:	f7ff bf77 	b.w	800f2bc <_strtol_l.constprop.0>
 800f3ce:	bf00      	nop
 800f3d0:	20000014 	.word	0x20000014

0800f3d4 <__malloc_lock>:
 800f3d4:	4801      	ldr	r0, [pc, #4]	; (800f3dc <__malloc_lock+0x8>)
 800f3d6:	f7ff beef 	b.w	800f1b8 <__retarget_lock_acquire_recursive>
 800f3da:	bf00      	nop
 800f3dc:	20009e88 	.word	0x20009e88

0800f3e0 <__malloc_unlock>:
 800f3e0:	4801      	ldr	r0, [pc, #4]	; (800f3e8 <__malloc_unlock+0x8>)
 800f3e2:	f7ff beea 	b.w	800f1ba <__retarget_lock_release_recursive>
 800f3e6:	bf00      	nop
 800f3e8:	20009e88 	.word	0x20009e88

0800f3ec <_free_r>:
 800f3ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f3ee:	2900      	cmp	r1, #0
 800f3f0:	d044      	beq.n	800f47c <_free_r+0x90>
 800f3f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3f6:	9001      	str	r0, [sp, #4]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	f1a1 0404 	sub.w	r4, r1, #4
 800f3fe:	bfb8      	it	lt
 800f400:	18e4      	addlt	r4, r4, r3
 800f402:	f7ff ffe7 	bl	800f3d4 <__malloc_lock>
 800f406:	4a1e      	ldr	r2, [pc, #120]	; (800f480 <_free_r+0x94>)
 800f408:	9801      	ldr	r0, [sp, #4]
 800f40a:	6813      	ldr	r3, [r2, #0]
 800f40c:	b933      	cbnz	r3, 800f41c <_free_r+0x30>
 800f40e:	6063      	str	r3, [r4, #4]
 800f410:	6014      	str	r4, [r2, #0]
 800f412:	b003      	add	sp, #12
 800f414:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f418:	f7ff bfe2 	b.w	800f3e0 <__malloc_unlock>
 800f41c:	42a3      	cmp	r3, r4
 800f41e:	d908      	bls.n	800f432 <_free_r+0x46>
 800f420:	6825      	ldr	r5, [r4, #0]
 800f422:	1961      	adds	r1, r4, r5
 800f424:	428b      	cmp	r3, r1
 800f426:	bf01      	itttt	eq
 800f428:	6819      	ldreq	r1, [r3, #0]
 800f42a:	685b      	ldreq	r3, [r3, #4]
 800f42c:	1949      	addeq	r1, r1, r5
 800f42e:	6021      	streq	r1, [r4, #0]
 800f430:	e7ed      	b.n	800f40e <_free_r+0x22>
 800f432:	461a      	mov	r2, r3
 800f434:	685b      	ldr	r3, [r3, #4]
 800f436:	b10b      	cbz	r3, 800f43c <_free_r+0x50>
 800f438:	42a3      	cmp	r3, r4
 800f43a:	d9fa      	bls.n	800f432 <_free_r+0x46>
 800f43c:	6811      	ldr	r1, [r2, #0]
 800f43e:	1855      	adds	r5, r2, r1
 800f440:	42a5      	cmp	r5, r4
 800f442:	d10b      	bne.n	800f45c <_free_r+0x70>
 800f444:	6824      	ldr	r4, [r4, #0]
 800f446:	4421      	add	r1, r4
 800f448:	1854      	adds	r4, r2, r1
 800f44a:	42a3      	cmp	r3, r4
 800f44c:	6011      	str	r1, [r2, #0]
 800f44e:	d1e0      	bne.n	800f412 <_free_r+0x26>
 800f450:	681c      	ldr	r4, [r3, #0]
 800f452:	685b      	ldr	r3, [r3, #4]
 800f454:	6053      	str	r3, [r2, #4]
 800f456:	4421      	add	r1, r4
 800f458:	6011      	str	r1, [r2, #0]
 800f45a:	e7da      	b.n	800f412 <_free_r+0x26>
 800f45c:	d902      	bls.n	800f464 <_free_r+0x78>
 800f45e:	230c      	movs	r3, #12
 800f460:	6003      	str	r3, [r0, #0]
 800f462:	e7d6      	b.n	800f412 <_free_r+0x26>
 800f464:	6825      	ldr	r5, [r4, #0]
 800f466:	1961      	adds	r1, r4, r5
 800f468:	428b      	cmp	r3, r1
 800f46a:	bf04      	itt	eq
 800f46c:	6819      	ldreq	r1, [r3, #0]
 800f46e:	685b      	ldreq	r3, [r3, #4]
 800f470:	6063      	str	r3, [r4, #4]
 800f472:	bf04      	itt	eq
 800f474:	1949      	addeq	r1, r1, r5
 800f476:	6021      	streq	r1, [r4, #0]
 800f478:	6054      	str	r4, [r2, #4]
 800f47a:	e7ca      	b.n	800f412 <_free_r+0x26>
 800f47c:	b003      	add	sp, #12
 800f47e:	bd30      	pop	{r4, r5, pc}
 800f480:	20009e8c 	.word	0x20009e8c

0800f484 <_init>:
 800f484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f486:	bf00      	nop
 800f488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f48a:	bc08      	pop	{r3}
 800f48c:	469e      	mov	lr, r3
 800f48e:	4770      	bx	lr

0800f490 <_fini>:
 800f490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f492:	bf00      	nop
 800f494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f496:	bc08      	pop	{r3}
 800f498:	469e      	mov	lr, r3
 800f49a:	4770      	bx	lr
