$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 2 # X0 [1:0] $end
  $var wire 2 $ X1 [1:0] $end
  $var wire 2 % X2 [1:0] $end
  $var wire 2 & X3 [1:0] $end
  $var wire 2 ' Y [1:0] $end
  $var wire 2 ( F [1:0] $end
  $scope module mux41 $end
   $var wire 2 # X0 [1:0] $end
   $var wire 2 $ X1 [1:0] $end
   $var wire 2 % X2 [1:0] $end
   $var wire 2 & X3 [1:0] $end
   $var wire 2 ' Y [1:0] $end
   $var wire 2 ( F [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
#2
b01 #
b01 (
#3
b00 #
b00 (
#4
b10 $
b01 '
b10 (
#5
b11 $
b11 (
#6
b01 %
b10 '
b01 (
#7
b00 %
b00 (
#8
b11 &
b11 '
b11 (
#9
b10 &
b10 (
#10
b11 #
b10 $
b01 %
b00 &
b00 '
b11 (
#11
b01 '
b10 (
#12
b10 '
b01 (
#13
b11 '
b00 (
#14
