/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p675v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 23499.320000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007268;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003344") ;
            }
            fall_power("scalar") {
                values ("0.003344") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007080;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003344") ;
            }
            fall_power("scalar") {
                values ("0.003344") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001681;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963439, 0.982186, 1.004704, 1.038274, 1.086436" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003344") ;
            }
            fall_power("scalar") {
                values ("0.003344") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004064 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.174187, 0.195017, 0.220037, 0.257338, 0.310851" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.376429, 0.397259, 0.422280, 0.459580, 0.513093" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.070488, 1.091318, 1.116338, 1.153638, 1.207151" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.070490" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.619362") ;
            }
            fall_power("scalar") {
                values ("0.068818") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.564909") ;
            }
            fall_power("scalar") {
                values ("0.062768") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.592136") ;
            }
            fall_power("scalar") {
                values ("0.065793") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005105") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001853 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.298674, 0.317629, 0.343116, 0.394042, 0.469818",\
              "0.280314, 0.299268, 0.324755, 0.375682, 0.451457",\
              "0.259645, 0.278600, 0.304087, 0.355014, 0.430789",\
              "0.230555, 0.249509, 0.274996, 0.325923, 0.401698",\
              "0.195111, 0.214066, 0.239552, 0.290479, 0.366254"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.298674, 0.317629, 0.343116, 0.394042, 0.469818",\
              "0.280314, 0.299268, 0.324755, 0.375682, 0.451457",\
              "0.259645, 0.278600, 0.304087, 0.355014, 0.430789",\
              "0.230555, 0.249509, 0.274996, 0.325923, 0.401698",\
              "0.195111, 0.214066, 0.239552, 0.290479, 0.366254"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.152889, 0.144268, 0.132771, 0.116692, 0.094228",\
              "0.181200, 0.172580, 0.161082, 0.145003, 0.122539",\
              "0.215702, 0.207082, 0.195584, 0.179505, 0.157041",\
              "0.266006, 0.257385, 0.245888, 0.229809, 0.207344",\
              "0.338506, 0.329885, 0.318388, 0.302309, 0.279844"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.152889, 0.144268, 0.132771, 0.116692, 0.094228",\
              "0.181200, 0.172580, 0.161082, 0.145003, 0.122539",\
              "0.215702, 0.207082, 0.195584, 0.179505, 0.157041",\
              "0.266006, 0.257385, 0.245888, 0.229809, 0.207344",\
              "0.338506, 0.329885, 0.318388, 0.302309, 0.279844"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003344") ;
            }
            fall_power("scalar") {
                values ("0.003344") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001412 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.220831, 0.239858, 0.265665, 0.307984, 0.373944",\
              "0.200815, 0.219843, 0.245649, 0.287969, 0.353928",\
              "0.176420, 0.195447, 0.221253, 0.263573, 0.329533",\
              "0.140359, 0.159387, 0.185193, 0.227513, 0.293472",\
              "0.088633, 0.107660, 0.133466, 0.175786, 0.241746"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.220831, 0.239858, 0.265665, 0.307984, 0.373944",\
              "0.200815, 0.219843, 0.245649, 0.287969, 0.353928",\
              "0.176420, 0.195447, 0.221253, 0.263573, 0.329533",\
              "0.140359, 0.159387, 0.185193, 0.227513, 0.293472",\
              "0.088633, 0.107660, 0.133466, 0.175786, 0.241746"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286729, 0.278339, 0.267170, 0.250312, 0.224680",\
              "0.315040, 0.306650, 0.295481, 0.278623, 0.252992",\
              "0.349542, 0.341152, 0.329983, 0.313125, 0.287494",\
              "0.399846, 0.391456, 0.380287, 0.363428, 0.337797",\
              "0.472346, 0.463956, 0.452787, 0.435929, 0.410297"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286729, 0.278339, 0.267170, 0.250312, 0.224680",\
              "0.315040, 0.306650, 0.295481, 0.278623, 0.252992",\
              "0.349542, 0.341152, 0.329983, 0.313125, 0.287494",\
              "0.399846, 0.391456, 0.380287, 0.363428, 0.337797",\
              "0.472346, 0.463956, 0.452787, 0.435929, 0.410297"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027070") ;
            }
            fall_power("scalar") {
                values ("0.027070") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001582 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.166378, 0.187994, 0.215865, 0.262695, 0.334475",\
              "0.146362, 0.167978, 0.195849, 0.242680, 0.314460",\
              "0.121967, 0.143582, 0.171453, 0.218284, 0.290064",\
              "0.085906, 0.107522, 0.135393, 0.182223, 0.254004",\
              "0.034180, 0.055796, 0.083666, 0.130497, 0.202277"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.166378, 0.187994, 0.215865, 0.262695, 0.334475",\
              "0.146362, 0.167978, 0.195849, 0.242680, 0.314460",\
              "0.121967, 0.143582, 0.171453, 0.218284, 0.290064",\
              "0.085906, 0.107522, 0.135393, 0.182223, 0.254004",\
              "0.034180, 0.055796, 0.083666, 0.130497, 0.202277"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.358340, 0.336717, 0.308561, 0.263756, 0.205996",\
              "0.378562, 0.356940, 0.328783, 0.283978, 0.226219",\
              "0.403206, 0.381584, 0.353428, 0.308623, 0.250863",\
              "0.439137, 0.417515, 0.389358, 0.344553, 0.286794",\
              "0.490923, 0.469301, 0.441144, 0.396339, 0.338580"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.358340, 0.336717, 0.308561, 0.263756, 0.205996",\
              "0.378562, 0.356940, 0.328783, 0.283978, 0.226219",\
              "0.403206, 0.381584, 0.353428, 0.308623, 0.250863",\
              "0.439137, 0.417515, 0.389358, 0.344553, 0.286794",\
              "0.490923, 0.469301, 0.441144, 0.396339, 0.338580"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007392") ;
            }
            fall_power("scalar") {
                values ("0.007392") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001595 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188958, 0.210691, 0.238445, 0.287270, 0.357878",\
              "0.170597, 0.192330, 0.220084, 0.268909, 0.339518",\
              "0.149929, 0.171662, 0.199416, 0.248241, 0.318849",\
              "0.120838, 0.142571, 0.170325, 0.219150, 0.289758",\
              "0.085394, 0.107128, 0.134881, 0.183707, 0.254315"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188958, 0.210691, 0.238445, 0.287270, 0.357878",\
              "0.170597, 0.192330, 0.220084, 0.268909, 0.339518",\
              "0.149929, 0.171662, 0.199416, 0.248241, 0.318849",\
              "0.120838, 0.142571, 0.170325, 0.219150, 0.289758",\
              "0.085394, 0.107128, 0.134881, 0.183707, 0.254315"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.290294, 0.269201, 0.245059, 0.206267, 0.148601",\
              "0.310516, 0.289423, 0.265281, 0.226490, 0.168823",\
              "0.335161, 0.314067, 0.289926, 0.251134, 0.193467",\
              "0.371092, 0.349998, 0.325856, 0.287065, 0.229398",\
              "0.422877, 0.401784, 0.377642, 0.338851, 0.281184"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.290294, 0.269201, 0.245059, 0.206267, 0.148601",\
              "0.310516, 0.289423, 0.265281, 0.226490, 0.168823",\
              "0.335161, 0.314067, 0.289926, 0.251134, 0.193467",\
              "0.371092, 0.349998, 0.325856, 0.287065, 0.229398",\
              "0.422877, 0.401784, 0.377642, 0.338851, 0.281184"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005245") ;
            }
            fall_power("scalar") {
                values ("0.005245") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004070 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.367026, 0.376394, 0.382665, 0.393709, 0.405730" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.803226, 0.812594, 0.818865, 0.829909, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.803226, 0.812594, 0.818865, 0.829909, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.803226" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.351574") ;
            }
            fall_power("scalar") {
                values ("0.527361") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005861") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001846 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329107, 0.349270, 0.375624, 0.420473, 0.502212",\
              "0.306583, 0.326746, 0.353100, 0.397949, 0.479687",\
              "0.284818, 0.304980, 0.331334, 0.376183, 0.457921",\
              "0.254827, 0.274989, 0.301343, 0.346193, 0.427931",\
              "0.213985, 0.234148, 0.260503, 0.305351, 0.387089"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329107, 0.349270, 0.375624, 0.420473, 0.502212",\
              "0.306583, 0.326746, 0.353100, 0.397949, 0.479687",\
              "0.284818, 0.304980, 0.331334, 0.376183, 0.457921",\
              "0.254827, 0.274989, 0.301343, 0.346193, 0.427931",\
              "0.213985, 0.234148, 0.260503, 0.305351, 0.387089"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.149867, 0.141233, 0.129552, 0.113245, 0.090673",\
              "0.162927, 0.154293, 0.142612, 0.126305, 0.103733",\
              "0.171696, 0.163062, 0.151381, 0.135074, 0.112502",\
              "0.187717, 0.179084, 0.167402, 0.151096, 0.128523",\
              "0.204600, 0.195966, 0.184285, 0.167979, 0.145406"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.149867, 0.141233, 0.129552, 0.113245, 0.090673",\
              "0.162927, 0.154293, 0.142612, 0.126305, 0.103733",\
              "0.171696, 0.163062, 0.151381, 0.135074, 0.112502",\
              "0.187717, 0.179084, 0.167402, 0.151096, 0.128523",\
              "0.204600, 0.195966, 0.184285, 0.167979, 0.145406"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003798") ;
            }
            fall_power("scalar") {
                values ("0.003798") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001412 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.214858, 0.228843, 0.244549, 0.267025, 0.297725",\
              "0.205609, 0.219594, 0.235299, 0.257776, 0.288477",\
              "0.199246, 0.213231, 0.228937, 0.251413, 0.282114",\
              "0.188053, 0.202038, 0.217743, 0.240220, 0.270920",\
              "0.175817, 0.189803, 0.205508, 0.227984, 0.258685"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.214858, 0.228843, 0.244549, 0.267025, 0.297725",\
              "0.205609, 0.219594, 0.235299, 0.257776, 0.288477",\
              "0.199246, 0.213231, 0.228937, 0.251413, 0.282114",\
              "0.188053, 0.202038, 0.217743, 0.240220, 0.270920",\
              "0.175817, 0.189803, 0.205508, 0.227984, 0.258685"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180473, 0.173500, 0.166882, 0.156488, 0.140133",\
              "0.193533, 0.186560, 0.179941, 0.169548, 0.153193",\
              "0.202302, 0.195329, 0.188710, 0.178317, 0.161962",\
              "0.218323, 0.211350, 0.204732, 0.194339, 0.177983",\
              "0.235206, 0.228233, 0.221615, 0.211222, 0.194866"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180473, 0.173500, 0.166882, 0.156488, 0.140133",\
              "0.193533, 0.186560, 0.179941, 0.169548, 0.153193",\
              "0.202302, 0.195329, 0.188710, 0.178317, 0.161962",\
              "0.218323, 0.211350, 0.204732, 0.194339, 0.177983",\
              "0.235206, 0.228233, 0.221615, 0.211222, 0.194866"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027070") ;
            }
            fall_power("scalar") {
                values ("0.027070") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.400754, 0.445367, 0.487744, 0.566287, 0.717509",\
              "0.410122, 0.454734, 0.497111, 0.575654, 0.726877",\
              "0.416393, 0.461005, 0.503382, 0.581925, 0.733148",\
              "0.427437, 0.472049, 0.514426, 0.592969, 0.744192",\
              "0.439457, 0.484070, 0.526447, 0.604990, 0.756213"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.400754, 0.445367, 0.487744, 0.566287, 0.717509",\
              "0.410122, 0.454734, 0.497111, 0.575654, 0.726877",\
              "0.416393, 0.461005, 0.503382, 0.581925, 0.733148",\
              "0.427437, 0.472049, 0.514426, 0.592969, 0.744192",\
              "0.439457, 0.484070, 0.526447, 0.604990, 0.756213"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.238736, 0.272051, 0.303715, 0.364231, 0.479886",\
              "0.247657, 0.280973, 0.312636, 0.373153, 0.488807",\
              "0.253630, 0.286945, 0.318609, 0.379125, 0.494780",\
              "0.264148, 0.297463, 0.329127, 0.389643, 0.505298",\
              "0.275596, 0.308911, 0.340575, 0.401091, 0.516746"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.238736, 0.272051, 0.303715, 0.364231, 0.479886",\
              "0.247657, 0.280973, 0.312636, 0.373153, 0.488807",\
              "0.253630, 0.286945, 0.318609, 0.379125, 0.494780",\
              "0.264148, 0.297463, 0.329127, 0.389643, 0.505298",\
              "0.275596, 0.308911, 0.340575, 0.401091, 0.516746"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.035831, 0.098744, 0.174348, 0.319084, 0.630108" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.035831, 0.098744, 0.174348, 0.319084, 0.630108" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.028243, 0.080236, 0.139794, 0.256205, 0.492999" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.028243, 0.080236, 0.139794, 0.256205, 0.492999" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002772, 0.002772, 0.002772, 0.002772, 0.002772") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 16.122982;
  }
  


}   /* cell() */

}   /* library() */

