// Seed: 498845829
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
  logic id_5 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  inout tri0 id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  output wire id_2;
  input wire _id_1;
  localparam id_6 = 1;
  wire id_7;
  assign id_5[1] = id_3 | 1 ? -1 : -1;
  assign id_3 = id_6[id_1];
  assign id_3 = 1;
  logic id_8 = id_6 * id_6;
endmodule
