// Seed: 988617340
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  wire id_3 = id_3;
  parameter id_4 = -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output wor  id_0,
    output wire id_1,
    input  tri  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd60
) (
    output tri id_0,
    input uwire id_1,
    input supply0 _id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    input wire id_6
);
  wire [id_2 : (  -1  )] id_8;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
