// Seed: 1226638076
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  assign id_0 = 1'b0 - 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  logic id_4;
endmodule
module module_2 #(
    parameter id_0 = 32'd49,
    parameter id_1 = 32'd12
) (
    input supply1 _id_0,
    input uwire   _id_1,
    input supply1 id_2
);
  wor [id_0 : id_1] id_4;
  assign id_4 = -1;
  wire id_5;
  logic [-1 : id_1] id_6;
  assign id_6 = ~id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_7;
  ;
endmodule
