<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku040-ffva1156-2-i" LaunchTime="1688044494" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/ExampleRocketSystem.dcp">
  <File Type="VDS-TIMING-PB" Name="ExampleRocketSystem_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ExampleRocketSystem_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="ExampleRocketSystem.dcp"/>
  <File Type="RDS-UTIL-PB" Name="ExampleRocketSystem_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="ExampleRocketSystem_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="ExampleRocketSystem_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="ExampleRocketSystem.vds"/>
  <File Type="REPORTS-TCL" Name="ExampleRocketSystem_reports.tcl"/>
  <File Type="PA-TCL" Name="ExampleRocketSystem.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v"/>
        <Attr Name="ImportTime" Val="1688019505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/freechips.rocketchip.system.DefaultConfig/plusarg_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig/plusarg_reader.v"/>
        <Attr Name="ImportTime" Val="1688019505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig.v"/>
        <Attr Name="ImportTime" Val="1688033766"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rocket_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/interrupt_convert.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ExampleRocketSystem"/>
      <Option Name="TopLib" Val="xil_defaultlib"/>
      <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/ExampleRocketSystem.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_quad_spi_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_crossbar_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ddr4_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_protocol_convert_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_9_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_clock_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_8_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_interrupt_convert_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_11_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dwidth_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dwidth_converter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_protocol_convert_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rocket_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_2_0"/>
</GenRun>
