

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.runs/impl_1/.Xil/Vivado-13944-LAPTOP-3N54D6K6/dc_drv.0/dc/debug_ip_core.tcl
# set_param tcl.collectionResultDisplayLimit 0
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.maxJobs 2
# set_param synth.enableIncremental 0
# set_param xicom.use_bs_reader 1
# set_param chipscope.flow 0
# set_param ips.addSpecialDataToCacheID 0
# set script_paths c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.runs/impl_1/.Xil/Vivado-13944-LAPTOP-3N54D6K6/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_intf_params $intf_params
#     lappend debug_connectivity $connectivity
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param tcl.collectionResultDisplayLimit 0
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.maxJobs 2
## set_param synth.enableIncremental 0
## set_param xicom.use_bs_reader 1
## set_param chipscope.flow 0
## set part xa7z020clg400-1I
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set intf_params {}
## set connectivity {}
## set output_xci c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.runs/impl_1/.Xil/Vivado-13944-LAPTOP-3N54D6K6/dbg_hub_CV.0/out/result.xci
## set output_dcp c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.runs/impl_1/.Xil/Vivado-13944-LAPTOP-3N54D6K6/dbg_hub_CV.0/out/result.dcp
## set output_dir c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.runs/impl_1/.Xil/Vivado-13944-LAPTOP-3N54D6K6/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 2
# source {D:/Learn/Vivado/Vivado/2022.2/scripts/ip/ipxchipscope.tcl}
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.141 ; gain = 72.816
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Learn/Vivado/Vivado/2022.2/data/ip'.
IP SYNTH XDC FILES = 
Current synth_xdc_files = 
DBG: creating temporary IP: dbg_hub
