
---------- Begin Simulation Statistics ----------
final_tick                                35337925500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157003                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482968                       # Number of bytes of host memory used
host_op_rate                                   316196                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   107.38                       # Real time elapsed on the host
host_tick_rate                              329100896                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16858535                       # Number of instructions simulated
sim_ops                                      33952183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035338                       # Number of seconds simulated
sim_ticks                                 35337925500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.067585                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35067                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493526                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       30180164                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.141491                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5355600                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          604                       # TLB misses on write requests
system.cpu0.numCycles                        70675851                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40495687                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               78                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     78                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6858535                       # Number of instructions committed
system.cpu1.committedOps                     12974641                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             10.304803                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2408782                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1731626                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        23437                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1266716                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          898                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       48196026                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.097042                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2312463                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu1.numCycles                        70675851                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              27543      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10164090     78.34%     78.55% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 26008      0.20%     78.75% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.76% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                17348      0.13%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 19496      0.15%     79.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                78926      0.61%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1415818     10.91%     90.59% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1148756      8.85%     99.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            45714      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           26986      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                12974641                       # Class of committed instruction
system.cpu1.tickCycles                       22479825                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        612688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3108788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6217641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            512                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             257701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        70346                       # Transaction distribution
system.membus.trans_dist::CleanEvict           235486                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49155                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        257701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       919544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       919544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 919544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24140928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24140928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24140928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306856                       # Request fanout histogram
system.membus.reqLayer4.occupancy           956005000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1641423500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215446                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215446                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215446                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215446                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1139995                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1139995                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1139995                       # number of overall misses
system.cpu0.icache.overall_misses::total      1139995                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  17143650000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  17143650000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  17143650000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  17143650000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5355441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5355441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5355441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5355441                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.212867                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.212867                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.212867                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.212867                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15038.355431                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15038.355431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15038.355431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15038.355431                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1139978                       # number of writebacks
system.cpu0.icache.writebacks::total          1139978                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1139995                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1139995                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1139995                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1139995                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  16003656000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16003656000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  16003656000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16003656000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.212867                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.212867                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.212867                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.212867                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14038.356309                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14038.356309                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14038.356309                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14038.356309                       # average overall mshr miss latency
system.cpu0.icache.replacements               1139978                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215446                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215446                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1139995                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1139995                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  17143650000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  17143650000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5355441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5355441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.212867                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.212867                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15038.355431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15038.355431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1139995                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1139995                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  16003656000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16003656000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.212867                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.212867                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14038.356309                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14038.356309                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5355440                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1139994                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.697779                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43983522                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43983522                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3326925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3327876                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3327876                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462664                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462664                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463767                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463767                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10665708500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10665708500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10665708500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10665708500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789589                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791643                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791643                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122088                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122088                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122313                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122313                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23052.816947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23052.816947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22997.989292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22997.989292                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       181091                       # number of writebacks
system.cpu0.dcache.writebacks::total           181091                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76904                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76904                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386798                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386798                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8131642000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8131642000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8176519500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8176519500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101795                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101795                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21079.536499                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21079.536499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21138.991153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21138.991153                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386782                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6180389500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6180389500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20764.646889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20764.646889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12965                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12965                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5597491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5597491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19662.741723                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19662.741723                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252077                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       165024                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       165024                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4485319000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4485319000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27179.798090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27179.798090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63939                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63939                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2534151000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2534151000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25069.505861                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25069.505861                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          951                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          951                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1103                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1103                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.537001                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.537001                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     44877500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     44877500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 43234.585742                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43234.585742                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714674                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386798                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.603654                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30719942                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30719942                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1176324                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1176324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1176324                       # number of overall hits
system.cpu1.icache.overall_hits::total        1176324                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1136086                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1136086                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1136086                       # number of overall misses
system.cpu1.icache.overall_misses::total      1136086                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  26155516500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  26155516500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  26155516500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  26155516500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2312410                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2312410                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2312410                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2312410                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.491300                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.491300                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.491300                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.491300                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23022.479372                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23022.479372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23022.479372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23022.479372                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1136070                       # number of writebacks
system.cpu1.icache.writebacks::total          1136070                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1136086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1136086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1136086                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1136086                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  25019430500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25019430500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  25019430500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25019430500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.491300                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.491300                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.491300                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.491300                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22022.479372                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22022.479372                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22022.479372                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22022.479372                       # average overall mshr miss latency
system.cpu1.icache.replacements               1136070                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1176324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1176324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1136086                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1136086                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  26155516500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  26155516500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2312410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2312410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.491300                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.491300                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23022.479372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23022.479372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1136086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1136086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  25019430500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25019430500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.491300                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.491300                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22022.479372                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22022.479372                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2312410                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1136086                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.035418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999595                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19635366                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19635366                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2349933                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2349933                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2349933                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2349933                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       506534                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        506534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       506534                       # number of overall misses
system.cpu1.dcache.overall_misses::total       506534                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12264919500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12264919500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12264919500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12264919500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2856467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2856467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2856467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2856467                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177329                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24213.418053                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24213.418053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 24213.418053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24213.418053                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       281111                       # number of writebacks
system.cpu1.dcache.writebacks::total           281111                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        60560                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60560                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        60560                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60560                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       445974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       445974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       445974                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       445974                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10049230000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10049230000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10049230000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10049230000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156128                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156128                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156128                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156128                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 22533.219425                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22533.219425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 22533.219425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22533.219425                       # average overall mshr miss latency
system.cpu1.dcache.replacements                445958                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1354811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1354811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       326340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       326340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6963726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6963726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1681151                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1681151                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 21338.868971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21338.868971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       313713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       313713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6436101500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6436101500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 20515.890320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20515.890320                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       995122                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        995122                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       180194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       180194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5301193000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5301193000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1175316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1175316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153315                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153315                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29419.364685                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29419.364685                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        47933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        47933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       132261                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       132261                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3613128500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3613128500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112532                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112532                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27318.170133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27318.170133                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999621                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2795907                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           445974                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.269215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999621                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23297710                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23297710                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1113825                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              340958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              972900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              374314                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2801997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1113825                       # number of overall hits
system.l2.overall_hits::.cpu0.data             340958                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             972900                       # number of overall hits
system.l2.overall_hits::.cpu1.data             374314                       # number of overall hits
system.l2.overall_hits::total                 2801997                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             26170                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             45840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            163186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             71660                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306856                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            26170                       # number of overall misses
system.l2.overall_misses::.cpu0.data            45840                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           163186                       # number of overall misses
system.l2.overall_misses::.cpu1.data            71660                       # number of overall misses
system.l2.overall_misses::total                306856                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2277698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3931292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  12958826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5227500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24395317000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2277698500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3931292000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  12958826500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5227500000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24395317000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1139995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1136086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          445974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3108853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1139995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1136086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         445974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3108853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.022956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.118511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.143639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.160682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.022956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.118511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.143639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.160682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87034.715323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85761.169284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79411.386393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 72948.646386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79500.863597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87034.715323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85761.169284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79411.386393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 72948.646386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79500.863597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               70346                       # number of writebacks
system.l2.writebacks::total                     70346                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        26170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        45840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       163186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        71660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306856                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        26170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        45840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       163186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        71660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306856                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2015998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3472892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  11326966500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4510900000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21326757000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2015998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3472892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  11326966500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4510900000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21326757000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.022956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.118511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.143639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.160682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.022956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.118511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.143639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.160682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098704                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77034.715323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75761.169284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69411.386393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 62948.646386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69500.863597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77034.715323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75761.169284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69411.386393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 62948.646386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69500.863597                       # average overall mshr miss latency
system.l2.replacements                         306166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       462202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           462202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       462202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       462202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2276048                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2276048                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2276048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2276048                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          178                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           178                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            82401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          30440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1483841000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2328333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3812174500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       132261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            233377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.185084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.230151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.210625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79286.187550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76489.273982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77554.155223                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        30440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1296691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2023933500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3320624500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.185084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.230151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.210625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69286.187550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66489.273982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67554.155223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1113825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        972900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2086725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        26170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       163186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2277698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  12958826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15236525000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1139995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1136086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2276081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.022956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.143639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87034.715323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79411.386393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80464.970743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        26170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       163186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       189356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2015998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  11326966500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13342965000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.022956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.143639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.083194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77034.715323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69411.386393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70464.970743                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       258557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       272493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            531050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        27125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        41220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2447451000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2899166500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5346617500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       313713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.094948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.131394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90228.608295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 70333.976225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78229.826615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        27125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        41220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2176201000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2486966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4663167500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.094948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.131394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80228.608295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 60333.976225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68229.826615                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.289593                       # Cycle average of tags in use
system.l2.tags.total_refs                     6217463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.239796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.489632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      292.755825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      339.229091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      145.427834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      234.387212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.285894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.331278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.142019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.228894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50048318                       # Number of tag accesses
system.l2.tags.data_accesses                 50048318                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       1674880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2933760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      10443904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4586240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19638784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1674880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     10443904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4502144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4502144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          26170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          45840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         163186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          71660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        70346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              70346                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         47396104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         83020154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        295543778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        129782378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555742413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     47396104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    295543778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342939882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127402612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127402612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127402612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        47396104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        83020154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       295543778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       129782378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            683145025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     26170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     43448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    163186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     52050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474890750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              641695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51233                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306856                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70346                       # Number of write requests accepted
system.mem_ctrls.readBursts                    306856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3597544750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1424270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8938557250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12629.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31379.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   179211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40877                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                306856                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  241179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.126677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.633563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.033640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51875     43.51%     43.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36315     30.46%     73.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16246     13.63%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7652      6.42%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4317      3.62%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          994      0.83%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      0.33%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      0.19%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1218      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.886912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.605649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.674426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            724     21.83%     21.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           306      9.23%     31.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           707     21.32%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1076     32.45%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          376     11.34%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           96      2.90%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           16      0.48%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2616     78.89%     78.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.66%     80.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              578     17.43%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      1.87%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18230656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1408128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3486272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19638784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4502144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       515.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    555.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35337909000                       # Total gap between requests
system.mem_ctrls.avgGap                      93684.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1674880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2780672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     10443904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3331200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3486272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 47396104.222360193729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 78688037.304283753037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 295543777.746659219265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94266993.686429053545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98655253.546221897006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        26170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        45840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       163186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        71660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70346                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    938533500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1605303250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   4634399250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1760321250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 872739947750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35862.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35019.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28399.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24564.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12406390.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            425179860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            225973275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1165433640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          145909440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2789236320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15275311440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        706343520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20733387495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.717732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1705816000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1179880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32452229500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            426186600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            226512165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           868423920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          138439620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2789236320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14944041120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        985308000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20378147745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.665083                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2423750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1179880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31734295500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2875475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       532548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2276048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          606358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           233377                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          233377                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2276081                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599395                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3419967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3408242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1337906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9326493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145918208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36344896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145417984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46533440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              374214528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          306166                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4502144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3415019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3414507     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    512      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3415019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5847070500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         669991426                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1706239271                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580813264                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1710620733                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35337925500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
