#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f64a1ec9780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f64a1ec9910 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
v0x5f64a1eecb80_0 .var "alu_control", 3 0;
v0x5f64a1eecc60_0 .net "alu_result", 31 0, v0x5f64a1eec750_0;  1 drivers
v0x5f64a1eecd30_0 .var "operand_a", 31 0;
v0x5f64a1eece30_0 .var "operand_b", 31 0;
v0x5f64a1eecf00_0 .net "zero", 0 0, L_0x5f64a1efd060;  1 drivers
S_0x5f64a1e8b490 .scope task, "do_test" "do_test" 3 21, 3 21 0, S_0x5f64a1ec9910;
 .timescale -9 -12;
v0x5f64a1e8b670_0 .var "a", 31 0;
v0x5f64a1eeb9e0_0 .var "b", 31 0;
v0x5f64a1eebac0_0 .var "ctrl", 3 0;
v0x5f64a1eebb80_0 .var "expected", 31 0;
TD_alu_tb.do_test ;
    %load/vec4 v0x5f64a1e8b670_0;
    %store/vec4 v0x5f64a1eecd30_0, 0, 32;
    %load/vec4 v0x5f64a1eeb9e0_0;
    %store/vec4 v0x5f64a1eece30_0, 0, 32;
    %load/vec4 v0x5f64a1eebac0_0;
    %store/vec4 v0x5f64a1eecb80_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x5f64a1eecc60_0;
    %load/vec4 v0x5f64a1eebb80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 32 "$display", "ERROR: ctrl=%b, a=%d, b=%d => got %d, expected %d", v0x5f64a1eebac0_0, v0x5f64a1e8b670_0, v0x5f64a1eeb9e0_0, v0x5f64a1eecc60_0, v0x5f64a1eebb80_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 34 "$display", "PASS:  ctrl=%b, a=%d, b=%d => %d", v0x5f64a1eebac0_0, v0x5f64a1e8b670_0, v0x5f64a1eeb9e0_0, v0x5f64a1eecc60_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5f64a1eebc60 .scope module, "uut" "alu" 3 12, 4 3 0, S_0x5f64a1ec9910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5f64a1eebe60 .param/l "ALU_ADD" 1 4 12, C4<0000>;
P_0x5f64a1eebea0 .param/l "ALU_AND" 1 4 21, C4<1001>;
P_0x5f64a1eebee0 .param/l "ALU_OR" 1 4 20, C4<1000>;
P_0x5f64a1eebf20 .param/l "ALU_SLL" 1 4 14, C4<0010>;
P_0x5f64a1eebf60 .param/l "ALU_SLT" 1 4 15, C4<0011>;
P_0x5f64a1eebfa0 .param/l "ALU_SLTU" 1 4 16, C4<0100>;
P_0x5f64a1eebfe0 .param/l "ALU_SRA" 1 4 19, C4<0111>;
P_0x5f64a1eec020 .param/l "ALU_SRL" 1 4 18, C4<0110>;
P_0x5f64a1eec060 .param/l "ALU_SUB" 1 4 13, C4<0001>;
P_0x5f64a1eec0a0 .param/l "ALU_XOR" 1 4 17, C4<0101>;
L_0x793008957018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f64a1eec570_0 .net/2u *"_ivl_0", 31 0, L_0x793008957018;  1 drivers
v0x5f64a1eec670_0 .net "alu_control", 3 0, v0x5f64a1eecb80_0;  1 drivers
v0x5f64a1eec750_0 .var "alu_result", 31 0;
v0x5f64a1eec810_0 .net "operand_a", 31 0, v0x5f64a1eecd30_0;  1 drivers
v0x5f64a1eec8f0_0 .net "operand_b", 31 0, v0x5f64a1eece30_0;  1 drivers
v0x5f64a1eeca20_0 .net "zero", 0 0, L_0x5f64a1efd060;  alias, 1 drivers
E_0x5f64a1ec4a10 .event anyedge, v0x5f64a1eec670_0, v0x5f64a1eec810_0, v0x5f64a1eec8f0_0;
L_0x5f64a1efd060 .cmp/eq 32, v0x5f64a1eec750_0, L_0x793008957018;
    .scope S_0x5f64a1eebc60;
T_1 ;
    %wait E_0x5f64a1ec4a10;
    %load/vec4 v0x5f64a1eec670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %add;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %sub;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %xor;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %or;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x5f64a1eec810_0;
    %load/vec4 v0x5f64a1eec8f0_0;
    %and;
    %store/vec4 v0x5f64a1eec750_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f64a1ec9910;
T_2 ;
    %vpi_call/w 3 40 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f64a1ec9910 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting ALU testbench..." {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 2541049721, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x5f64a1e8b670_0, 0, 32;
    %pushi/vec4 16776960, 0, 32;
    %store/vec4 v0x5f64a1eeb9e0_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5f64a1eebac0_0, 0, 4;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x5f64a1eebb80_0, 0, 32;
    %fork TD_alu_tb.do_test, S_0x5f64a1e8b490;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f64a1eecd30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f64a1eece30_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f64a1eecb80_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x5f64a1eecf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 3 71 "$display", "PASS: Zero flag asserted" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 72 "$display", "ERROR: Zero flag not asserted" {0 0 0};
T_2.1 ;
    %vpi_call/w 3 74 "$display", "ALU testbench complete." {0 0 0};
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/alu_tb.v";
    "src/alu.v";
