<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1104</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1104-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1104.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">26-12&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">VM&#160;ENTRIES</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft07">RFLAGS.<br/>—&#160;Reserved&#160;bits&#160;63:22&#160;(bits&#160;31:22&#160;on processors that do not support Intel 64 architecture), bit&#160;15,&#160;bit&#160;5&#160;and&#160;</p>
<p style="position:absolute;top:141px;left:119px;white-space:nowrap" class="ft03">bit&#160;3&#160;must be&#160;0 in&#160;the&#160;field,&#160;and&#160;reserved&#160;bit&#160;1&#160;must&#160;be&#160;1.</p>
<p style="position:absolute;top:165px;left:93px;white-space:nowrap" class="ft03">—&#160;The VM&#160;flag&#160;(bit&#160;17)&#160;must be&#160;0 either&#160;if the “IA-32e mode guest”&#160;VM-entry control is 1&#160;or if bit&#160;0&#160;in the CR0&#160;</p>
<p style="position:absolute;top:181px;left:119px;white-space:nowrap" class="ft03">field (corresponding&#160;to CR0.PE) is&#160;0.</p>
<p style="position:absolute;top:179px;left:363px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:205px;left:93px;white-space:nowrap" class="ft03">—&#160;The&#160;IF&#160;flag (RFLAGS[bit 9]) must be 1 if&#160;the valid bit (bit&#160;31) in&#160;the VM-entry interruption-information field&#160;</p>
<p style="position:absolute;top:222px;left:119px;white-space:nowrap" class="ft03">is 1&#160;and the&#160;interruption&#160;type&#160;(bits&#160;10:8)&#160;is&#160;external interrupt.</p>
<p style="position:absolute;top:266px;left:68px;white-space:nowrap" class="ft05">26.3.1.5 &#160;&#160;Checks on Guest Non-Register&#160;State</p>
<p style="position:absolute;top:295px;left:68px;white-space:nowrap" class="ft03">The following checks are performed on fields in&#160;the&#160;guest-state&#160;area&#160;corresponding to non-register state:</p>
<p style="position:absolute;top:316px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:317px;left:93px;white-space:nowrap" class="ft08">Activity state.<br/>—&#160;The activity-state field must&#160;contain a value in the range&#160;0&#160;–&#160;3, indicating an activity&#160;state supported&#160;by the&#160;</p>
<p style="position:absolute;top:358px;left:119px;white-space:nowrap" class="ft09">implementation (see<a href="o_fe12b1e2a880e0ce-1051.html">&#160;Section 24.4.2).</a>&#160;Future&#160;processors&#160;may&#160;include support for other&#160;activity states.&#160;<br/>Software&#160;should read the&#160;VMX&#160;capability MSR IA3<a href="o_fe12b1e2a880e0ce-1947.html">2_VMX_MISC (see Appendix&#160;A.6)</a>&#160;to determine what&#160;<br/>activity states are&#160;supported.</p>
<p style="position:absolute;top:415px;left:93px;white-space:nowrap" class="ft03">—&#160;The activity-state field must not indicate the HLT state if the DPL (bits&#160;6:5) in the access-rights field for SS&#160;</p>
<p style="position:absolute;top:431px;left:119px;white-space:nowrap" class="ft03">is not 0.</p>
<p style="position:absolute;top:429px;left:173px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:455px;left:93px;white-space:nowrap" class="ft03">—&#160;The activity-state&#160;field&#160;must&#160;indicate&#160;the&#160;active&#160;state if the&#160;interruptibility-state&#160;field indicates&#160;blocking by&#160;</p>
<p style="position:absolute;top:472px;left:119px;white-space:nowrap" class="ft03">either MOV-SS&#160;or by STI (if&#160;either&#160;bit&#160;0&#160;or&#160;bit&#160;1&#160;in&#160;that field&#160;is&#160;1).</p>
<p style="position:absolute;top:496px;left:93px;white-space:nowrap" class="ft03">—&#160;If the&#160;valid bit (bit&#160;31) in&#160;the VM-entry interruption-information field&#160;is&#160;1,&#160;the&#160;interruption to be&#160;delivered&#160;</p>
<p style="position:absolute;top:512px;left:119px;white-space:nowrap" class="ft09">(as defined&#160;by interruption type&#160;and&#160;vector)&#160;must not&#160;be&#160;one&#160;that would normally be blocked&#160;while&#160;a logical&#160;<br/>processor is&#160;in the&#160;activity&#160;state&#160;corresponding to&#160;the contents&#160;of&#160;the activity-state field. The following&#160;<br/>items enumerate&#160;the&#160;interruptions (as&#160;specified in&#160;the VM-entry interruption-information&#160;field)&#160;whose&#160;<br/>injection&#160;is allowed&#160;for&#160;the different activity&#160;states:</p>
<p style="position:absolute;top:587px;left:119px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:586px;left:144px;white-space:nowrap" class="ft03">Active. Any&#160;interruption is&#160;allowed.</p>
<p style="position:absolute;top:611px;left:119px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:610px;left:144px;white-space:nowrap" class="ft08">HLT.&#160;The&#160;only events allowed&#160;are&#160;the following:<br/>—&#160;Those with interruption type external interrupt or&#160;non-maskable interrupt (NMI).<br/>—&#160;Those with interruption&#160;type hardware exception&#160;and vector&#160;1&#160;(debug exception)&#160;or vector&#160;18</p>
<p style="position:absolute;top:674px;left:170px;white-space:nowrap" class="ft03">(machine-check exception).</p>
<p style="position:absolute;top:698px;left:144px;white-space:nowrap" class="ft09">—&#160;Those with interruption type other event and vector&#160;0&#160;(pending MTF&#160;VM&#160;exit).<br/>Se<a href="o_fe12b1e2a880e0ce-1066.html">e Table&#160;24-13&#160;in Section 24.8.3</a>&#160;for details regarding&#160;the format of the VM-entry&#160;interruption-<br/>information field.</p>
<p style="position:absolute;top:764px;left:119px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:763px;left:144px;white-space:nowrap" class="ft03">Shutdown.&#160;Only NMIs and machine-check exceptions&#160;are allowed.</p>
<p style="position:absolute;top:788px;left:119px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:787px;left:144px;white-space:nowrap" class="ft03">Wait-for-SIPI. No&#160;interruptions are&#160;allowed.</p>
<p style="position:absolute;top:811px;left:93px;white-space:nowrap" class="ft03">—&#160;The activity-state field must not indicate the wait-for-SIPI state if the “entry to SMM”&#160;VM-entry control is 1.</p>
<p style="position:absolute;top:832px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:833px;left:93px;white-space:nowrap" class="ft08">Interruptibility state.<br/>—&#160;The reserved&#160;bits (bits&#160;31:5)&#160;must&#160;be&#160;0.<br/>—&#160;The&#160;field cannot indicate&#160;blocking by&#160;both&#160;STI and&#160;MOV&#160;SS&#160;(bits&#160;0&#160;and 1 cannot both&#160;be&#160;1).<br/>—&#160;Bit&#160;0 (blocking&#160;by STI) must&#160;be&#160;0 if&#160;the&#160;IF&#160;flag (bit&#160;9) is&#160;0 in&#160;the RFLAGS&#160;field.</p>
<p style="position:absolute;top:979px;left:68px;white-space:nowrap" class="ft03">1.&#160;Software&#160;can&#160;determine the number&#160;N by executing&#160;CPUID with&#160;80000008H in&#160;EAX. The number&#160;of&#160;linear-address&#160;bits supported&#160;is&#160;</p>
<p style="position:absolute;top:996px;left:89px;white-space:nowrap" class="ft03">returned in bits&#160;15:8 of&#160;EAX.</p>
<p style="position:absolute;top:1017px;left:68px;white-space:nowrap" class="ft03">1.&#160;If&#160;the capability MSR IA32_VMX_CR0_FIXED0 reports that&#160;CR0.PE&#160;must&#160;be 1 in VMX operation, bit&#160;0&#160;in&#160;the CR0&#160;field&#160;must&#160;be&#160;1&#160;</p>
<p style="position:absolute;top:1033px;left:89px;white-space:nowrap" class="ft03">unless the “unrestricted guest” VM-execution control and bit&#160;31&#160;of&#160;the&#160;primary processor-based&#160;VM-execution controls are&#160;both 1.</p>
<p style="position:absolute;top:1054px;left:68px;white-space:nowrap" class="ft03">2.&#160;As noted in<a href="o_fe12b1e2a880e0ce-1050.html">&#160;Section 24.4.1</a>, SS.DPL corresponds&#160;to&#160;the logical processor’s current privilege&#160;level (CPL).</p>
</div>
</body>
</html>
