{
  "36b224a3": {
    "file_id": "36b224a3",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_alu_1754205967/artifacts/designs/alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "-7026721564719635867",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T15:28:33.186577",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "dae50126": {
    "file_id": "dae50126",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_alu_1754205967/artifacts/testbenches/alu_32bit_tb.v",
    "file_type": "testbench",
    "content_hash": "8447313541461776572",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T15:28:53.613198",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}