<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_constant" family="Cyclone V" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="13.1" decorated-name="alt_dspbuilder_constant_GNZEH3JAKA">
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="WIDTH" value="24"/>
        <generic name="BITPATTERN" value="000000000000000000001111"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_constant_GNZEH3JAKA.vhd"/>
    </instance>
    <instance version="13.1" decorated-name="alt_dspbuilder_constant_GNNKZSYI73">
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="WIDTH" value="24"/>
        <generic name="BITPATTERN" value="000000000000000000000000"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_constant_GNNKZSYI73.vhd"/>
    </instance>
    <instance version="13.1" decorated-name="alt_dspbuilder_constant_GNPXZ5JSVR">
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="WIDTH" value="4"/>
        <generic name="BITPATTERN" value="1000"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(4-1 downto 0)" width="4" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_constant_GNPXZ5JSVR.vhd"/>
    </instance>
    <parameter-static name="HDLTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
    <parameter-static name="WIDTH" default="4" type="NATURAL"/>
    <parameter-static name="BITPATTERN" default="0000" type="STRING"/>
</jvgen>
