{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429480051004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429480051004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 16:47:30 2015 " "Processing started: Sun Apr 19 16:47:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429480051004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429480051004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429480051004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429480051909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_old " "Found entity 1: processor_old" {  } { { "My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline files/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052955 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline files/hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-arch " "Found design unit 1: HazardDetectionUnit-arch" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052955 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline files/forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-arch " "Found design unit 1: ForwardingUnit-arch" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/control_unit_230.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline files/control_unit_230.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Found entity 1: control_unit_230" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iomem/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Found design unit 1: reg_16-SYN" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/Reg_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Found entity 1: Reg_16" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/Reg_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/io_memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iomem/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Found entity 1: IO_MemoryInterface" {  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.tdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_1bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_1BIT " "Found entity 1: REG_1BIT" {  } { { "REG_1BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/REG_1BIT.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480052986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480052986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480052986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053001 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053017 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053017 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_24-SYN " "Found design unit 1: reg_24-SYN" {  } { { "Reg_24.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Reg_24.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_24 " "Found entity 1: Reg_24" {  } { { "Reg_24.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Reg_24.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/decode_4to16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file register/decode_4to16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_4TO16 " "Found entity 1: DECODE_4TO16" {  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/dff_16bit.tdf 1 1 " "Found 1 design units, including 1 entities, in source file register/dff_16bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Found entity 1: DFF_16BIT" {  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DFF_16BIT.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/mux_16bit_16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file register/mux_16bit_16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_16BIT_16TO1 " "Found entity 1: MUX_16BIT_16TO1" {  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Register/regfile.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/zero.tdf 1 1 " "Found 1 design units, including 1 entities, in source file register/zero.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZERO " "Found entity 1: ZERO" {  } { { "Register/ZERO.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/ZERO.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-SYN " "Found design unit 1: and16bit-SYN" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/AND16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053079 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Found entity 1: AND16BIT" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/AND16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA1BIT " "Found entity 1: FA1BIT" {  } { { "ALU/FA1BIT.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/FA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/fa16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA16BIT " "Found entity 1: FA16BIT" {  } { { "ALU/FA16BIT.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/FA16BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/inv16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/inv16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv16bit-SYN " "Found design unit 1: inv16bit-SYN" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/INV16BIT.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053095 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV16BIT " "Found entity 1: INV16BIT" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/INV16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Found design unit 1: mux2_1-SYN" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux4_1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Found design unit 1: mux4_1_16bit-SYN" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Found entity 1: MUX4_1_16bit" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Found design unit 1: or16bit-SYN" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/OR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Found entity 1: OR16BIT" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/OR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16bit-SYN " "Found design unit 1: xor16bit-SYN" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/XOR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR16BIT " "Found entity 1: XOR16BIT" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/XOR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053111 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX_3TO1.vhd " "Can't analyze file -- file MUX_3TO1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1429480053126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_24bit-SYN " "Found design unit 1: mux_2_24bit-SYN" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_24BIT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_24BIT " "Found entity 1: MUX_2_24BIT" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_24BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_one-SYN " "Found design unit 1: const_one-SYN" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/CONST_ONE.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONST_ONE " "Found entity 1: CONST_ONE" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/CONST_ONE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_15bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_15bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_15bit-SYN " "Found design unit 1: mux_2_15bit-SYN" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_15BIT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_15BIT " "Found entity 1: MUX_2_15BIT" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_15BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1429480053376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT REG_1BIT:inst53 " "Elaborating entity \"REG_1BIT\" for hierarchy \"REG_1BIT:inst53\"" {  } { { "processor.bdf" "inst53" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 496 2208 2352 592 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\"" {  } { { "REG_1BIT.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\"" {  } { { "REG_1BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_1BIT:inst53\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_1BIT:inst53\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053423 ""}  } { { "REG_1BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/REG_1BIT.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 72 2296 2512 200 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA16BIT ALU:inst12\|FA16BIT:inst20 " "Elaborating entity \"FA16BIT\" for hierarchy \"ALU:inst12\|FA16BIT:inst20\"" {  } { { "ALU/ALU.bdf" "inst20" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { 224 384 528 320 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA1BIT ALU:inst12\|FA16BIT:inst20\|FA1BIT:inst16 " "Elaborating entity \"FA1BIT\" for hierarchy \"ALU:inst12\|FA16BIT:inst20\|FA1BIT:inst16\"" {  } { { "ALU/FA16BIT.bdf" "inst16" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/FA16BIT.bdf" { { 152 -1208 -1112 264 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 ALU:inst12\|MUX2_1:inst6 " "Elaborating entity \"MUX2_1\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\"" {  } { { "ALU/ALU.bdf" "inst6" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { -48 8 200 64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "ALU/MUX2_1.vhd" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053501 ""}  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX2_1.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"ALU:inst12\|MUX2_1:inst6\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV16BIT ALU:inst12\|INV16BIT:inst8 " "Elaborating entity \"INV16BIT\" for hierarchy \"ALU:inst12\|INV16BIT:inst8\"" {  } { { "ALU/ALU.bdf" "inst8" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { -32 -296 -112 48 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Elaborating entity \"lpm_inv\" for hierarchy \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "ALU/INV16BIT.vhd" "lpm_inv_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Elaborated megafunction instantiation \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component " "Instantiated megafunction \"ALU:inst12\|INV16BIT:inst8\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053657 ""}  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/INV16BIT.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_16bit ALU:inst12\|MUX4_1_16bit:inst " "Elaborating entity \"MUX4_1_16bit\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\"" {  } { { "ALU/ALU.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { 104 776 968 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/MUX4_1_16bit.vhd" "LPM_MUX_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053688 ""}  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480053798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"ALU:inst12\|MUX4_1_16bit:inst\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU:inst12\|AND16BIT:inst2 " "Elaborating entity \"AND16BIT\" for hierarchy \"ALU:inst12\|AND16BIT:inst2\"" {  } { { "ALU/ALU.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { -40 384 576 40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "ALU/AND16BIT.vhd" "lpm_and_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborated megafunction instantiation \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Instantiated megafunction \"ALU:inst12\|AND16BIT:inst2\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""}  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/AND16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16BIT ALU:inst12\|OR16BIT:inst3 " "Elaborating entity \"OR16BIT\" for hierarchy \"ALU:inst12\|OR16BIT:inst3\"" {  } { { "ALU/ALU.bdf" "inst3" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { 48 384 576 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\"" {  } { { "ALU/OR16BIT.vhd" "lpm_or_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Elaborated megafunction instantiation \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\"" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component " "Instantiated megafunction \"ALU:inst12\|OR16BIT:inst3\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053876 ""}  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/OR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR16BIT ALU:inst12\|XOR16BIT:inst4 " "Elaborating entity \"XOR16BIT\" for hierarchy \"ALU:inst12\|XOR16BIT:inst4\"" {  } { { "ALU/ALU.bdf" "inst4" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/ALU.bdf" { { 136 384 576 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\"" {  } { { "ALU/XOR16BIT.vhd" "lpm_xor_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Elaborated megafunction instantiation \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\"" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component " "Instantiated megafunction \"ALU:inst12\|XOR16BIT:inst4\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053907 ""}  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/ALU/XOR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_1bit_sclr.tdf 1 1 " "Using design file reg_1bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_1BIT_SCLR " "Found entity 1: REG_1BIT_SCLR" {  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_1bit_sclr.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480053923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT_SCLR REG_1BIT_SCLR:inst26 " "Elaborating entity \"REG_1BIT_SCLR\" for hierarchy \"REG_1BIT_SCLR:inst26\"" {  } { { "processor.bdf" "inst26" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 1496 1640 480 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "reg_1bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_1BIT_SCLR:inst26\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053923 ""}  } { { "reg_1bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_1bit_sclr.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:inst67 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:inst67\"" {  } { { "processor.bdf" "inst67" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 392 3352 3560 568 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_230 control_unit_230:inst8 " "Elaborating entity \"control_unit_230\" for hierarchy \"control_unit_230:inst8\"" {  } { { "processor.bdf" "inst8" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 256 1000 1192 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053938 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"c_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"y_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_write control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"rf_write\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"b_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_inv control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"a_inv\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_inv control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"b_inv\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_enable control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"flag_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extend control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"extend\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_enable control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"ir_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ma_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"ma_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"pc_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_enable control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"pc_enable\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_select control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"inc_select\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump control_unit_230.vhd(41) " "VHDL Process Statement warning at control_unit_230.vhd(41): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control_unit_230.vhd(41) " "Inferred latch for \"jump\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control_unit_230.vhd(41) " "Inferred latch for \"branch\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_select control_unit_230.vhd(41) " "Inferred latch for \"inc_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_enable control_unit_230.vhd(41) " "Inferred latch for \"pc_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_select control_unit_230.vhd(41) " "Inferred latch for \"pc_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read control_unit_230.vhd(41) " "Inferred latch for \"mem_read\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write control_unit_230.vhd(41) " "Inferred latch for \"mem_write\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma_select control_unit_230.vhd(41) " "Inferred latch for \"ma_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_enable control_unit_230.vhd(41) " "Inferred latch for \"ir_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extend\[0\] control_unit_230.vhd(41) " "Inferred latch for \"extend\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extend\[1\] control_unit_230.vhd(41) " "Inferred latch for \"extend\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_enable control_unit_230.vhd(41) " "Inferred latch for \"flag_enable\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_inv control_unit_230.vhd(41) " "Inferred latch for \"b_inv\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_inv control_unit_230.vhd(41) " "Inferred latch for \"a_inv\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_select control_unit_230.vhd(41) " "Inferred latch for \"b_select\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_write control_unit_230.vhd(41) " "Inferred latch for \"rf_write\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_select\[0\] control_unit_230.vhd(41) " "Inferred latch for \"y_select\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_select\[1\] control_unit_230.vhd(41) " "Inferred latch for \"y_select\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_select\[0\] control_unit_230.vhd(41) " "Inferred latch for \"c_select\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_select\[1\] control_unit_230.vhd(41) " "Inferred latch for \"c_select\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] control_unit_230.vhd(41) " "Inferred latch for \"alu_op\[0\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] control_unit_230.vhd(41) " "Inferred latch for \"alu_op\[1\]\" at control_unit_230.vhd(41)" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1429480053938 "|processor|control_unit_230:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_24bit_sclr_enbl.tdf 1 1 " "Using design file reg_24bit_sclr_enbl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_24BIT_SCLR_ENBL " "Found entity 1: REG_24BIT_SCLR_ENBL" {  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480053970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480053970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_24BIT_SCLR_ENBL REG_24BIT_SCLR_ENBL:inst72 " "Elaborating entity \"REG_24BIT_SCLR_ENBL\" for hierarchy \"REG_24BIT_SCLR_ENBL:inst72\"" {  } { { "processor.bdf" "inst72" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 304 672 832 416 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr_enbl.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480053971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""}  } { { "reg_24bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480053971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:inst4 " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 320 344 560 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480053971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:inst4\|altsyncram:altsyncram_component\"" {  } { { "Pipeline Files/instrMem.vhd" "altsyncram_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:inst4\|altsyncram:altsyncram_component\"" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr.mif " "Parameter \"init_file\" = \"instr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054049 ""}  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr71 " "Found entity 1: altsyncram_sr71" {  } { { "db/altsyncram_sr71.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/altsyncram_sr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480054173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sr71 instrMem:inst4\|altsyncram:altsyncram_component\|altsyncram_sr71:auto_generated " "Elaborating entity \"altsyncram_sr71\" for hierarchy \"instrMem:inst4\|altsyncram:altsyncram_component\|altsyncram_sr71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_15BIT MUX_2_15BIT:inst82 " "Elaborating entity \"MUX_2_15BIT\" for hierarchy \"MUX_2_15BIT:inst82\"" {  } { { "processor.bdf" "inst82" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 256 152 296 336 "inst82" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_reg " "Elaborating entity \"PC\" for hierarchy \"PC:PC_reg\"" {  } { { "processor.bdf" "PC_reg" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 200 -120 48 312 "PC_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff PC:PC_reg\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"PC:PC_reg\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:PC_reg\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"PC:PC_reg\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:PC_reg\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"PC:PC_reg\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054298 ""}  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/PC.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_3to1.tdf 1 1 " "Using design file mux_3to1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3TO1 " "Found entity 1: MUX_3TO1" {  } { { "mux_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux_3to1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480054314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3TO1 MUX_3TO1:inst6 " "Elaborating entity \"MUX_3TO1\" for hierarchy \"MUX_3TO1:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 208 -344 -192 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_3to1.tdf" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054329 ""}  } { { "mux_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux_3to1.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480054424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\|mux_doc:auto_generated " "Elaborating entity \"mux_doc\" for hierarchy \"MUX_3TO1:inst6\|LPM_MUX:lpm_mux_component\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_adder\"" {  } { { "processor.bdf" "PC_adder" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 136 344 536 216 "PC_adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054486 ""}  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480054596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"Adder:PC_adder\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_ONE CONST_ONE:ONE " "Elaborating entity \"CONST_ONE\" for hierarchy \"CONST_ONE:ONE\"" {  } { { "processor.bdf" "ONE" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 128 168 280 176 "ONE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_ONE.vhd" "LPM_CONSTANT_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"CONST_ONE:ONE\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054642 ""}  } { { "CONST_ONE.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/CONST_ONE.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_16bit_sclr_enbl.tdf 1 1 " "Using design file reg_16bit_sclr_enbl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_16BIT_SCLR_ENBL " "Found entity 1: REG_16BIT_SCLR_ENBL" {  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480054674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR_ENBL REG_16BIT_SCLR_ENBL:inst29 " "Elaborating entity \"REG_16BIT_SCLR_ENBL\" for hierarchy \"REG_16BIT_SCLR_ENBL:inst29\"" {  } { { "processor.bdf" "inst29" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 184 672 832 296 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr_enbl.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_16BIT_SCLR_ENBL:inst29\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054689 ""}  } { { "reg_16bit_sclr_enbl.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr_enbl.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_16bit_sclr.tdf 1 1 " "Using design file reg_16bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_16BIT_SCLR " "Found entity 1: REG_16BIT_SCLR" {  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480054705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR REG_16BIT_SCLR:inst35 " "Elaborating entity \"REG_16BIT_SCLR\" for hierarchy \"REG_16BIT_SCLR:inst35\"" {  } { { "processor.bdf" "inst35" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -48 2704 2848 48 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\"" {  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_16BIT_SCLR:inst35\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054705 ""}  } { { "reg_16bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_16bit_sclr.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst7 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -112 1000 1192 240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16BIT_16TO1 regfile:inst7\|MUX_16BIT_16TO1:inst52 " "Elaborating entity \"MUX_16BIT_16TO1\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\"" {  } { { "Register/regfile.bdf" "inst52" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/regfile.bdf" { { 152 920 1080 456 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\"" {  } { { "Register/MUX_16BIT_16TO1.tdf" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\"" {  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054736 ""}  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3qc " "Found entity 1: mux_3qc" {  } { { "db/mux_3qc.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_3qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480054876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480054876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3qc regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\|mux_3qc:auto_generated " "Elaborating entity \"mux_3qc\" for hierarchy \"regfile:inst7\|MUX_16BIT_16TO1:inst52\|LPM_MUX:lpm_mux_component\|mux_3qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO regfile:inst7\|ZERO:inst54 " "Elaborating entity \"ZERO\" for hierarchy \"regfile:inst7\|ZERO:inst54\"" {  } { { "Register/regfile.bdf" "inst54" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/regfile.bdf" { { 72 328 440 120 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Register/ZERO.tdf" "LPM_CONSTANT_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Register/ZERO.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"regfile:inst7\|ZERO:inst54\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""}  } { { "Register/ZERO.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/ZERO.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16BIT regfile:inst7\|DFF_16BIT:Reg10 " "Elaborating entity \"DFF_16BIT\" for hierarchy \"regfile:inst7\|DFF_16BIT:Reg10\"" {  } { { "Register/regfile.bdf" "Reg10" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/regfile.bdf" { { 1232 328 472 1328 "Reg10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\"" {  } { { "Register/DFF_16BIT.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\"" {  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"regfile:inst7\|DFF_16BIT:Reg10\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054908 ""}  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DFF_16BIT.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE_4TO16 regfile:inst7\|DECODE_4TO16:inst " "Elaborating entity \"DECODE_4TO16\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\"" {  } { { "Register/regfile.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/regfile.bdf" { { 784 -208 -80 1088 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\"" {  } { { "Register/DECODE_4TO16.tdf" "lpm_decode_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480054954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\"" {  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480054954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480054954 ""}  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480054954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480055079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"regfile:inst7\|DECODE_4TO16:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_24BIT MUX_2_24BIT:inst44 " "Elaborating entity \"MUX_2_24BIT\" for hierarchy \"MUX_2_24BIT:inst44\"" {  } { { "processor.bdf" "inst44" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 3744 3888 96 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_2_24BIT.vhd" "LPM_MUX_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055235 ""}  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MUX_2_24BIT.vhd" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l4e " "Found entity 1: mux_l4e" {  } { { "db/mux_l4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_l4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480055329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l4e MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\|mux_l4e:auto_generated " "Elaborating entity \"mux_l4e\" for hierarchy \"MUX_2_24BIT:inst44\|LPM_MUX:LPM_MUX_component\|mux_l4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:inst38 " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:inst38\"" {  } { { "processor.bdf" "inst38" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 80 3384 3600 208 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055360 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1429480055360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:inst38\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:inst38\|Const:inst3\"" {  } { { "MemoryInterface.bdf" "inst3" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MemoryInterface.bdf" { { 120 584 648 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:inst38\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:inst38\|MainMemory:inst\"" {  } { { "MemoryInterface.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055391 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480055532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:inst38\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst71 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst71\"" {  } { { "processor.bdf" "inst71" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 64 1648 1848 224 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_24bit_sclr.tdf 1 1 " "Using design file reg_24bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_24BIT_SCLR " "Found entity 1: REG_24BIT_SCLR" {  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480055578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_24BIT_SCLR REG_24BIT_SCLR:inst18 " "Elaborating entity \"REG_24BIT_SCLR\" for hierarchy \"REG_24BIT_SCLR:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -504 1320 1464 -408 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\"" {  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_24BIT_SCLR:inst18\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055594 ""}  } { { "reg_24bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_24bit_sclr.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_4bit_sclr.tdf 1 1 " "Using design file reg_4bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_4BIT_SCLR " "Found entity 1: REG_4BIT_SCLR" {  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_4bit_sclr.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480055610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_4BIT_SCLR REG_4BIT_SCLR:inst63 " "Elaborating entity \"REG_4BIT_SCLR\" for hierarchy \"REG_4BIT_SCLR:inst63\"" {  } { { "processor.bdf" "inst63" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -256 2704 2848 -160 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\"" {  } { { "reg_4bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\"" {  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_4BIT_SCLR:inst63\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055625 ""}  } { { "reg_4bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_4bit_sclr.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4bit_3to1.tdf 1 1 " "Using design file mux4bit_3to1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4BIT_3TO1 " "Found entity 1: MUX4BIT_3TO1" {  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux4bit_3to1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480055641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4BIT_3TO1 MUX4BIT_3TO1:inst5 " "Elaborating entity \"MUX4BIT_3TO1\" for hierarchy \"MUX4BIT_3TO1:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -248 2336 2472 -152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4bit_3to1.tdf" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055656 ""}  } { { "mux4bit_3to1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/mux4bit_3to1.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/db/mux_qmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429480055781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\|mux_qmc:auto_generated " "Elaborating entity \"mux_qmc\" for hierarchy \"MUX4BIT_3TO1:inst5\|LPM_MUX:lpm_mux_component\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifteenconst.tdf 1 1 " "Using design file fifteenconst.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFTEENCONST " "Found entity 1: FIFTEENCONST" {  } { { "fifteenconst.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/fifteenconst.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480055812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFTEENCONST FIFTEENCONST:LINK " "Elaborating entity \"FIFTEENCONST\" for hierarchy \"FIFTEENCONST:LINK\"" {  } { { "processor.bdf" "LINK" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -216 2160 2264 -168 "LINK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\"" {  } { { "fifteenconst.tdf" "lpm_constant_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\"" {  } { { "fifteenconst.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"FIFTEENCONST:LINK\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 15 " "Parameter \"LPM_CVALUE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055812 ""}  } { { "fifteenconst.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/fifteenconst.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_2bit_sclr.tdf 1 1 " "Using design file reg_2bit_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_2BIT_SCLR " "Found entity 1: REG_2BIT_SCLR" {  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_2bit_sclr.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429480055828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1429480055828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_2BIT_SCLR REG_2BIT_SCLR:inst22 " "Elaborating entity \"REG_2BIT_SCLR\" for hierarchy \"REG_2BIT_SCLR:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 112 1320 1464 208 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "reg_2bit_sclr.tdf" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\"" {  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"REG_2BIT_SCLR:inst22\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055844 ""}  } { { "reg_2bit_sclr.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/reg_2bit_sclr.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:inst37 " "Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:inst37\"" {  } { { "processor.bdf" "inst37" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 3384 3616 56 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON " "Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\"" {  } { { "IOmem/IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "IOmem/Reg_16.vhd" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429480055875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"IO_MemoryInterface:inst37\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429480055875 ""}  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/Reg_16.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429480055875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -280 1016 1224 -200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16BIT_SCLR REG_16BIT_SCLR:inst36 " "Elaborating entity \"REG_16BIT_SCLR\" for hierarchy \"REG_16BIT_SCLR:inst36\"" {  } { { "processor.bdf" "inst36" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 2704 2848 -56 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_1BIT_SCLR REG_1BIT_SCLR:inst48 " "Elaborating entity \"REG_1BIT_SCLR\" for hierarchy \"REG_1BIT_SCLR:inst48\"" {  } { { "processor.bdf" "inst48" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 776 1320 1464 872 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO ZERO:inst66 " "Elaborating entity \"ZERO\" for hierarchy \"ZERO:inst66\"" {  } { { "processor.bdf" "inst66" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -144 -72 72 -48 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429480055968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|jump " "Latch control_unit_230:inst8\|jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|branch " "Latch control_unit_230:inst8\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|mem_read " "Latch control_unit_230:inst8\|mem_read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|flag_enable " "Latch control_unit_230:inst8\|flag_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|b_inv " "Latch control_unit_230:inst8\|b_inv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|y_select\[1\] " "Latch control_unit_230:inst8\|y_select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059808 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|y_select\[0\] " "Latch control_unit_230:inst8\|y_select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|alu_op\[1\] " "Latch control_unit_230:inst8\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|alu_op\[0\] " "Latch control_unit_230:inst8\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|mem_write " "Latch control_unit_230:inst8\|mem_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports ENA and CLR on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit_230:inst8\|rf_write " "Latch control_unit_230:inst8\|rf_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1429480059824 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1429480059824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flush GND " "Pin \"flush\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -592 1592 1768 -576 "flush" "" } { -624 1256 1352 -608 "flush" "" } { -464 2624 2728 -448 "flush" "" } { 112 624 680 128 "flush" "" } { 32 520 696 44 "flush" "" } { -600 1544 1592 -584 "flush" "" } { 456 3560 3672 472 "flush" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1429480062136 "|processor|flush"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1429480062136 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project " "Ignored assignments for entity \"Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1429480066192 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1429480066192 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1429480066192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1429480066769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1429480066769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1652 " "Implemented 1652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1429480067034 ""} { "Info" "ICUT_CUT_TM_OPINS" "328 " "Implemented 328 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1429480067034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1261 " "Implemented 1261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1429480067034 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1429480067034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1429480067034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429480067128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 16:47:47 2015 " "Processing ended: Sun Apr 19 16:47:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429480067128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429480067128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429480067128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480067128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429480068469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429480068469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 16:47:48 2015 " "Processing started: Sun Apr 19 16:47:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429480068469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429480068469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429480068469 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429480068766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1429480068797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429480068859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429480068859 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1429480069156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1429480069171 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1429480070061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1429480070061 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1429480070061 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2975 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429480070076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2976 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429480070076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2977 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1429480070076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1429480070076 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1429480070076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "313 343 " "No exact pin location assignment(s) for 313 pins of 343 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 192 368 64 "reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 589 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n_val " "Pin n_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { n_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -432 184 360 -416 "n_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 590 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_reset " "Pin ID_reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ID_reset } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -632 1584 1760 -616 "ID_reset" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 591 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deassert " "Pin deassert not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { deassert } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -560 1592 1768 -544 "deassert" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { deassert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 592 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Pin IR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Pin IR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Pin IR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Pin IR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Pin IR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Pin IR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Pin IR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Pin IR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 16 232 408 32 "IR" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flush " "Pin flush not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { flush } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -592 1592 1768 -576 "flush" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 593 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[15\] " "Pin PC_instr_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[14\] " "Pin PC_instr_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[13\] " "Pin PC_instr_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[12\] " "Pin PC_instr_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[11\] " "Pin PC_instr_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[10\] " "Pin PC_instr_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[9\] " "Pin PC_instr_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[8\] " "Pin PC_instr_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[7\] " "Pin PC_instr_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[6\] " "Pin PC_instr_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[5\] " "Pin PC_instr_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[4\] " "Pin PC_instr_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[3\] " "Pin PC_instr_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[2\] " "Pin PC_instr_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[1\] " "Pin PC_instr_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_instr_addr\[0\] " "Pin PC_instr_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC_instr_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -152 256 432 -136 "PC_instr_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_instr_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[15\] " "Pin br_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[14\] " "Pin br_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[13\] " "Pin br_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[12\] " "Pin br_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[11\] " "Pin br_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[10\] " "Pin br_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[9\] " "Pin br_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[8\] " "Pin br_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[7\] " "Pin br_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[6\] " "Pin br_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[5\] " "Pin br_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[4\] " "Pin br_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[3\] " "Pin br_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[2\] " "Pin br_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[1\] " "Pin br_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_addr\[0\] " "Pin br_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -608 792 968 -592 "br_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[15\] " "Pin alu_out_mem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[14\] " "Pin alu_out_mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[13\] " "Pin alu_out_mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[12\] " "Pin alu_out_mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[11\] " "Pin alu_out_mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[10\] " "Pin alu_out_mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[9\] " "Pin alu_out_mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[8\] " "Pin alu_out_mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[7\] " "Pin alu_out_mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[6\] " "Pin alu_out_mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[5\] " "Pin alu_out_mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[4\] " "Pin alu_out_mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[3\] " "Pin alu_out_mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[2\] " "Pin alu_out_mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[1\] " "Pin alu_out_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out_mem\[0\] " "Pin alu_out_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { alu_out_mem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 48 2944 3120 64 "alu_out_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_out_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[15\] " "Pin mem_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[14\] " "Pin mem_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[13\] " "Pin mem_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[12\] " "Pin mem_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[11\] " "Pin mem_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[10\] " "Pin mem_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[9\] " "Pin mem_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[8\] " "Pin mem_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 347 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 349 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_addr[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 280 3456 3635 296 "mem_addr" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write_mem " "Pin mem_write_mem not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_write_mem } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -176 3584 3763 -160 "mem_write_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_write_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 595 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[1\] " "Pin forwardB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { forwardB[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forwardB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "forwardB\[0\] " "Pin forwardB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { forwardB[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 432 1896 2072 448 "forwardB" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forwardB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[23\] " "Pin IRexe\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[22\] " "Pin IRexe\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[21\] " "Pin IRexe\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[20\] " "Pin IRexe\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[19\] " "Pin IRexe\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[18\] " "Pin IRexe\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[17\] " "Pin IRexe\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[16\] " "Pin IRexe\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[15\] " "Pin IRexe\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[14\] " "Pin IRexe\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[13\] " "Pin IRexe\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[12\] " "Pin IRexe\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[11\] " "Pin IRexe\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[10\] " "Pin IRexe\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[9\] " "Pin IRexe\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[8\] " "Pin IRexe\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 370 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[7\] " "Pin IRexe\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 371 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[6\] " "Pin IRexe\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[5\] " "Pin IRexe\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 373 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[4\] " "Pin IRexe\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[3\] " "Pin IRexe\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[2\] " "Pin IRexe\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[1\] " "Pin IRexe\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRexe\[0\] " "Pin IRexe\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRexe[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -272 264 440 -256 "IRexe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRexe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[1\] " "Pin pc_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { pc_select[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select\[0\] " "Pin pc_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { pc_select[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1080 3256 3432 1096 "pc_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_val " "Pin z_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { z_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -416 192 368 -400 "z_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 596 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag_enable_exe " "Pin flag_enable_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { flag_enable_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -464 184 360 -448 "flag_enable_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flag_enable_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 597 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_val " "Pin v_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { v_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -368 176 352 -352 "v_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { v_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_val " "Pin c_val not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { c_val } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -392 184 360 -376 "c_val" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_val } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 599 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "execute " "Pin execute not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { execute } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 760 920 1096 776 "execute" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { execute } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 600 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_out " "Pin z_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { z_out } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 936 2344 2520 952 "z_out" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 601 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "br_exe " "Pin br_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { br_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1112 3256 3432 1128 "br_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { br_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 602 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_exe " "Pin jmp_exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { jmp_exe } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 1144 3256 3432 1160 "jmp_exe" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 603 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[3\] " "Pin cond\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[2\] " "Pin cond\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[1\] " "Pin cond\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cond\[0\] " "Pin cond\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cond[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 640 744 920 656 "cond" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cond[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[23\] " "Pin IRmem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[22\] " "Pin IRmem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[21\] " "Pin IRmem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[20\] " "Pin IRmem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[19\] " "Pin IRmem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[18\] " "Pin IRmem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[17\] " "Pin IRmem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[16\] " "Pin IRmem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[15\] " "Pin IRmem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[14\] " "Pin IRmem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[13\] " "Pin IRmem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[12\] " "Pin IRmem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[11\] " "Pin IRmem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[10\] " "Pin IRmem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[9\] " "Pin IRmem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[8\] " "Pin IRmem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[7\] " "Pin IRmem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[6\] " "Pin IRmem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[5\] " "Pin IRmem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[4\] " "Pin IRmem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[3\] " "Pin IRmem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[2\] " "Pin IRmem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[1\] " "Pin IRmem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRmem\[0\] " "Pin IRmem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRmem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 264 440 -208 "IRmem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRmem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[15\] " "Pin mem_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[14\] " "Pin mem_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[13\] " "Pin mem_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[12\] " "Pin mem_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[11\] " "Pin mem_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[10\] " "Pin mem_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[9\] " "Pin mem_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[8\] " "Pin mem_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[7\] " "Pin mem_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[6\] " "Pin mem_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[5\] " "Pin mem_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[4\] " "Pin mem_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[3\] " "Pin mem_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[2\] " "Pin mem_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[1\] " "Pin mem_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[0\] " "Pin mem_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_data[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -224 3600 3779 -208 "mem_data" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 449 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[23\] " "Pin memout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[23] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[22\] " "Pin memout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[22] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 451 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[21\] " "Pin memout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[21] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[20\] " "Pin memout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[20] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[19\] " "Pin memout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[19] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[18\] " "Pin memout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[18] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[17\] " "Pin memout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[17] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[16\] " "Pin memout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[16] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[15\] " "Pin memout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[14\] " "Pin memout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 459 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[13\] " "Pin memout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[12\] " "Pin memout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[11\] " "Pin memout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[10\] " "Pin memout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[9\] " "Pin memout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[8\] " "Pin memout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[7\] " "Pin memout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 466 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[6\] " "Pin memout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[5\] " "Pin memout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[4\] " "Pin memout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[3\] " "Pin memout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[2\] " "Pin memout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[1\] " "Pin memout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memout\[0\] " "Pin memout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { memout[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 3992 4168 -40 "memout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 473 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[15\] " "Pin muxymem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 474 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[14\] " "Pin muxymem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 475 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[13\] " "Pin muxymem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 476 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[12\] " "Pin muxymem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 477 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[11\] " "Pin muxymem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 478 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[10\] " "Pin muxymem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 479 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[9\] " "Pin muxymem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 480 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[8\] " "Pin muxymem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 481 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[7\] " "Pin muxymem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 482 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[6\] " "Pin muxymem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 483 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[5\] " "Pin muxymem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 484 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[4\] " "Pin muxymem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 485 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[3\] " "Pin muxymem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 486 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[2\] " "Pin muxymem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 487 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[1\] " "Pin muxymem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 488 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxymem\[0\] " "Pin muxymem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxymem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 336 4184 4364 352 "muxymem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxymem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 489 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[3\] " "Pin op_code\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 490 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[2\] " "Pin op_code\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 491 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[1\] " "Pin op_code\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 492 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_code\[0\] " "Pin op_code\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { op_code[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 616 744 920 632 "op_code" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_code[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[2\] " "Pin opx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 494 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[1\] " "Pin opx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 495 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[0\] " "Pin opx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { opx[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 664 744 920 680 "opx" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[15\] " "Pin r1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[14\] " "Pin r1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 498 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[13\] " "Pin r1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[12\] " "Pin r1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 500 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[11\] " "Pin r1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 501 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[10\] " "Pin r1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 502 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[9\] " "Pin r1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 503 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[8\] " "Pin r1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 504 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 505 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 506 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 507 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 508 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 510 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 511 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r1[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -104 256 432 -88 "r1" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 512 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[15\] " "Pin r2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 513 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[14\] " "Pin r2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 514 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[13\] " "Pin r2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 515 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[12\] " "Pin r2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[11\] " "Pin r2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 517 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[10\] " "Pin r2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[9\] " "Pin r2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[8\] " "Pin r2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 526 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r2[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -88 256 432 -72 "r2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[15\] " "Pin r3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[14\] " "Pin r3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[13\] " "Pin r3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[12\] " "Pin r3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[11\] " "Pin r3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[10\] " "Pin r3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[9\] " "Pin r3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[8\] " "Pin r3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[7\] " "Pin r3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[6\] " "Pin r3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[5\] " "Pin r3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[4\] " "Pin r3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[3\] " "Pin r3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[2\] " "Pin r3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[1\] " "Pin r3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[0\] " "Pin r3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r3[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -72 256 432 -56 "r3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[15\] " "Pin r4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[14\] " "Pin r4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[13\] " "Pin r4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[12\] " "Pin r4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[11\] " "Pin r4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[10\] " "Pin r4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[9\] " "Pin r4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 551 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[8\] " "Pin r4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[7\] " "Pin r4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[6\] " "Pin r4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 554 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[5\] " "Pin r4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 555 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[4\] " "Pin r4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 556 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[3\] " "Pin r4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 557 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[2\] " "Pin r4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[1\] " "Pin r4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 559 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[0\] " "Pin r4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r4[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -56 256 432 -40 "r4" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[15\] " "Pin r5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[15] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 561 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[14\] " "Pin r5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[14] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 562 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[13\] " "Pin r5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[13] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 563 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[12\] " "Pin r5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[12] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 564 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[11\] " "Pin r5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[11] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 565 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[10\] " "Pin r5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[10] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 566 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[9\] " "Pin r5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[9] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 567 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[8\] " "Pin r5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[8] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 568 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[7\] " "Pin r5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[7] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 569 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[6\] " "Pin r5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[6] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 570 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[5\] " "Pin r5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[5] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 571 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[4\] " "Pin r5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[4] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 572 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[3\] " "Pin r5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[2\] " "Pin r5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[1\] " "Pin r5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[0\] " "Pin r5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { r5[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -40 256 432 -24 "r5" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[3\] " "Pin regD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[2\] " "Pin regD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[1\] " "Pin regD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regD\[0\] " "Pin regD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { regD[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { -336 2584 2760 -320 "regD" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[3\] " "Pin WBreg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[3] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 581 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[2\] " "Pin WBreg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[2] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[1\] " "Pin WBreg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WBreg\[0\] " "Pin WBreg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { WBreg[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 384 4192 4368 400 "WBreg" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WBreg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 584 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect\[1\] " "Pin yselect\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 488 4192 4368 504 "yselect" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 585 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect\[0\] " "Pin yselect\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 488 4192 4368 504 "yselect" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect_mem\[1\] " "Pin yselect_mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect_mem[1] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 360 4176 4365 376 "yselect_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yselect_mem\[0\] " "Pin yselect_mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { yselect_mem[0] } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 360 4176 4365 376 "yselect_mem" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yselect_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1429480070435 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1429480070435 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1429480070747 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1429480070747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1429480070763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1429480070794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_1BIT_SCLR:inst59\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Destination node REG_1BIT_SCLR:inst59\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_1BIT_SCLR:inst59|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1122 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Destination node REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_16BIT_SCLR:inst33|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1160 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Destination node REG_16BIT_SCLR:inst33\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_16BIT_SCLR:inst33|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 1161 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 878 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 879 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 880 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[20\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 881 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 898 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 899 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Destination node REG_24BIT_SCLR_ENBL:inst72\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 900 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1429480070934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1429480070934 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1429480070934 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "processor.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/processor.bdf" { { 24 -80 88 40 "clock" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 594 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429480070934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst37\|inst6  " "Automatically promoted node IO_MemoryInterface:inst37\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429480070934 ""}  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst37|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 610 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429480070934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst37\|inst7  " "Automatically promoted node IO_MemoryInterface:inst37\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429480070934 ""}  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst37|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 609 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429480070934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|y_select\[1\]~0  " "Automatically promoted node control_unit_230:inst8\|y_select\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429480070934 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|y_select[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2294 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429480070934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit_230:inst8\|alu_op\[1\]~2  " "Automatically promoted node control_unit_230:inst8\|alu_op\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1429480070934 ""}  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst8|alu_op[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 0 { 0 ""} 0 2312 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1429480070934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1429480071246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1429480071246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1429480071246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1429480071246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1429480071246 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1429480071262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1429480071262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1429480071262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1429480071418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1429480071418 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1429480071418 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "313 unused 3.3V 0 313 0 " "Number of I/O pins in group: 313 (unused VREF, 3.3V VCCIO, 0 input, 313 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1429480071433 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1429480071433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1429480071433 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 48 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1429480071433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1429480071433 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1429480071433 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429480071761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1429480075227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429480076164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1429480076180 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1429480083543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429480083543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1429480084636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1429480091078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1429480091078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429480094933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1429480094933 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1429480094933 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1429480095011 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "328 " "Found 328 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset 0 " "Pin \"reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_val 0 " "Pin \"n_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_reset 0 " "Pin \"ID_reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deassert 0 " "Pin \"deassert\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[23\] 0 " "Pin \"IR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[22\] 0 " "Pin \"IR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[21\] 0 " "Pin \"IR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[20\] 0 " "Pin \"IR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[19\] 0 " "Pin \"IR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[18\] 0 " "Pin \"IR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[17\] 0 " "Pin \"IR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[16\] 0 " "Pin \"IR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[15\] 0 " "Pin \"IR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[14\] 0 " "Pin \"IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[13\] 0 " "Pin \"IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[12\] 0 " "Pin \"IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[11\] 0 " "Pin \"IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[10\] 0 " "Pin \"IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[9\] 0 " "Pin \"IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flush 0 " "Pin \"flush\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[15\] 0 " "Pin \"PC_instr_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[14\] 0 " "Pin \"PC_instr_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[13\] 0 " "Pin \"PC_instr_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[12\] 0 " "Pin \"PC_instr_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[11\] 0 " "Pin \"PC_instr_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[10\] 0 " "Pin \"PC_instr_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[9\] 0 " "Pin \"PC_instr_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[8\] 0 " "Pin \"PC_instr_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[7\] 0 " "Pin \"PC_instr_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[6\] 0 " "Pin \"PC_instr_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[5\] 0 " "Pin \"PC_instr_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[4\] 0 " "Pin \"PC_instr_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[3\] 0 " "Pin \"PC_instr_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[2\] 0 " "Pin \"PC_instr_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[1\] 0 " "Pin \"PC_instr_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_instr_addr\[0\] 0 " "Pin \"PC_instr_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[15\] 0 " "Pin \"br_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[14\] 0 " "Pin \"br_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[13\] 0 " "Pin \"br_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[12\] 0 " "Pin \"br_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[11\] 0 " "Pin \"br_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[10\] 0 " "Pin \"br_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[9\] 0 " "Pin \"br_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[8\] 0 " "Pin \"br_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[7\] 0 " "Pin \"br_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[6\] 0 " "Pin \"br_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[5\] 0 " "Pin \"br_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[4\] 0 " "Pin \"br_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[3\] 0 " "Pin \"br_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[2\] 0 " "Pin \"br_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[1\] 0 " "Pin \"br_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_addr\[0\] 0 " "Pin \"br_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[15\] 0 " "Pin \"alu_out_mem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[14\] 0 " "Pin \"alu_out_mem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[13\] 0 " "Pin \"alu_out_mem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[12\] 0 " "Pin \"alu_out_mem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[11\] 0 " "Pin \"alu_out_mem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[10\] 0 " "Pin \"alu_out_mem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[9\] 0 " "Pin \"alu_out_mem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[8\] 0 " "Pin \"alu_out_mem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[7\] 0 " "Pin \"alu_out_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[6\] 0 " "Pin \"alu_out_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[5\] 0 " "Pin \"alu_out_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[4\] 0 " "Pin \"alu_out_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[3\] 0 " "Pin \"alu_out_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[2\] 0 " "Pin \"alu_out_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[1\] 0 " "Pin \"alu_out_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out_mem\[0\] 0 " "Pin \"alu_out_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[15\] 0 " "Pin \"mem_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[14\] 0 " "Pin \"mem_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[13\] 0 " "Pin \"mem_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[12\] 0 " "Pin \"mem_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[11\] 0 " "Pin \"mem_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[10\] 0 " "Pin \"mem_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[9\] 0 " "Pin \"mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[8\] 0 " "Pin \"mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[7\] 0 " "Pin \"mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[6\] 0 " "Pin \"mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[5\] 0 " "Pin \"mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[4\] 0 " "Pin \"mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[3\] 0 " "Pin \"mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[2\] 0 " "Pin \"mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[1\] 0 " "Pin \"mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[0\] 0 " "Pin \"mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write_mem 0 " "Pin \"mem_write_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[1\] 0 " "Pin \"forwardB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "forwardB\[0\] 0 " "Pin \"forwardB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[23\] 0 " "Pin \"IRexe\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[22\] 0 " "Pin \"IRexe\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[21\] 0 " "Pin \"IRexe\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[20\] 0 " "Pin \"IRexe\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[19\] 0 " "Pin \"IRexe\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[18\] 0 " "Pin \"IRexe\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[17\] 0 " "Pin \"IRexe\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[16\] 0 " "Pin \"IRexe\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[15\] 0 " "Pin \"IRexe\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[14\] 0 " "Pin \"IRexe\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[13\] 0 " "Pin \"IRexe\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[12\] 0 " "Pin \"IRexe\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[11\] 0 " "Pin \"IRexe\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[10\] 0 " "Pin \"IRexe\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[9\] 0 " "Pin \"IRexe\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[8\] 0 " "Pin \"IRexe\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[7\] 0 " "Pin \"IRexe\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[6\] 0 " "Pin \"IRexe\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[5\] 0 " "Pin \"IRexe\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[4\] 0 " "Pin \"IRexe\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[3\] 0 " "Pin \"IRexe\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[2\] 0 " "Pin \"IRexe\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[1\] 0 " "Pin \"IRexe\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRexe\[0\] 0 " "Pin \"IRexe\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[1\] 0 " "Pin \"pc_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select\[0\] 0 " "Pin \"pc_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_val 0 " "Pin \"z_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag_enable_exe 0 " "Pin \"flag_enable_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_val 0 " "Pin \"v_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_val 0 " "Pin \"c_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "execute 0 " "Pin \"execute\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_out 0 " "Pin \"z_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "br_exe 0 " "Pin \"br_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp_exe 0 " "Pin \"jmp_exe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[3\] 0 " "Pin \"cond\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[2\] 0 " "Pin \"cond\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[1\] 0 " "Pin \"cond\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cond\[0\] 0 " "Pin \"cond\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[23\] 0 " "Pin \"IRmem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[22\] 0 " "Pin \"IRmem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[21\] 0 " "Pin \"IRmem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[20\] 0 " "Pin \"IRmem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[19\] 0 " "Pin \"IRmem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[18\] 0 " "Pin \"IRmem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[17\] 0 " "Pin \"IRmem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[16\] 0 " "Pin \"IRmem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[15\] 0 " "Pin \"IRmem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[14\] 0 " "Pin \"IRmem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[13\] 0 " "Pin \"IRmem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[12\] 0 " "Pin \"IRmem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[11\] 0 " "Pin \"IRmem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[10\] 0 " "Pin \"IRmem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[9\] 0 " "Pin \"IRmem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[8\] 0 " "Pin \"IRmem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[7\] 0 " "Pin \"IRmem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[6\] 0 " "Pin \"IRmem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[5\] 0 " "Pin \"IRmem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[4\] 0 " "Pin \"IRmem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[3\] 0 " "Pin \"IRmem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[2\] 0 " "Pin \"IRmem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[1\] 0 " "Pin \"IRmem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRmem\[0\] 0 " "Pin \"IRmem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[15\] 0 " "Pin \"mem_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[14\] 0 " "Pin \"mem_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[13\] 0 " "Pin \"mem_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[12\] 0 " "Pin \"mem_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[11\] 0 " "Pin \"mem_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[10\] 0 " "Pin \"mem_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[9\] 0 " "Pin \"mem_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[8\] 0 " "Pin \"mem_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[7\] 0 " "Pin \"mem_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[6\] 0 " "Pin \"mem_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[5\] 0 " "Pin \"mem_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[4\] 0 " "Pin \"mem_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[3\] 0 " "Pin \"mem_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[2\] 0 " "Pin \"mem_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[1\] 0 " "Pin \"mem_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[0\] 0 " "Pin \"mem_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[23\] 0 " "Pin \"memout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[22\] 0 " "Pin \"memout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[21\] 0 " "Pin \"memout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[20\] 0 " "Pin \"memout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[19\] 0 " "Pin \"memout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[18\] 0 " "Pin \"memout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[17\] 0 " "Pin \"memout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[16\] 0 " "Pin \"memout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[15\] 0 " "Pin \"memout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[14\] 0 " "Pin \"memout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[13\] 0 " "Pin \"memout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[12\] 0 " "Pin \"memout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[11\] 0 " "Pin \"memout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[10\] 0 " "Pin \"memout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[9\] 0 " "Pin \"memout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[8\] 0 " "Pin \"memout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[7\] 0 " "Pin \"memout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[6\] 0 " "Pin \"memout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[5\] 0 " "Pin \"memout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[4\] 0 " "Pin \"memout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[3\] 0 " "Pin \"memout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[2\] 0 " "Pin \"memout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[1\] 0 " "Pin \"memout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memout\[0\] 0 " "Pin \"memout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[15\] 0 " "Pin \"muxymem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[14\] 0 " "Pin \"muxymem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[13\] 0 " "Pin \"muxymem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[12\] 0 " "Pin \"muxymem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[11\] 0 " "Pin \"muxymem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[10\] 0 " "Pin \"muxymem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[9\] 0 " "Pin \"muxymem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[8\] 0 " "Pin \"muxymem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[7\] 0 " "Pin \"muxymem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[6\] 0 " "Pin \"muxymem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[5\] 0 " "Pin \"muxymem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[4\] 0 " "Pin \"muxymem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[3\] 0 " "Pin \"muxymem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[2\] 0 " "Pin \"muxymem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[1\] 0 " "Pin \"muxymem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxymem\[0\] 0 " "Pin \"muxymem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[3\] 0 " "Pin \"op_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[2\] 0 " "Pin \"op_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[1\] 0 " "Pin \"op_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_code\[0\] 0 " "Pin \"op_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[2\] 0 " "Pin \"opx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[1\] 0 " "Pin \"opx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opx\[0\] 0 " "Pin \"opx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[15\] 0 " "Pin \"r1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[14\] 0 " "Pin \"r1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[13\] 0 " "Pin \"r1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[12\] 0 " "Pin \"r1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[11\] 0 " "Pin \"r1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[10\] 0 " "Pin \"r1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[9\] 0 " "Pin \"r1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[8\] 0 " "Pin \"r1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[7\] 0 " "Pin \"r1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[6\] 0 " "Pin \"r1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[5\] 0 " "Pin \"r1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[4\] 0 " "Pin \"r1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[3\] 0 " "Pin \"r1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[2\] 0 " "Pin \"r1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[1\] 0 " "Pin \"r1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[0\] 0 " "Pin \"r1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[15\] 0 " "Pin \"r2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[14\] 0 " "Pin \"r2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[13\] 0 " "Pin \"r2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[12\] 0 " "Pin \"r2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[11\] 0 " "Pin \"r2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[10\] 0 " "Pin \"r2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[9\] 0 " "Pin \"r2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[8\] 0 " "Pin \"r2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[7\] 0 " "Pin \"r2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[6\] 0 " "Pin \"r2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[5\] 0 " "Pin \"r2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[4\] 0 " "Pin \"r2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[3\] 0 " "Pin \"r2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[2\] 0 " "Pin \"r2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[1\] 0 " "Pin \"r2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[0\] 0 " "Pin \"r2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[15\] 0 " "Pin \"r3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[14\] 0 " "Pin \"r3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[13\] 0 " "Pin \"r3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[12\] 0 " "Pin \"r3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[11\] 0 " "Pin \"r3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[10\] 0 " "Pin \"r3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[9\] 0 " "Pin \"r3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[8\] 0 " "Pin \"r3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[7\] 0 " "Pin \"r3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[6\] 0 " "Pin \"r3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[5\] 0 " "Pin \"r3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[4\] 0 " "Pin \"r3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[3\] 0 " "Pin \"r3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[2\] 0 " "Pin \"r3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[1\] 0 " "Pin \"r3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[0\] 0 " "Pin \"r3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[15\] 0 " "Pin \"r4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[14\] 0 " "Pin \"r4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[13\] 0 " "Pin \"r4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[12\] 0 " "Pin \"r4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[11\] 0 " "Pin \"r4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[10\] 0 " "Pin \"r4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[9\] 0 " "Pin \"r4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[8\] 0 " "Pin \"r4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[7\] 0 " "Pin \"r4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[6\] 0 " "Pin \"r4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[5\] 0 " "Pin \"r4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[4\] 0 " "Pin \"r4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[3\] 0 " "Pin \"r4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[2\] 0 " "Pin \"r4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[1\] 0 " "Pin \"r4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[0\] 0 " "Pin \"r4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[15\] 0 " "Pin \"r5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[14\] 0 " "Pin \"r5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[13\] 0 " "Pin \"r5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[12\] 0 " "Pin \"r5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[11\] 0 " "Pin \"r5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[10\] 0 " "Pin \"r5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[9\] 0 " "Pin \"r5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[8\] 0 " "Pin \"r5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[7\] 0 " "Pin \"r5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[6\] 0 " "Pin \"r5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[5\] 0 " "Pin \"r5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[4\] 0 " "Pin \"r5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[3\] 0 " "Pin \"r5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[2\] 0 " "Pin \"r5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[1\] 0 " "Pin \"r5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[0\] 0 " "Pin \"r5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[3\] 0 " "Pin \"regD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[2\] 0 " "Pin \"regD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[1\] 0 " "Pin \"regD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regD\[0\] 0 " "Pin \"regD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[3\] 0 " "Pin \"WBreg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[2\] 0 " "Pin \"WBreg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[1\] 0 " "Pin \"WBreg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WBreg\[0\] 0 " "Pin \"WBreg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect\[1\] 0 " "Pin \"yselect\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect\[0\] 0 " "Pin \"yselect\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect_mem\[1\] 0 " "Pin \"yselect_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yselect_mem\[0\] 0 " "Pin \"yselect_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1429480095074 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1429480095074 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1429480096197 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1429480096368 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1429480097447 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1429480098159 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1429480098191 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1429480098705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/csce430/project_pipelined/Project.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/csce430/project_pipelined/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1429480099204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429480099986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 16:48:19 2015 " "Processing ended: Sun Apr 19 16:48:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429480099986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429480099986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429480099986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480099986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429480101463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429480101479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 16:48:21 2015 " "Processing started: Sun Apr 19 16:48:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429480101479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429480101479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429480101479 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1429480103943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1429480104037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429480104912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 16:48:24 2015 " "Processing ended: Sun Apr 19 16:48:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429480104912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429480104912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429480104912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480104912 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1429480105551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429480106425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429480106440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 16:48:25 2015 " "Processing started: Sun Apr 19 16:48:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429480106440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429480106440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429480106440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1429480106581 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project " "Ignored assignments for entity \"Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1429480106768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1429480106768 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1429480106768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429480106971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429480107049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1429480107049 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1429480107376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1429480107439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1429480107439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1429480107454 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1429480107454 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1429480107454 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1429480107486 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1429480107517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1429480107595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.961 " "Worst-case setup slack is -12.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.961     -2647.050 clock  " "  -12.961     -2647.050 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261        -9.821 KEY\[0\]  " "   -4.261        -9.821 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480107595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.251 " "Worst-case hold slack is -2.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251       -23.472 clock  " "   -2.251       -23.472 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172        -4.334 KEY\[0\]  " "   -1.172        -4.334 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480107642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.942 " "Worst-case recovery slack is -0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942        -0.942 KEY\[0\]  " "   -0.942        -0.942 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251       -35.311 clock  " "   -0.251       -35.311 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480107642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.108 " "Worst-case removal slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108        -4.372 KEY\[0\]  " "   -1.108        -4.372 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198         0.000 clock  " "    0.198         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480107642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1174.140 clock  " "   -2.000     -1174.140 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 KEY\[0\]  " "   -1.222        -1.222 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480107673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480107673 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1429480108034 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1429480108034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1429480108159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.932 " "Worst-case setup slack is -5.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.932     -1080.374 clock  " "   -5.932     -1080.374 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816        -2.116 KEY\[0\]  " "   -1.816        -2.116 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480108159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.076 " "Worst-case hold slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076       -11.237 clock  " "   -1.076       -11.237 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657        -2.895 KEY\[0\]  " "   -0.657        -2.895 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480108190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.030 " "Worst-case recovery slack is -0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.030 KEY\[0\]  " "   -0.030        -0.030 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 clock  " "    0.327         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480108206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.648 " "Worst-case removal slack is -0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648        -2.549 KEY\[0\]  " "   -0.648        -2.549 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -1.951 clock  " "   -0.077        -1.951 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480108221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1174.140 clock  " "   -2.000     -1174.140 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 KEY\[0\]  " "   -1.222        -1.222 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1429480108221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1429480108221 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1429480108642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1429480108798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1429480108798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429480109022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 16:48:29 2015 " "Processing ended: Sun Apr 19 16:48:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429480109022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429480109022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429480109022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480109022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429480110441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429480110457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 16:48:30 2015 " "Processing started: Sun Apr 19 16:48:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429480110457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429480110457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429480110457 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Project.vho\", \"Project_fast.vho Project_vhd.sdo Project_vhd_fast.sdo C:/Users/David/Documents/GitHub/csce430/project_pipelined/simulation/modelsim/ simulation " "Generated files \"Project.vho\", \"Project_fast.vho\", \"Project_vhd.sdo\" and \"Project_vhd_fast.sdo\" in directory \"C:/Users/David/Documents/GitHub/csce430/project_pipelined/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1429480112378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429480112503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 16:48:32 2015 " "Processing ended: Sun Apr 19 16:48:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429480112503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429480112503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429480112503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480112503 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429480113220 ""}
