<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\impl\gwsynthesis\gowin_empu_m3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\dual_5640.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN Version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 11 21:45:51 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>868.657</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>167.229</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>701.427</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>72.689</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>54.900</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>37.311</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Use Vectorless Estimation</td>
<td>false</td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>652.334</td>
<td>103.970</td>
<td>756.304</td>
</tr>
<tr>
<td>VCCX</td>
<td>2.500</td>
<td>8.323</td>
<td>23.366</td>
<td>79.221</td>
</tr>
<tr>
<td>VCCO15</td>
<td>1.500</td>
<td>5.512</td>
<td>1.845</td>
<td>11.036</td>
</tr>
<tr>
<td>VCCO25</td>
<td>2.500</td>
<td>5.232</td>
<td>0.185</td>
<td>13.543</td>
</tr>
<tr>
<td>VCCO33</td>
<td>3.300</td>
<td>2.103</td>
<td>0.489</td>
<td>8.553</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>11.845</td>
<td>NA</td>
<td>3.439</td>
</tr>
<tr>
<td>IO</td>
<td>71.499
<td>13.687
<td>30.363
</tr>
<tr>
<td>BSRAM</td>
<td>237.661
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>59.159
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DLL</td>
<td>46.080
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>44.100
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>Cortex_M3_DualCam</td>
<td>398.846</td>
<td>398.846(398.846)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/</td>
<td>100.916</td>
<td>100.916(100.916)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/</td>
<td>99.288</td>
<td>99.288(99.286)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/</td>
<td>1.177</td>
<td>1.177(1.177)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/</td>
<td>1.177</td>
<td>1.177(1.170)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb10/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb11/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb12/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb4/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb5/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb6/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb7/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb8/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb9/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb_can/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_ahb_internet/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_cmsdk_ahb_gpio_0/</td>
<td>0.073</td>
<td>0.073(0.073)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/</td>
<td>0.071</td>
<td>0.071(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/</td>
<td>0.069</td>
<td>0.069(0.069)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/</td>
<td>0.069</td>
<td>0.069(0.069)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/</td>
<td>0.005</td>
<td>0.005(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/</td>
<td>0.009</td>
<td>0.009(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/</td>
<td>0.006</td>
<td>0.006(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/</td>
<td>0.005</td>
<td>0.005(0.002)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/</td>
<td>0.647</td>
<td>0.647(0.647)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/</td>
<td>0.584</td>
<td>0.584(0.584)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_timer0/</td>
<td>0.035</td>
<td>0.035(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_timer1/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/</td>
<td>0.067</td>
<td>0.067(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/</td>
<td>0.059</td>
<td>0.059(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_watchdog/</td>
<td>0.044</td>
<td>0.044(0.027)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_watchdog/u_apb_watchdog_frc/</td>
<td>0.027</td>
<td>0.027(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/</td>
<td>0.072</td>
<td>0.072(0.052)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/byte_controller/</td>
<td>0.052</td>
<td>0.052(0.036)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/byte_controller/bit_controller/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/</td>
<td>0.243</td>
<td>0.243(0.243)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcApbif/</td>
<td>0.072</td>
<td>0.072(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcControl/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcInterrupt/</td>
<td>0.026</td>
<td>0.026(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcUpdate/</td>
<td>0.087</td>
<td>0.087(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/</td>
<td>0.063</td>
<td>0.063(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/</td>
<td>0.363</td>
<td>0.363(0.363)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_ahbif_ctrl/</td>
<td>0.080</td>
<td>0.080(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_arbiter/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_ctrl/</td>
<td>0.128</td>
<td>0.128(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/</td>
<td>0.033</td>
<td>0.033(0.032)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/rxf_clr_ack_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/rxf_clr_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/txf_clr_ack_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/txf_clr_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/u_spi_rxfifo/</td>
<td>0.021</td>
<td>0.021(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_reg/</td>
<td>0.073</td>
<td>0.073(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_regif/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/</td>
<td>0.036</td>
<td>0.036(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/spi_clk_in_syn/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/spi_cs_n_syn/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/</td>
<td>0.006</td>
<td>0.006(0.006)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/arb_addr_latched_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/arb_busy_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/arb_mem_req_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/arb_req_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/arb_trans_end_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/mem_intf_idle_clr_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/rxf_overrun_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/slave_cmd_wr_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/slave_rcnt_inc_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/slave_wcnt_inc_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/spi_reset_ack_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/spi_reset_sync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_sync/txf_underrun_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/</td>
<td>98.109</td>
<td>98.109(98.109)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/</td>
<td>6.910</td>
<td>6.910(6.891)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/</td>
<td>5.900</td>
<td>5.900(5.900)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/</td>
<td>0.625</td>
<td>0.625(0.625)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/</td>
<td>0.136</td>
<td>0.136(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dcore/</td>
<td>0.146</td>
<td>0.146(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_icore/</td>
<td>0.062</td>
<td>0.062(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dap/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_dcore/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_input_stage_icore/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_dcode/</td>
<td>0.109</td>
<td>0.109(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_icode/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/</td>
<td>0.098</td>
<td>0.098(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_sys/</td>
<td>0.056</td>
<td>0.056(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/</td>
<td>0.193</td>
<td>0.193(0.193)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/</td>
<td>0.122</td>
<td>0.122(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/</td>
<td>0.070</td>
<td>0.070(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_idle/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_trans_rtn/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/</td>
<td>3.185</td>
<td>3.185(3.185)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/</td>
<td>0.960</td>
<td>0.960(0.960)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/</td>
<td>0.077</td>
<td>0.077(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/</td>
<td>0.883</td>
<td>0.883(0.317)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/u_cm3_dpu_alu_srtdiv/</td>
<td>0.317</td>
<td>0.317(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/</td>
<td>0.274</td>
<td>0.274(0.048)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_32bit_dec/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_etmintf/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/</td>
<td>0.122</td>
<td>0.122(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/</td>
<td>0.368</td>
<td>0.368(0.368)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/</td>
<td>0.358</td>
<td>0.358(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/</td>
<td>0.011</td>
<td>0.011(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/</td>
<td>0.671</td>
<td>0.671(0.671)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/</td>
<td>0.540</td>
<td>0.540(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/</td>
<td>0.130</td>
<td>0.130(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/</td>
<td>0.605</td>
<td>0.605(0.158)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/u_cm3_dpu_regfile/</td>
<td>0.158</td>
<td>0.158(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/</td>
<td>0.131</td>
<td>0.131(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/</td>
<td>0.425</td>
<td>0.425(0.425)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_comp0/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_comp1/</td>
<td>0.137</td>
<td>0.137(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_comp2/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_comp3/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/</td>
<td>0.061</td>
<td>0.061(0.005)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/u_dwt_state_data/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/u_dwt_state_events/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/u_dwt_state_int_trace/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/u_dwt_state_pc_periodic/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_packet_gen/u_dwt_state_pc_sample/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/</td>
<td>0.089</td>
<td>0.089(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/</td>
<td>0.084</td>
<td>0.084(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/</td>
<td>0.176</td>
<td>0.176(0.176)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_arb/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/</td>
<td>0.013</td>
<td>0.013(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/</td>
<td>0.106</td>
<td>0.106(0.035)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_1/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_2/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_4/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/</td>
<td>0.029</td>
<td>0.029(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/</td>
<td>0.026</td>
<td>0.026(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/</td>
<td>0.476</td>
<td>0.476(0.476)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/</td>
<td>0.476</td>
<td>0.476(0.476)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/</td>
<td>0.055</td>
<td>0.055(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/</td>
<td>0.009</td>
<td>0.009(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/</td>
<td>0.357</td>
<td>0.357(0.222)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/</td>
<td>0.048</td>
<td>0.048(0.041)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_icomp/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_2/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/</td>
<td>0.049</td>
<td>0.049(0.042)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/u_cm3_mpu_dcomp/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/u_cm3_mpu_icomp/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/</td>
<td>0.047</td>
<td>0.047(0.040)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_dcomp/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/u_cm3_mpu_icomp/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/</td>
<td>0.048</td>
<td>0.048(0.041)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_icomp/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/</td>
<td>0.726</td>
<td>0.726(0.726)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/</td>
<td>0.561</td>
<td>0.561(0.426)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/</td>
<td>0.278</td>
<td>0.278(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_pend_tree/</td>
<td>0.149</td>
<td>0.149(0.149)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_pend_tree/u_cell__63_to___0/</td>
<td>0.149</td>
<td>0.149(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/</td>
<td>0.160</td>
<td>0.160(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/</td>
<td>0.919</td>
<td>0.919(0.919)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/</td>
<td>0.192</td>
<td>0.192(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/</td>
<td>0.231</td>
<td>0.231(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/</td>
<td>0.405</td>
<td>0.405(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/</td>
<td>0.003</td>
<td>0.003(0.003)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/</td>
<td>0.046</td>
<td>0.046(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_rom_table/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_sync_dappwrup/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_sync_dbgen/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_sync_hclken/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/</td>
<td>0.069</td>
<td>0.069(0.069)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/</td>
<td>0.011</td>
<td>0.011(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_read_pointer1_gray0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_read_pointer1_gray1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_read_pointer1_gray2/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_sync_ack_async/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_trace_out_idle/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_fifo1/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_baud_div_reset/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_sync_valid_async/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray2/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_ahb_s_mux/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_ahb_s_mux/u_ahb_decoder/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_ahb_s_mux/u_ahb_mux/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_ahb_to_ram/</td>
<td>0.028</td>
<td>0.028(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_ahb_to_rom/</td>
<td>0.030</td>
<td>0.030(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_dtcm/</td>
<td>7.027</td>
<td>7.027(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/u_itcm/</td>
<td>84.097</td>
<td>84.097(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/ucm3_code_mux/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/Cortex_M3/u_Gowin_rPLL/</td>
<td>1.628</td>
<td>1.628(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/</td>
<td>297.930</td>
<td>297.930(297.928)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/</td>
<td>157.229</td>
<td>157.229(157.229)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/</td>
<td>157.229</td>
<td>157.229(157.229)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/</td>
<td>156.467</td>
<td>156.467(110.197)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/ddr3_sync/</td>
<td>0.045</td>
<td>0.045(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/</td>
<td>0.302</td>
<td>0.302(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/</td>
<td>109.850</td>
<td>109.850(109.846)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/</td>
<td>87.577</td>
<td>87.577(87.573)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/</td>
<td>22.052</td>
<td>22.052(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_in_fifo/</td>
<td>32.760</td>
<td>32.760(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_out_fifo/</td>
<td>32.760</td>
<td>32.760(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/</td>
<td>22.055</td>
<td>22.055(22.050)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/</td>
<td>22.050</td>
<td>22.050(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/</td>
<td>0.109</td>
<td>0.109(0.077)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_cmd_fifo/</td>
<td>0.077</td>
<td>0.077(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_fifo_ctrl/</td>
<td>0.105</td>
<td>0.105(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/</td>
<td>0.762</td>
<td>0.762(0.632)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.160</td>
<td>0.160(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gw_rd_data0/</td>
<td>0.097</td>
<td>0.097(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>0.137</td>
<td>0.137(0.136)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>0.136</td>
<td>0.136(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.178</td>
<td>0.178(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DDR3_MIG/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DVI_TX/</td>
<td>0.365</td>
<td>0.365(0.365)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DVI_TX/rgb2dvi_inst/</td>
<td>0.365</td>
<td>0.365(0.365)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_b/</td>
<td>0.121</td>
<td>0.121(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_g/</td>
<td>0.123</td>
<td>0.123(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/DVI_TX/rgb2dvi_inst/TMDS8b10b_inst_r/</td>
<td>0.121</td>
<td>0.121(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/</td>
<td>78.944</td>
<td>78.944(78.944)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/</td>
<td>78.944</td>
<td>78.944(78.944)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/</td>
<td>78.797</td>
<td>78.797(78.797)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/</td>
<td>33.051</td>
<td>33.051(32.990)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/</td>
<td>32.955</td>
<td>32.955(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/</td>
<td>0.035</td>
<td>0.035(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/</td>
<td>45.736</td>
<td>45.736(45.683)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/</td>
<td>45.621</td>
<td>45.621(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/</td>
<td>0.062</td>
<td>0.062(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/</td>
<td>0.147</td>
<td>0.147(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/pll_ddr3/</td>
<td>20.920</td>
<td>20.920(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/syn_gen_inst/</td>
<td>0.043</td>
<td>0.043(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u0_ov5640_dri/</td>
<td>1.752</td>
<td>1.752(1.752)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u0_ov5640_dri/u_cmos_capture_data/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u0_ov5640_dri/u_i2c_cfg/</td>
<td>1.617</td>
<td>1.617(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u0_ov5640_dri/u_i2c_dr/</td>
<td>0.121</td>
<td>0.121(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u1_ov5640_dri/</td>
<td>1.760</td>
<td>1.760(1.760)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u1_ov5640_dri/u_cmos_capture_data/</td>
<td>0.013</td>
<td>0.013(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u1_ov5640_dri/u_i2c_cfg/</td>
<td>1.617</td>
<td>1.617(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u1_ov5640_dri/u_i2c_dr/</td>
<td>0.131</td>
<td>0.131(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u_cmos_add/</td>
<td>0.305</td>
<td>0.305(0.300)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u_cmos_add/u_fifo_pong/</td>
<td>0.300</td>
<td>0.300(0.300)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u_cmos_add/u_fifo_pong/fifo_inst/</td>
<td>0.300</td>
<td>0.300(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u_cmos_rpll/</td>
<td>10.460</td>
<td>10.460(0.000)</td>
<tr>
<td>Cortex_M3_DualCam/i7/u_tmds_pll/</td>
<td>26.151</td>
<td>26.151(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.000</td>
<td>131.447</td>
</tr>
<tr>
<td>SWCLK</td>
<td>100.000</td>
<td>30.778</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_6</td>
<td>100.000</td>
<td>19.277</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>100.000</td>
<td>11.503</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000</td>
<td>145.757</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.333</td>
<td>1.484</td>
</tr>
<tr>
<td>i7/u0_ov5640_dri/dri_clk_2</td>
<td>100.000</td>
<td>22.331</td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000</td>
<td>17.581</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>100.000</td>
<td>56.913</td>
</tr>
<tr>
<td>i7/u1_ov5640_dri/dri_clk_2</td>
<td>100.000</td>
<td>22.340</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>100.000</td>
<td>14.229</td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>100.000</td>
<td>11.483</td>
</tr>
<tr>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000</td>
<td>31.054</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>44.100</td>
</tr>
<tr>
<td>sys_clk</td>
<td>50.000</td>
<td>69.878</td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/ddr_rst</td>
<td>100.000</td>
<td>11.480</td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.000</td>
<td>46.080</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
