

================================================================
== Vivado HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Fri May 17 16:36:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        DFT_HLS
* Solution:       solution2
* Product family: aartix7
* Target device:  xa7a100tcsg324-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.573|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   50|   42|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) nounwind"   --->   Operation 25 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %t_in_read to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:249]   --->   Operation 26 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:249]   --->   Operation 27 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:249]   --->   Operation 28 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:249]   --->   Operation 29 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.81ns)   --->   "%closepath = icmp ult i11 %loc_V, 1022" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:476->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 30 'icmp' 'closepath' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.12ns)   --->   "%expv_op = add i11 -947, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:421->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 31 'add' 'expv_op' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.37ns)   --->   "%addr_V = select i1 %closepath, i11 74, i11 %expv_op" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:421->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 32 'select' 'addr_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %addr_V, i32 7, i32 10)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 33 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2_i_i = zext i4 %p_Result_i_i to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 34 'zext' 'tmp_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_1 = getelementptr [10 x i256]* @ref_4oPi_table_256_V, i64 0, i64 %tmp_2_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 35 'getelementptr' 'ref_4oPi_table_256_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 36 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i11 %addr_V to i7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:423->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 37 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.69>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 38 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4_i_i = zext i7 %tmp_13 to i256" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:423->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 39 'zext' 'tmp_4_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (4.43ns)   --->   "%r_V_4 = shl i256 %table_256_V, %tmp_4_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:423->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 40 'shl' 'r_V_4' <Predicate = true> <Delay = 4.43> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_V = call i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %r_V_4, i32 86, i32 255) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:423->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 41 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 42 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V = zext i170 %ret_V to i223" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 43 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i53 %p_Result_20 to i223" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 44 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [5/5] (6.89ns)   --->   "%r_V_5 = mul i223 %lhs_V, %rhs_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 45 'mul' 'r_V_5' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "%tmp_7 = icmp eq i52 %loc_V_1, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:297]   --->   Operation 46 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 47 [4/5] (6.89ns)   --->   "%r_V_5 = mul i223 %lhs_V, %rhs_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 47 'mul' 'r_V_5' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 48 [3/5] (6.89ns)   --->   "%r_V_5 = mul i223 %lhs_V, %rhs_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 48 'mul' 'r_V_5' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.89>
ST_6 : Operation 49 [2/5] (6.89ns)   --->   "%r_V_5 = mul i223 %lhs_V, %rhs_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 49 'mul' 'r_V_5' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.89>
ST_7 : Operation 50 [1/5] (6.89ns)   --->   "%r_V_5 = mul i223 %lhs_V, %rhs_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 50 'mul' 'r_V_5' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i124 @_ssdm_op_PartSelect.i124.i223.i32.i32(i223 %r_V_5, i32 43, i32 166)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:508->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 51 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14_i = call i3 @_ssdm_op_PartSelect.i3.i223.i32.i32(i223 %r_V_5, i32 167, i32 169) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:512->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 52 'partselect' 'tmp_14_i' <Predicate = (!closepath)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.64>
ST_8 : Operation 53 [1/1] (1.37ns)   --->   "%p_Val2_29 = select i1 %closepath, i3 0, i3 %tmp_14_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:8->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 53 'select' 'p_Val2_29' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i3 %p_Val2_29 to i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 54 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (5.27ns)   --->   "%p_Val2_i = sub i124 0, %p_Val2_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:517->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 55 'sub' 'p_Val2_i' <Predicate = true> <Delay = 5.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (1.37ns)   --->   "%p_Val2_11 = select i1 %tmp_14, i124 %p_Val2_i, i124 %p_Val2_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 56 'select' 'p_Val2_11' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_i2_i = call i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %p_Val2_11, i32 63, i32 123) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:100->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 57 'partselect' 'p_Result_i2_i' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.42>
ST_9 : Operation 58 [1/1] (2.12ns)   --->   "%tmp_i = add i11 -1021, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 58 'add' 'tmp_i' <Predicate = (closepath)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i = select i1 %closepath, i11 %tmp_i, i11 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:476->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 59 'select' 'storemerge_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_21 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %p_Result_i2_i, i1 true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 60 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_22 = call i62 @llvm.part.select.i62(i62 %p_Result_21, i32 61, i32 0) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 61 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_23 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 -1, i62 %p_Result_22) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 62 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (4.04ns)   --->   "%tmp_i3_i = call i64 @llvm.cttz.i64(i64 %p_Result_23, i1 true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 63 'cttz' 'tmp_i3_i' <Predicate = true> <Delay = 4.04> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i64 %tmp_i3_i to i6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 64 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15_i = zext i6 %Mx_zeros_V to i124" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 65 'zext' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (4.38ns)   --->   "%p_Val2_13 = shl i124 %p_Val2_11, %tmp_15_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 66 'shl' 'p_Val2_13' <Predicate = true> <Delay = 4.38> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%Mx_V = call i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %p_Val2_13, i32 61, i32 123)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 67 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_18_i = zext i6 %Mx_zeros_V to i11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:530->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 68 'zext' 'tmp_18_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (2.12ns) (out node of the LUT)   --->   "%Ex_V = sub i11 %storemerge_i, %tmp_18_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:530->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 69 'sub' 'Ex_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %Ex_V, i32 10)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 70 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.81ns)   --->   "%tmp_6 = icmp eq i11 %loc_V, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:297]   --->   Operation 71 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (1.81ns)   --->   "%tmp_8 = icmp eq i11 %loc_V, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308]   --->   Operation 72 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.77>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%sh_cast = sext i11 %Ex_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 73 'sext' 'sh_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (2.12ns)   --->   "%tmp_20_i = sub i12 0, %sh_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 74 'sub' 'tmp_20_i' <Predicate = (isNeg)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (1.37ns)   --->   "%sh_assign = select i1 %isNeg, i12 %tmp_20_i, i12 %sh_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 75 'select' 'sh_assign' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%sh_assign_2_cast = sext i12 %sh_assign to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 76 'sext' 'sh_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_21_i = zext i32 %sh_assign_2_cast to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 77 'zext' 'tmp_21_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_22_i = lshr i63 %Mx_V, %tmp_21_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 78 'lshr' 'tmp_22_i' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%tmp_23_i = shl i63 %Mx_V, %tmp_21_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 79 'shl' 'tmp_23_i' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (4.27ns) (out node of the LUT)   --->   "%p_Val2_14 = select i1 %isNeg, i63 %tmp_22_i, i63 %tmp_23_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265]   --->   Operation 80 'select' 'p_Val2_14' <Predicate = true> <Delay = 4.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %p_Val2_14, i32 56, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:21->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 81 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_15 = trunc i63 %p_Val2_14 to i56" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:22->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 82 'trunc' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i1 = call i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %p_Val2_14, i32 7, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:23->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 83 'partselect' 'tmp_i1' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.57>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) nounwind"   --->   Operation 84 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (2.27ns)   --->   "%tmp = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_29) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:8->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 85 'mux' 'tmp' <Predicate = true> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%OP1_V = zext i49 %tmp_i1 to i98" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 86 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (8.57ns)   --->   "%p_Val2_16 = mul i98 %OP1_V, %OP1_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 87 'mul' 'p_Val2_16' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.94ns)   --->   "%not_do_cos_i = xor i1 %do_cos_read, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:28->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 88 'xor' 'not_do_cos_i' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.94ns)   --->   "%sin_basis = xor i1 %tmp, %not_do_cos_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:28->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 89 'xor' 'sin_basis' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_24 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:29->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 90 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_30_i = zext i8 %p_Result_24 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 91 'zext' 'tmp_30_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%fourth_order_double_9 = getelementptr [256 x i52]* @fourth_order_double_5, i64 0, i64 %tmp_30_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 92 'getelementptr' 'fourth_order_double_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (3.25ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 93 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%fourth_order_double_11 = getelementptr [256 x i44]* @fourth_order_double_6, i64 0, i64 %tmp_30_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 94 'getelementptr' 'fourth_order_double_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [2/2] (3.25ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 95 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 8.57>
ST_12 : Operation 96 [1/2] (8.57ns)   --->   "%p_Val2_16 = mul i98 %OP1_V, %OP1_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 96 'mul' 'p_Val2_16' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_25_i = call i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %p_Val2_16, i32 49, i32 97)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 97 'partselect' 'tmp_25_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/2] (3.25ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 98 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_12 : Operation 99 [1/2] (3.25ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 99 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 8.57>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%OP2_V = zext i49 %tmp_25_i to i98" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 100 'zext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (8.57ns)   --->   "%p_Val2_17 = mul i98 %OP2_V, %OP1_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 101 'mul' 'p_Val2_17' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [2/2] (8.57ns)   --->   "%p_Val2_18 = mul i98 %OP2_V, %OP2_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 102 'mul' 'p_Val2_18' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%fourth_order_double_8 = getelementptr [256 x i59]* @fourth_order_double_4, i64 0, i64 %tmp_30_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 103 'getelementptr' 'fourth_order_double_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i59* %fourth_order_double_8, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 104 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i56 %p_Val2_15 to i108" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 105 'zext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i52 %fourth_order_double_10 to i108" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 106 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (8.57ns)   --->   "%p_Val2_1 = mul i108 %OP1_V_2, %OP2_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 107 'mul' 'p_Val2_1' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%OP1_V_3 = zext i49 %tmp_25_i to i93" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 108 'zext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i44 %fourth_order_double_12 to i93" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 109 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (8.57ns)   --->   "%p_Val2_2 = mul i93 %OP1_V_3, %OP2_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 110 'mul' 'p_Val2_2' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%fourth_order_double_13 = getelementptr [256 x i33]* @fourth_order_double_7, i64 0, i64 %tmp_30_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 111 'getelementptr' 'fourth_order_double_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [2/2] (3.25ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 112 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%fourth_order_double_15 = getelementptr [256 x i25]* @fourth_order_double_s, i64 0, i64 %tmp_30_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 113 'getelementptr' 'fourth_order_double_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (3.25ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 114 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 14 <SV = 13> <Delay = 8.57>
ST_14 : Operation 115 [1/2] (8.57ns)   --->   "%p_Val2_17 = mul i98 %OP2_V, %OP1_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 115 'mul' 'p_Val2_17' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_27_i = call i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %p_Val2_17, i32 56, i32 97)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 116 'partselect' 'tmp_27_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/2] (8.57ns)   --->   "%p_Val2_18 = mul i98 %OP2_V, %OP2_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 117 'mul' 'p_Val2_18' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_29_i = call i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %p_Val2_18, i32 63, i32 97)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 118 'partselect' 'tmp_29_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i59* %fourth_order_double_8, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 119 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_14 : Operation 120 [1/2] (8.57ns)   --->   "%p_Val2_1 = mul i108 %OP1_V_2, %OP2_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 120 'mul' 'p_Val2_1' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12_i = call i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %p_Val2_1, i32 52, i32 107)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 121 'partselect' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/2] (8.57ns)   --->   "%p_Val2_2 = mul i93 %OP1_V_3, %OP2_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 122 'mul' 'p_Val2_2' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_14_i1 = call i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %p_Val2_2, i32 45, i32 92)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 123 'partselect' 'tmp_14_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/2] (3.25ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 124 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_14 : Operation 125 [1/2] (3.25ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 125 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 8.46>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_20 = call i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %p_Val2_19, i4 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 126 'bitconcatenate' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i42 %tmp_27_i to i75" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 127 'zext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = zext i33 %fourth_order_double_14 to i75" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 128 'zext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [2/2] (6.86ns)   --->   "%p_Val2_3 = mul i75 %OP1_V_4_cast, %OP2_V_3_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 129 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.86> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = zext i35 %tmp_29_i to i60" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 130 'zext' 'OP1_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = zext i25 %fourth_order_double_16 to i60" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 131 'zext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (8.46ns)   --->   "%p_Val2_4 = mul i60 %OP1_V_5_cast, %OP2_V_4_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 132 'mul' 'p_Val2_4' <Predicate = true> <Delay = 8.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %p_Val2_4, i32 31, i32 59)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 133 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_32_i = sext i63 %p_Val2_20 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 134 'sext' 'tmp_32_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_33_i = sext i56 %tmp_12_i to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 135 'sext' 'tmp_33_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_21 = add nsw i64 %tmp_32_i, %tmp_33_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 136 'add' 'p_Val2_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_35_i_cast = sext i48 %tmp_14_i1 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 137 'sext' 'tmp_35_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%p_Val2_22 = add i64 %p_Val2_21, %tmp_35_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 138 'add' 'p_Val2_22' <Predicate = true> <Delay = 5.44> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.86>
ST_16 : Operation 139 [1/2] (6.86ns)   --->   "%p_Val2_3 = mul i75 %OP1_V_4_cast, %OP2_V_3_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 139 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.86> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %p_Val2_3, i32 38, i32 74)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 140 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.44>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%tmp_s = xor i1 %tmp, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 141 'xor' 'tmp_s' <Predicate = (do_cos_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (1.37ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %tmp_s, i1 %tmp" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 142 'select' 'cos_basis' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_37_i_cast = zext i37 %tmp_1 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 143 'zext' 'tmp_37_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_23 = add i64 %p_Val2_22, %tmp_37_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 144 'add' 'p_Val2_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_39_i_cast = zext i29 %tmp_2 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 145 'zext' 'tmp_39_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%r_V_3 = add i64 %p_Val2_23, %tmp_39_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 146 'add' 'r_V_3' <Predicate = true> <Delay = 5.44> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 8.26>
ST_18 : Operation 147 [1/1] (1.37ns)   --->   "%Mx_V_read_assign = select i1 %cos_basis, i63 -1, i63 %Mx_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:269]   --->   Operation 147 'select' 'Mx_V_read_assign' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = zext i63 %Mx_V_read_assign to i126" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 148 'zext' 'OP1_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i64 %r_V_3 to i126" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 149 'sext' 'OP2_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [5/5] (6.89ns)   --->   "%p_Val2_24 = mul i126 %OP2_V_5_cast, %OP1_V_6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 150 'mul' 'p_Val2_24' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.89>
ST_19 : Operation 151 [4/5] (6.89ns)   --->   "%p_Val2_24 = mul i126 %OP2_V_5_cast, %OP1_V_6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 151 'mul' 'p_Val2_24' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.89>
ST_20 : Operation 152 [3/5] (6.89ns)   --->   "%p_Val2_24 = mul i126 %OP2_V_5_cast, %OP1_V_6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 152 'mul' 'p_Val2_24' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.89>
ST_21 : Operation 153 [2/5] (6.89ns)   --->   "%p_Val2_24 = mul i126 %OP2_V_5_cast, %OP1_V_6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 153 'mul' 'p_Val2_24' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.89>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_Ex_V_ret = select i1 %cos_basis, i11 0, i11 %Ex_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:269]   --->   Operation 154 'select' 'p_Ex_V_ret' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 155 [1/5] (6.89ns)   --->   "%p_Val2_24 = mul i126 %OP2_V_5_cast, %OP1_V_6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 155 'mul' 'p_Val2_24' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%result_V = call i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %p_Val2_24, i32 63, i32 125)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 156 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%rhs_V = sext i11 %p_Ex_V_ret to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 157 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (2.12ns) (out node of the LUT)   --->   "%r_V = sub i12 0, %rhs_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 158 'sub' 'r_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [2/2] (0.00ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %r_V) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 159 'call' 'resultf' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 160 [1/2] (7.14ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %r_V) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278]   --->   Operation 160 'call' 'resultf' <Predicate = true> <Delay = 7.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.43>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i59]* @fourth_order_double_4, [1 x i8]* @p_str2526, [14 x i8]* @p_str2527, [1 x i8]* @p_str2526, i32 -1, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:15->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i52]* @fourth_order_double_5, [1 x i8]* @p_str2526, [14 x i8]* @p_str2527, [1 x i8]* @p_str2526, i32 -1, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:16->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 162 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i44]* @fourth_order_double_6, [1 x i8]* @p_str2526, [14 x i8]* @p_str2527, [1 x i8]* @p_str2526, i32 -1, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 163 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i33]* @fourth_order_double_7, [1 x i8]* @p_str2526, [14 x i8]* @p_str2527, [1 x i8]* @p_str2526, i32 -1, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:18->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i25]* @fourth_order_double_s, [1 x i8]* @p_str2526, [14 x i8]* @p_str2527, [1 x i8]* @p_str2526, i32 -1, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526, [1 x i8]* @p_str2526) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:19->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276]   --->   Operation 165 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%p_Val2_25 = bitcast double %resultf to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:285]   --->   Operation 166 'bitcast' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_25, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:285]   --->   Operation 167 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_25, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:285]   --->   Operation 168 'partselect' 'loc_V_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%loc_V_3 = trunc i64 %p_Val2_25 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:285]   --->   Operation 169 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_26 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_19, i3 %p_Val2_29)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:292]   --->   Operation 170 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%tmp_3 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_26) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:292]   --->   Operation 171 'mux' 'tmp_3' <Predicate = (cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%tmp_4 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_26) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:292]   --->   Operation 172 'mux' 'tmp_4' <Predicate = (!cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%tmp_5 = select i1 %cos_basis, i1 %tmp_3, i1 %tmp_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:293]   --->   Operation 173 'select' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.94ns)   --->   "%or_cond = and i1 %tmp_6, %tmp_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:297]   --->   Operation 174 'and' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_41)   --->   "%p_Result_s = and i1 %p_Result_19, %not_do_cos_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:304]   --->   Operation 175 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%p_cast_cast = select i1 %do_cos_read, i11 1023, i11 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:304]   --->   Operation 176 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%not_tmp_s = xor i1 %tmp_8, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308]   --->   Operation 177 'xor' 'not_tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_39)   --->   "%tmp_9 = or i1 %tmp_8, %tmp_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308]   --->   Operation 178 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (2.06ns) (out node of the LUT)   --->   "%p_Result_s_39 = select i1 %tmp_9, i1 %not_tmp_s, i1 %p_Result_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308]   --->   Operation 179 'select' 'p_Result_s_39' <Predicate = true> <Delay = 2.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%p_Result_s_40 = select i1 %tmp_8, i11 -1, i11 %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308]   --->   Operation 180 'select' 'p_Result_s_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Result_s_41 = select i1 %or_cond, i1 %p_Result_s, i1 %p_Result_s_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:456->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 181 'select' 'p_Result_s_41' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (1.37ns) (out node of the LUT)   --->   "%ret_V_6 = select i1 %or_cond, i11 %p_cast_cast, i11 %p_Result_s_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:457->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 182 'select' 'ret_V_6' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%not_or_cond_demorgan = and i1 %tmp_6, %tmp_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 183 'and' 'not_or_cond_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%not_or_cond = xor i1 %not_or_cond_demorgan, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 184 'xor' 'not_or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%p_Result_1_cast = select i1 %not_or_cond, i52 -1, i52 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 185 'select' 'p_Result_1_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp_10 = or i1 %or_cond, %tmp_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 186 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (1.37ns) (out node of the LUT)   --->   "%ret_V_7 = select i1 %tmp_10, i52 %p_Result_1_cast, i52 %loc_V_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 187 'select' 'ret_V_7' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_27 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Result_s_41, i11 %ret_V_6, i52 %ret_V_7) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 188 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%ret_i_i = bitcast i64 %p_Result_27 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 189 'bitcast' 'ret_i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "ret double %ret_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313]   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.75ns
The critical path consists of the following:
	wire read on port 't_in' [10]  (0 ns)
	'add' operation ('expv_op', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:421->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [19]  (2.13 ns)
	'select' operation ('addr.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:421->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [20]  (1.37 ns)
	'getelementptr' operation ('ref_4oPi_table_256_V_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [23]  (0 ns)
	'load' operation ('table_256.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) on array 'ref_4oPi_table_256_V' [24]  (3.26 ns)

 <State 2>: 7.69ns
The critical path consists of the following:
	'load' operation ('table_256.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:422->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) on array 'ref_4oPi_table_256_V' [24]  (3.26 ns)
	'shl' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:423->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [27]  (4.43 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [31]  (6.89 ns)

 <State 4>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [31]  (6.89 ns)

 <State 5>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [31]  (6.89 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [31]  (6.89 ns)

 <State 7>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:493->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [31]  (6.89 ns)

 <State 8>: 6.65ns
The critical path consists of the following:
	'sub' operation ('p_Val2_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:517->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [36]  (5.28 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [37]  (1.37 ns)

 <State 9>: 8.43ns
The critical path consists of the following:
	'cttz' operation ('tmp_i3_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [42]  (4.04 ns)
	'shl' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [45]  (4.39 ns)

 <State 10>: 7.78ns
The critical path consists of the following:
	'sub' operation ('tmp_20_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [51]  (2.13 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [52]  (1.37 ns)
	'lshr' operation ('tmp_22_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [55]  (0 ns)
	'select' operation ('ssdm_int<63 + 1024 * 0, false>.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:265) [57]  (4.28 ns)

 <State 11>: 8.57ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [72]  (8.57 ns)

 <State 12>: 8.57ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [72]  (8.57 ns)

 <State 13>: 8.57ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [75]  (8.57 ns)

 <State 14>: 8.57ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [75]  (8.57 ns)

 <State 15>: 8.46ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [108]  (8.46 ns)

 <State 16>: 6.86ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [102]  (6.86 ns)

 <State 17>: 5.44ns
The critical path consists of the following:
	'add' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [116]  (0 ns)
	'add' operation ('r.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [118]  (5.44 ns)

 <State 18>: 8.26ns
The critical path consists of the following:
	'select' operation ('Mx.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:269) [62]  (1.37 ns)
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [121]  (6.89 ns)

 <State 19>: 6.89ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [121]  (6.89 ns)

 <State 20>: 6.89ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [121]  (6.89 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [121]  (6.89 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:276) [121]  (6.89 ns)

 <State 23>: 7.14ns
The critical path consists of the following:
	'call' operation ('resultf', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278) to 'scaled_fixed2ieee' [125]  (7.14 ns)

 <State 24>: 3.43ns
The critical path consists of the following:
	'select' operation ('p_Result_s_39', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:308) [142]  (2.06 ns)
	'select' operation ('fp_struct<double>.sign.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:456->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:313) [144]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
