NDContentPage.OnToolTipsLoaded({1561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1561\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_component</div></div></div><div class=\"TTSummary\">The uvm_component class is the root base class for UVM components. In addition to the features inherited from uvm_object and uvm_report_object, uvm_component provides the following interfaces:</div></div>",1732:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1732\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_topdown_phase</div></div></div><div class=\"TTSummary\">Virtual base class for function phases that operate top-down.&nbsp; The pure virtual function execute() is called for each component.</div></div>",1737:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1737\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_domain</div></div></div><div class=\"TTSummary\">Phasing schedule node representing an independent branch of the schedule.&nbsp; Handle used to assign domains to components or hierarchies in the testbench</div></div>",1746:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">The common phases are the set of function and task phases that all uvm_components execute together.&nbsp; All uvm_components are always synchronized with respect to the common phases.</div></div>",1756:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1756\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_phase</div></div></div><div class=\"TTSummary\">This base class defines everything about a phase: behavior, state, and context.</div></div>",1864:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">The run-time schedule is the pre-defined phase schedule which runs concurrently to the uvm_run_phase global run phase.&nbsp; By default, all uvm_components using the run-time schedule are synchronized with respect to the pre-defined phases in the schedule.&nbsp; It is possible for components to belong to different domains in which case their schedules can be unsynchronized.</div></div>",1880:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1880\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_task_phase</div></div></div><div class=\"TTSummary\">Base class for all task phases.&nbsp; It forks a call to uvm_phase::exec_task() for each component in the hierarchy.</div></div>",1904:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1904\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_bottomup_phase</div></div></div><div class=\"TTSummary\">Virtual base class for function phases that operate bottom-up.&nbsp; The pure virtual function execute() is called for each component.&nbsp; This is the default traversal so is included only for naming.</div></div>",1909:"<div class=\"NDToolTip TSection LTextFile\"><div class=\"TTSummary\">To define your own custom phase, use the following pattern.</div></div>"});