Krishna P. Belkhale , Alexander J. Suess, Timing analysis with known false sub graphs, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.736-740, November 05-09, 1995, San Jose, California, United States
Jin-fuw Lee , Donald T. Tang , C. K. Wong, A timing analysis algorithm for circuits with level-sensitive latches, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.743-748, November 06-10, 1994, San Jose, California, United States
Karem A. Sakallah , Trevor N. Mudge , Oyekunle A. Olukotun, Analysis and design of latch-controlled synchronous digital circuits, Proceedings of the 27th ACM/IEEE conference on Design automation, p.111-117, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123237]
SAKALLAH, K., MUDGE, T., AND OLUKOTUN, O. 1990b. Check tc and min tc: Timing verification and optimal clocking of synchronous digital circuit. In Proceedings of IEEE/ACM ICCAD (Nov.), 552-555.
T. G. Szymanski, Computing optimal clock schedules, Proceedings of the 29th ACM/IEEE conference on Design automation, p.399-404, June 08-12, 1992, Anaheim, California, United States
T. G. Szymanski , N. Shenoy, Verifying clock schedules, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.124-131, December 1992, Santa Clara, California, United States
