<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov  3 14:16:39 2025" VIVADOVERSION="2025.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_dsp" PACKAGE="fgg484" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="2" NAME="num_select_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_num_select_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="num_select"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="op_sw_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_op_sw_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="op_sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_sw_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_sw_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="reset_sw_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sda_in_0" SIGIS="undef" SIGNAME="External_Ports_sda_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sda_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_out_0" SIGIS="undef" SIGNAME="alu_top_wrapper_0_sda_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sda_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_out_en_0" SIGIS="undef" SIGNAME="alu_top_wrapper_0_sda_out_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sda_out_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg_scl_o_0" SIGIS="undef" SIGNAME="alu_top_wrapper_0_seg_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="seg_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sw1_down_0" SIGIS="undef" SIGNAME="External_Ports_sw1_down_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sw1_down"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sw1_up_0" SIGIS="undef" SIGNAME="External_Ports_sw1_up_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sw1_up"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sw2_down_0" SIGIS="undef" SIGNAME="External_Ports_sw2_down_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sw2_down"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sw2_up_0" SIGIS="undef" SIGNAME="External_Ports_sw2_up_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sw2_up"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk_200_n_0" SIGIS="undef" SIGNAME="External_Ports_sys_clk_200_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sys_clk_200_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk_200_p_0" SIGIS="undef" SIGNAME="External_Ports_sys_clk_200_p_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="sys_clk_200_p"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/alu_top_wrapper_0" HWVERSION="1.0" INSTANCE="alu_top_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_top_wrapper" VLNV="xilinx.com:module_ref:alu_top_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_FREQ_DEBOUNCE" VALUE="10000000"/>
        <PARAMETER NAME="DISPLAY_CLK_DIV" VALUE="2500"/>
        <PARAMETER NAME="DUTY_WIDTH_PWM" VALUE="8"/>
        <PARAMETER NAME="PERIOD_BIT_PWM" VALUE="12"/>
        <PARAMETER NAME="STABLE_TIME_MS_DEBOUNCE" VALUE="20"/>
        <PARAMETER NAME="STEP_COUNTER" VALUE="1"/>
        <PARAMETER NAME="WIDTH_COUNTER" VALUE="8"/>
        <PARAMETER NAME="WIDTH_COUNTER_DEBOUNCE" VALUE="24"/>
        <PARAMETER NAME="WIDTH_MUX" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_dsp_alu_top_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_100" SIGIS="undef" SIGNAME="alu_top_wrapper_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_macro_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dsp_result" RIGHT="0" SIGIS="undef" SIGNAME="dsp_macro_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_macro_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="num_1" RIGHT="0" SIGIS="undef" SIGNAME="alu_top_wrapper_0_num_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_macro_0" PORT="C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="num_2" RIGHT="0" SIGIS="undef" SIGNAME="alu_top_wrapper_0_num_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dsp_macro_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="num_select" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_num_select_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="num_select_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="op_sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_op_sw_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="op_sw_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_sw_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_sw_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_sw_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_in" SIGIS="undef" SIGNAME="External_Ports_sda_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_out" SIGIS="undef" SIGNAME="alu_top_wrapper_0_sda_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_out_en" SIGIS="undef" SIGNAME="alu_top_wrapper_0_sda_out_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_out_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="seg_scl_o" SIGIS="undef" SIGNAME="alu_top_wrapper_0_seg_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_scl_o_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sw1_down" SIGIS="undef" SIGNAME="External_Ports_sw1_down_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw1_down_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sw1_up" SIGIS="undef" SIGNAME="External_Ports_sw1_up_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw1_up_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sw2_down" SIGIS="undef" SIGNAME="External_Ports_sw2_down_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw2_down_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sw2_up" SIGIS="undef" SIGNAME="External_Ports_sw2_up_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw2_up_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_200_n" SIGIS="undef" SIGNAME="External_Ports_sys_clk_200_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_200_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_200_p" SIGIS="undef" SIGNAME="External_Ports_sys_clk_200_p_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_200_p_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/dsp_macro_0" HWVERSION="1.0" INSTANCE="dsp_macro_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dsp_macro" VLNV="xilinx.com:ip:dsp_macro:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dsp_macro;v=v1_0;d=pg323-dsp-macro.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_A_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C_CONCAT_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_CONSTANT_1" VALUE="1"/>
        <PARAMETER NAME="C_C_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_D_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACOUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BCIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BCOUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CARRYCASCIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CARRYCASCOUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CARRYIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CARRYOUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CEC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CECONCAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CEM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CEP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CESEL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONCAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INDEP_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INDEP_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PCIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PCOUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRCONCAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRD" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLRSEL" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="128"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPMODES" VALUE="000000000011010100001101"/>
        <PARAMETER NAME="C_P_LSB" VALUE="0"/>
        <PARAMETER NAME="C_P_MSB" VALUE="15"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="00110000000000000000000000000100"/>
        <PARAMETER NAME="C_SEL_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_SQUARE_FCN" VALUE="0"/>
        <PARAMETER NAME="C_TEST_CORE" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="Component_Name" VALUE="design_dsp_dsp_macro_0_1"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="a_binarywidth" VALUE="0"/>
        <PARAMETER NAME="a_width" VALUE="8"/>
        <PARAMETER NAME="areg_1" VALUE="false"/>
        <PARAMETER NAME="areg_2" VALUE="false"/>
        <PARAMETER NAME="areg_3" VALUE="false"/>
        <PARAMETER NAME="areg_4" VALUE="false"/>
        <PARAMETER NAME="b_binarywidth" VALUE="0"/>
        <PARAMETER NAME="b_width" VALUE="18"/>
        <PARAMETER NAME="breg_1" VALUE="false"/>
        <PARAMETER NAME="breg_2" VALUE="false"/>
        <PARAMETER NAME="breg_3" VALUE="false"/>
        <PARAMETER NAME="breg_4" VALUE="false"/>
        <PARAMETER NAME="c_binarywidth" VALUE="0"/>
        <PARAMETER NAME="c_width" VALUE="8"/>
        <PARAMETER NAME="cinreg_1" VALUE="false"/>
        <PARAMETER NAME="cinreg_2" VALUE="false"/>
        <PARAMETER NAME="cinreg_3" VALUE="false"/>
        <PARAMETER NAME="cinreg_4" VALUE="false"/>
        <PARAMETER NAME="cinreg_5" VALUE="false"/>
        <PARAMETER NAME="concat_binarywidth" VALUE="0"/>
        <PARAMETER NAME="concat_width" VALUE="48"/>
        <PARAMETER NAME="concatreg_3" VALUE="false"/>
        <PARAMETER NAME="concatreg_4" VALUE="false"/>
        <PARAMETER NAME="concatreg_5" VALUE="false"/>
        <PARAMETER NAME="creg_1" VALUE="true"/>
        <PARAMETER NAME="creg_2" VALUE="false"/>
        <PARAMETER NAME="creg_3" VALUE="false"/>
        <PARAMETER NAME="creg_4" VALUE="false"/>
        <PARAMETER NAME="creg_5" VALUE="false"/>
        <PARAMETER NAME="d_binarywidth" VALUE="0"/>
        <PARAMETER NAME="d_width" VALUE="8"/>
        <PARAMETER NAME="dreg_1" VALUE="true"/>
        <PARAMETER NAME="dreg_2" VALUE="false"/>
        <PARAMETER NAME="dreg_3" VALUE="false"/>
        <PARAMETER NAME="has_a_ce" VALUE="false"/>
        <PARAMETER NAME="has_a_sclr" VALUE="false"/>
        <PARAMETER NAME="has_acout" VALUE="false"/>
        <PARAMETER NAME="has_b_ce" VALUE="false"/>
        <PARAMETER NAME="has_b_sclr" VALUE="false"/>
        <PARAMETER NAME="has_bcout" VALUE="false"/>
        <PARAMETER NAME="has_c_ce" VALUE="false"/>
        <PARAMETER NAME="has_c_sclr" VALUE="false"/>
        <PARAMETER NAME="has_carrycascout" VALUE="false"/>
        <PARAMETER NAME="has_carryout" VALUE="false"/>
        <PARAMETER NAME="has_ce" VALUE="false"/>
        <PARAMETER NAME="has_concat_ce" VALUE="false"/>
        <PARAMETER NAME="has_concat_sclr" VALUE="false"/>
        <PARAMETER NAME="has_d_ce" VALUE="false"/>
        <PARAMETER NAME="has_d_sclr" VALUE="false"/>
        <PARAMETER NAME="has_m_ce" VALUE="false"/>
        <PARAMETER NAME="has_m_sclr" VALUE="false"/>
        <PARAMETER NAME="has_p_ce" VALUE="false"/>
        <PARAMETER NAME="has_p_sclr" VALUE="false"/>
        <PARAMETER NAME="has_pcout" VALUE="false"/>
        <PARAMETER NAME="has_sclr" VALUE="false"/>
        <PARAMETER NAME="has_sel_ce" VALUE="false"/>
        <PARAMETER NAME="has_sel_sclr" VALUE="false"/>
        <PARAMETER NAME="instruction1" VALUE="D+C"/>
        <PARAMETER NAME="instruction2" VALUE="#"/>
        <PARAMETER NAME="instruction3" VALUE="#"/>
        <PARAMETER NAME="instruction4" VALUE="#"/>
        <PARAMETER NAME="instruction5" VALUE="#"/>
        <PARAMETER NAME="instruction6" VALUE="#"/>
        <PARAMETER NAME="instruction7" VALUE="#"/>
        <PARAMETER NAME="instruction8" VALUE="#"/>
        <PARAMETER NAME="instruction_list" VALUE="#"/>
        <PARAMETER NAME="mreg_5" VALUE="false"/>
        <PARAMETER NAME="opreg_1" VALUE="false"/>
        <PARAMETER NAME="opreg_2" VALUE="false"/>
        <PARAMETER NAME="opreg_3" VALUE="false"/>
        <PARAMETER NAME="opreg_4" VALUE="false"/>
        <PARAMETER NAME="opreg_5" VALUE="false"/>
        <PARAMETER NAME="output_properties" VALUE="User_Defined"/>
        <PARAMETER NAME="p_binarywidth" VALUE="16"/>
        <PARAMETER NAME="p_full_width" VALUE="9"/>
        <PARAMETER NAME="p_width" VALUE="16"/>
        <PARAMETER NAME="pcin_binarywidth" VALUE="0"/>
        <PARAMETER NAME="pipeline_options" VALUE="Expert"/>
        <PARAMETER NAME="preg_6" VALUE="true"/>
        <PARAMETER NAME="show_filtered" VALUE="false"/>
        <PARAMETER NAME="tier_1" VALUE="false"/>
        <PARAMETER NAME="tier_2" VALUE="false"/>
        <PARAMETER NAME="tier_3" VALUE="false"/>
        <PARAMETER NAME="tier_4" VALUE="false"/>
        <PARAMETER NAME="tier_5" VALUE="false"/>
        <PARAMETER NAME="tier_6" VALUE="false"/>
        <PARAMETER NAME="use_dsp48" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="C" RIGHT="0" SIGIS="data" SIGNAME="alu_top_wrapper_0_num_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="num_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="alu_top_wrapper_0_clk_100">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="clk_100"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="alu_top_wrapper_0_num_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="num_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="dsp_macro_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_top_wrapper_0" PORT="dsp_result"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
