/*
 * Copyright (c) 2026, Infineon Technologies AG
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#include <stddef.h>
#include <stdint.h>
#include <zephyr/arch/tricore/cr.h>
#include <zephyr/arch/tricore/mpu.h>
#include <zephyr/mem_mgmt/mem_attr.h>
#include <zephyr/sys/dlist.h>
#include <zephyr/kernel.h>
#include <zephyr/arch/arch_interface.h>
#include <kernel_internal.h>

/*
 * Slot indices reserved by the user-thread MPU plumbing:
 *  - last DPR slot: per-user-thread stack range
 *  - last CPR slot: per-user-thread text range
 * The kernel-side region allocator (mpu_configure_region) walks dpr_free /
 * cpr_free from the LSB up, so reserving the top slot keeps the
 * partition-loading paths in z_tricore_mpu_configure_user_thread() and the
 * stack-guard slot at z_tricore_mpu_init() out of each other's way.
 */
#define MPU_STACK_DPR (CONFIG_TRICORE_MPU_DATA_REGIONS - 1)
#define MPU_TEXT_CPR  (CONFIG_TRICORE_MPU_CODE_REGIONS - 1)

#define TRICORE_DPR_L(n) _CONCAT(TRICORE_DPR, _CONCAT(n, _L))
#define TRICORE_DPR_U(n) _CONCAT(TRICORE_DPR, _CONCAT(n, _U))
#define TRICORE_CPR_L(n) _CONCAT(TRICORE_CPR, _CONCAT(n, _L))
#define TRICORE_CPR_U(n) _CONCAT(TRICORE_CPR, _CONCAT(n, _U))
#define TRICORE_DPRE(n)  _CONCAT(TRICORE_DPRE_, n)
#define TRICORE_DPWE(n)  _CONCAT(TRICORE_DPWE_, n)
#define TRICORE_CPXE(n)  _CONCAT(TRICORE_CPXE_, n)

static void _set_dpr(uint8_t region, uintptr_t start_addr, uintptr_t end_addr)
{
#define MPU_DPR_SET(n, ...)                                                                        \
	case n:                                                                                    \
		__asm("mtcr " STRINGIFY(TRICORE_DPR_L(n)) ", %0\n\t" : : "r"(start_addr));         \
		__asm("mtcr " STRINGIFY(TRICORE_DPR_U(n)) ", %0\n\t" : : "r"(end_addr));           \
		break;
	switch (region) {
		LISTIFY(CONFIG_TRICORE_MPU_DATA_REGIONS, MPU_DPR_SET, ( ))
	}
}

static void _set_cpr(uint8_t region, uintptr_t start_addr, uintptr_t end_addr)
{
#define MPU_CPR_SET(n, ...)                                                                        \
	case n:                                                                                    \
		__asm("mtcr " STRINGIFY(TRICORE_CPR_L(n)) ", %0\n\t" : : "r"(start_addr));         \
		__asm("mtcr " STRINGIFY(TRICORE_CPR_U(n)) ", %0\n\t" : : "r"(end_addr));           \
		break;
	switch (region) {
		LISTIFY(CONFIG_TRICORE_MPU_CODE_REGIONS, MPU_CPR_SET, ( ))
	}
}

static void _set_dpre(uint8_t prs, uint32_t re)
{
#define MPU_DPRE_SET(n, ...)                                                                       \
	case n:                                                                                    \
		__asm("mtcr " STRINGIFY(TRICORE_DPRE(n)) ", %0\n\t" : : "r"(re));                  \
		break;
	switch (prs) {
		LISTIFY(CONFIG_TRICORE_MPU_PROTECTION_SETS, MPU_DPRE_SET, ( ))
	}
}

static void _set_dpwe(uint8_t prs, uint32_t we)
{
#define MPU_DPWE_SET(n, ...)                                                                       \
	case n:                                                                                    \
		__asm("mtcr " STRINGIFY(TRICORE_DPWE(n)) ", %0\n\t" : : "r"(we));                  \
		break;
	switch (prs) {
		LISTIFY(CONFIG_TRICORE_MPU_PROTECTION_SETS, MPU_DPWE_SET, ( ))
	}
}

static void _set_cpxe(uint8_t prs, uint32_t xe)
{
#define MPU_CPXE_SET(n, ...)                                                                       \
	case n:                                                                                    \
		__asm("mtcr " STRINGIFY(TRICORE_CPXE(n)) ", %0\n\t" : : "r"(xe));                  \
		break;
	switch (prs) {
		LISTIFY(CONFIG_TRICORE_MPU_PROTECTION_SETS, MPU_CPXE_SET, ( ))
	}
}

static uint8_t cpr_free = ~0;
static uint32_t dpr_free = ~0;
static uint32_t system_dpre = 0;
static uint32_t system_dpwe = 0;
static uint32_t system_cpxe = 0;
static uint32_t user_cpxe = 0;
static uint32_t user_dpre = 0;
static uint32_t user_dpwe = 0;
static sys_dlist_t loaded_mem_domains = SYS_DLIST_STATIC_INIT(&loaded_mem_domains);
#if CONFIG_MPU_STACK_GUARD
static uint8_t stack_guard_dpr;
#endif

static int mpu_configure_region(const struct tricore_mpu_region *section)
{
	uint8_t cpr = __builtin_ctz(cpr_free);
	uint8_t dpr = __builtin_ctz(dpr_free);
	if (section->flags & (TRICORE_MPU_ACCESS_P_X | TRICORE_MPU_ACCESS_U_X)) {
		if (cpr >= CONFIG_TRICORE_MPU_CODE_REGIONS) {
			return -1;
		}
		cpr_free &= ~(1 << cpr);
		_set_cpr(cpr, section->start, section->end);
		system_cpxe |= (section->flags & TRICORE_MPU_ACCESS_P_X) ? (1 << cpr) : 0;
		user_cpxe |= (section->flags & TRICORE_MPU_ACCESS_U_X) ? (1 << cpr) : 0;
	}
	if (section->flags & TRICORE_MPU_ACCESS_P_RW_U_RW) {
		if (dpr >= CONFIG_TRICORE_MPU_DATA_REGIONS) {
			return -1;
		}
		dpr_free &= ~(1 << dpr);
		_set_dpr(dpr, section->start, section->end);
		system_dpre |= (section->flags & TRICORE_MPU_ACCESS_P_R) ? (1 << dpr) : 0;
		system_dpwe |= (section->flags & TRICORE_MPU_ACCESS_P_W) ? (1 << dpr) : 0;
		user_dpre |= (section->flags & TRICORE_MPU_ACCESS_U_R) ? (1 << dpr) : 0;
		user_dpwe |= (section->flags & TRICORE_MPU_ACCESS_U_W) ? (1 << dpr) : 0;
	}

	return 0;
}

#ifdef CONFIG_MEM_ATTR
static int mpu_configure_regions_from_dt()
{
	const struct mem_attr_region_t *regions;
	size_t num_regions, region_idx;

	num_regions = mem_attr_get_regions(&regions);

	for (region_idx = 0; region_idx < num_regions; region_idx++) {
		struct tricore_mpu_region region;

		region.start = regions[region_idx].dt_addr;
		region.end = regions[region_idx].dt_addr + regions[region_idx].dt_size;
		region.name = regions[region_idx].dt_name;
		region.flags = TRICORE_MPU_ACCESS_P_RW_U_NA; /* TODO: define */

		if (mpu_configure_region(&region) != 0) {
			return -1;
		}
	}

	return num_regions;
}
#endif /* CONFIG_MEM_ATTR */

void z_tricore_mpu_enable(void)
{
	uint32_t corecon = cr_read(TRICORE_CORECON);
	corecon |= (1 << 1); /* Enable MPU */
	cr_write(TRICORE_CORECON, corecon);
}

void z_tricore_mpu_disable(void)
{
	uint32_t corecon = cr_read(TRICORE_CORECON);
	corecon &= ~(1 << 1); /* Disable MPU */
	cr_write(TRICORE_CORECON, corecon);
}

#if CONFIG_MPU_STACK_GUARD
void z_tricore_mpu_stackguard_disable(struct k_thread *thread)
{
	size_t i;

	for (i = 0; i < mpu_config.num_regions; i++) {
		_set_dpr(i, mpu_config.regions[i].start, mpu_config.regions[i].end);
	}
}

void z_tricore_mpu_stackguard_enable(struct k_thread *thread)
{
	const size_t stack_nr = IS_ENABLED(CONFIG_SMP) ?
				arch_proc_id() - CONFIG_TRICORE_CORE_ID : 0;
	uint32_t guard_start =
		thread ? thread->stack_info.start : (uintptr_t)&z_interrupt_stacks[stack_nr];
	uint32_t guard_end = guard_start + Z_TRICORE_STACK_GUARD_SIZE;
	uint32_t i;

	for (i = 0; i < mpu_config.num_regions; i++) {
		const struct tricore_mpu_region *region = &mpu_config.regions[i];
		if (guard_start >= region->end || guard_end <= region->start) {
			continue;
		}
		_set_dpr(i, region->start, guard_start);
		_set_dpr(stack_guard_dpr, guard_end, region->end);
	}
}
#endif

void z_tricore_mpu_configure_kernel_thread(struct k_thread *thread)
{
	__ASSERT((thread->base.user_options & K_USER) == 0, "Kernel thread expected");

#if CONFIG_MPU_STACK_GUARD
	z_tricore_mpu_stackguard_enable(thread);
#endif
	/* Set region configuration for the thread prs value */
	_set_dpre(thread->arch.prs, system_dpre);
	_set_dpwe(thread->arch.prs, system_dpwe);
	_set_cpxe(thread->arch.prs, system_cpxe);
}

#if defined(CONFIG_USERSPACE)
void z_tricore_mpu_configure_user_thread(struct k_thread *thread)
{
	struct k_mem_domain *mem_domain = thread->mem_domain_info.mem_domain;
	uint8_t i;

	__ASSERT((thread->base.user_options & K_USER) != 0, "User thread expected");

	/* Set stack pointer protection range */
	_set_dpr(MPU_STACK_DPR, thread->stack_info.start,
		 thread->stack_info.start + thread->stack_info.size);

	/* Mem domain is already loaded into MPU ranges. Just set the correct values
	 * for the thread PRS */
	if (sys_dnode_is_linked(&mem_domain->arch.loaded_node)) {
		_set_dpre(thread->arch.prs, mem_domain->arch.dpre);
		_set_dpwe(thread->arch.prs, mem_domain->arch.dpwe);
		_set_cpxe(thread->arch.prs, mem_domain->arch.cpxe);
		return;
	}

	/* Set default values for enable ranges */
	mem_domain->arch.dpwe = user_dpwe;
	mem_domain->arch.dpre = user_dpre;
	mem_domain->arch.cpxe = user_cpxe;

	for (i = 0; i < mem_domain->num_partitions; i++) {
		struct k_mem_partition *partition = &mem_domain->partitions[i];
		/* Skip empty partitions */
		if (partition->size == 0) {
			continue;
		}

		if (partition->attr.access_rights &
		    (TRICORE_MPU_ACCESS_U_R | TRICORE_MPU_ACCESS_U_W)) {
			/* Fetch a free dprs from the list of loaded */
			if (dpr_free == 0) {
				sys_dnode_t *node = sys_dlist_get(&loaded_mem_domains);
				struct k_mem_domain *empty_domain =
					SYS_DLIST_CONTAINER(node, empty_domain, arch.loaded_node);
				dpr_free = (empty_domain->arch.dpre | empty_domain->arch.dpwe) &
					   ~(GENMASK(MPU_STACK_DPR, 0));
			}
			uint8_t dpr_offset = __builtin_ctz(dpr_free);
			dpr_free &= ~(1 << dpr_offset);

			_set_dpr(dpr_offset, (uintptr_t)partition->start,
				 (uintptr_t)(partition->start + partition->size));

			if (partition->attr.access_rights & TRICORE_MPU_ACCESS_U_W) {
				mem_domain->arch.dpwe |= (1 << dpr_offset);
			}
			if (partition->attr.access_rights & TRICORE_MPU_ACCESS_U_R) {
				mem_domain->arch.dpre |= (1 << dpr_offset);
			}
		}
		if (partition->attr.access_rights & (TRICORE_MPU_ACCESS_U_X)) {
			/* Fetch a free cpr from the list of loaded */
			if (cpr_free == 0) {
				sys_dnode_t *node = sys_dlist_get(&loaded_mem_domains);
				struct k_mem_domain *empty_domain =
					SYS_DLIST_CONTAINER(node, empty_domain, arch.loaded_node);
				cpr_free = empty_domain->arch.cpxe & ~(GENMASK(MPU_TEXT_CPR, 0));
			}
			uint8_t cpr_offset = __builtin_ctz(cpr_free);
			cpr_free &= ~(1 << cpr_offset);

			_set_cpr(cpr_offset, (uintptr_t)partition->start,
				 (uintptr_t)(partition->start + partition->size));

			mem_domain->arch.cpxe |= (1 << cpr_offset);
		}
	}

	sys_dlist_append(&loaded_mem_domains, &mem_domain->arch.loaded_node);
}
#endif

void z_tricore_mpu_configure_thread(struct k_thread *thread)
{
	__ASSERT(thread != NULL, "Thread pointer cannot be NULL");

#if CONFIG_USERSPACE
	if ((thread->base.user_options & K_USER) != 0) {
		z_tricore_mpu_configure_user_thread(thread);
	} else {
		z_tricore_mpu_configure_kernel_thread(thread);
	}
#else
	z_tricore_mpu_configure_kernel_thread(thread);
#endif
}

void z_tricore_mpu_init(void)
{

	size_t i;
	for (i = 0; i < mpu_config.num_regions; i++) {
		mpu_configure_region(&mpu_config.regions[i]);
	}
#ifdef CONFIG_MEM_ATTR
	/* DT-defined MPU regions. */
	if (mpu_configure_regions_from_dt(&static_regions_num) == -EINVAL) {
		__ASSERT(0, "Failed to allocate MPU regions from DT\n");
		return -EINVAL;
	}
#endif /* CONFIG_MEM_ATTR */
#if CONFIG_MPU_STACK_GUARD
	stack_guard_dpr = __builtin_ctz(dpr_free);
	dpr_free &= ~(1 << stack_guard_dpr);
	system_dpre |= (1 << stack_guard_dpr);
	system_dpwe |= (1 << stack_guard_dpr);

	z_tricore_mpu_stackguard_enable(NULL);
#endif

	/* Set regions for the default PRS value */
	_set_dpre(0, system_dpre);
	_set_dpwe(0, system_dpwe);
	_set_cpxe(0, system_cpxe);

	z_tricore_mpu_enable();
}

#if CONFIG_USERSPACE
int arch_mem_domain_init(struct k_mem_domain *domain)
{
	domain->arch.cpxe = 0;
	domain->arch.dpre = 0;
	domain->arch.dpwe = 0;
	sys_dnode_init(&domain->arch.loaded_node);

	return 0;
}
#endif

int arch_mem_domain_max_partitions_get()
{
	/* TODO: Dynamic */
	return 32;
}

int arch_buffer_validate(const void *addr, size_t size, int write)
{
	ARG_UNUSED(addr);
	ARG_UNUSED(size);
	ARG_UNUSED(write);

	/* TODO: walk user partitions; for now defer to hardware MPU traps. */
	return 0;
}
