//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_bmm              // -- Begin function triton_bmm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_bmm
.visible .entry triton_bmm(
	.param .u64 .ptr .global .align 1 triton_bmm_param_0,
	.param .u64 .ptr .global .align 1 triton_bmm_param_1,
	.param .u64 .ptr .global .align 1 triton_bmm_param_2,
	.param .u64 .ptr .global .align 1 triton_bmm_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<50>;
	.reg .b16 	%rs<65>;
	.reg .b32 	%r<846>;
	.reg .f32 	%f<513>;
	.reg .b64 	%rd<44>;
	.loc	1 17 0                          // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:17:0

// %bb.0:
	ld.param.u64 	%rd21, [triton_bmm_param_0];
	ld.param.u64 	%rd22, [triton_bmm_param_1];
$L__tmp0:
	.loc	1 41 24                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:41:24
	mov.u32 	%r617, %ctaid.x;
	.loc	1 47 22                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:47:22
	shr.s32 	%r618, %r617, 31;
	shr.u32 	%r619, %r618, 27;
	add.s32 	%r620, %r617, %r619;
	shr.s32 	%r621, %r620, 5;
	ld.param.u64 	%rd23, [triton_bmm_param_2];
	.loc	1 48 41                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:48:41
	shl.b32 	%r622, %r621, 3;
	.loc	1 48 30                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:48:30
	sub.s32 	%r623, 8, %r622;
	.loc	1 48 50                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:48:50
	min.s32 	%r624, %r623, 8;
	.loc	1 49 40                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:49:40
	rem.s32 	%r625, %r617, %r624;
	.loc	1 49 34                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:49:34
	add.s32 	%r626, %r625, %r622;
	.loc	1 50 19                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:50:19
	and.b32  	%r627, %r620, -32;
	sub.s32 	%r628, %r617, %r627;
	.loc	1 50 30                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:50:30
	div.s32 	%r629, %r628, %r624;
	.loc	1 52 17                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:52:17
	shl.b32 	%r630, %r626, 6;
	.loc	1 52 40                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:52:40
	mov.u32 	%r631, %tid.x;
	and.b32  	%r632, %r631, 8;
	and.b32  	%r633, %r631, 16;
	and.b32  	%r634, %r631, 32;
	bfe.u32 	%r635, %r631, 3, 4;
	or.b32  	%r636, %r635, 16;
	or.b32  	%r637, %r635, 32;
	or.b32  	%r638, %r635, 48;
	bfe.u32 	%r639, %r631, 4, 3;
	.loc	1 52 27                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:52:27
	or.b32  	%r640, %r630, %r635;
	or.b32  	%r641, %r630, %r636;
	or.b32  	%r642, %r630, %r637;
	or.b32  	%r643, %r630, %r638;
	or.b32  	%r644, %r630, %r639;
	or.b32  	%r645, %r644, 8;
	or.b32  	%r646, %r644, 16;
	or.b32  	%r647, %r644, 24;
	or.b32  	%r648, %r644, 32;
	or.b32  	%r649, %r644, 40;
	or.b32  	%r650, %r644, 48;
	or.b32  	%r651, %r644, 56;
	.loc	1 53 17                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:53:17
	shl.b32 	%r652, %r629, 7;
	.loc	1 53 40                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:53:40
	shl.b32 	%r653, %r631, 3;
	and.b32  	%r654, %r653, 8;
	and.b32  	%r655, %r653, 16;
	and.b32  	%r656, %r653, 24;
	and.b32  	%r657, %r653, 32;
	and.b32  	%r658, %r653, 56;
	shl.b32 	%r659, %r632, 3;
	or.b32  	%r660, %r658, %r659;
	.loc	1 53 27                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:53:27
	or.b32  	%r661, %r652, %r635;
	or.b32  	%r662, %r652, %r636;
	or.b32  	%r663, %r652, %r637;
	or.b32  	%r664, %r652, %r638;
	or.b32  	%r665, %r661, 64;
	or.b32  	%r666, %r661, 80;
	or.b32  	%r667, %r661, 96;
	or.b32  	%r668, %r661, 112;
	or.b32  	%r669, %r652, %r660;
	.loc	1 57 19                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:57:19
	bfe.s32 	%r670, %r626, 25, 1;
	shr.u32 	%r671, %r670, 23;
	add.s32 	%r672, %r640, %r671;
	and.b32  	%r673, %r672, 1048064;
	sub.s32 	%r674, %r640, %r673;
	add.s32 	%r675, %r641, %r671;
	and.b32  	%r676, %r675, 1048064;
	sub.s32 	%r677, %r641, %r676;
	add.s32 	%r678, %r642, %r671;
	and.b32  	%r679, %r678, 1048064;
	sub.s32 	%r680, %r642, %r679;
	add.s32 	%r681, %r643, %r671;
	and.b32  	%r682, %r681, 1048064;
	sub.s32 	%r683, %r643, %r682;
	.loc	1 61 19                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:61:19
	bfe.s32 	%r684, %r629, 24, 1;
	shr.u32 	%r685, %r684, 23;
	add.s32 	%r686, %r661, %r685;
	and.b32  	%r687, %r686, 1048064;
	sub.s32 	%r688, %r661, %r687;
	add.s32 	%r689, %r662, %r685;
	and.b32  	%r690, %r689, 1048064;
	sub.s32 	%r691, %r662, %r690;
	add.s32 	%r692, %r663, %r685;
	and.b32  	%r693, %r692, 1048064;
	sub.s32 	%r694, %r663, %r693;
	add.s32 	%r695, %r664, %r685;
	and.b32  	%r696, %r695, 1048064;
	sub.s32 	%r697, %r664, %r696;
	add.s32 	%r698, %r665, %r685;
	and.b32  	%r699, %r698, 1048064;
	sub.s32 	%r700, %r665, %r699;
	add.s32 	%r701, %r666, %r685;
	and.b32  	%r702, %r701, 1048064;
	sub.s32 	%r703, %r666, %r702;
	add.s32 	%r704, %r667, %r685;
	and.b32  	%r705, %r704, 1048064;
	sub.s32 	%r706, %r667, %r705;
	add.s32 	%r707, %r668, %r685;
	and.b32  	%r708, %r707, 1048064;
	sub.s32 	%r709, %r668, %r708;
	.loc	1 65 26                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:65:26
	mov.u32 	%r710, %ctaid.y;
	.loc	1 66 28                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:66:28
	shl.b32 	%r711, %r674, 12;
	shl.b32 	%r712, %r677, 12;
	shl.b32 	%r713, %r680, 12;
	shl.b32 	%r714, %r683, 12;
	.loc	1 66 72                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:66:72
	shl.b32 	%r715, %r710, 6;
	.loc	1 66 40                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:66:40
	or.b32  	%r716, %r658, %r715;
	.loc	1 66 66                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:66:66
	add.s32 	%r717, %r716, %r711;
	add.s32 	%r718, %r716, %r712;
	add.s32 	%r719, %r716, %r713;
	add.s32 	%r720, %r716, %r714;
	.loc	1 66 13                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:66:13
	mul.wide.s32 	%rd24, %r717, 2;
	add.s64 	%rd1, %rd21, %rd24;
	mul.wide.s32 	%rd25, %r718, 2;
	add.s64 	%rd2, %rd21, %rd25;
	mul.wide.s32 	%rd26, %r719, 2;
	add.s64 	%rd3, %rd21, %rd26;
	mul.wide.s32 	%rd27, %r720, 2;
	add.s64 	%rd4, %rd21, %rd27;
	.loc	1 67 54                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:67:54
	shl.b32 	%r721, %r688, 12;
	shl.b32 	%r722, %r691, 12;
	shl.b32 	%r723, %r694, 12;
	shl.b32 	%r724, %r697, 12;
	shl.b32 	%r725, %r700, 12;
	shl.b32 	%r726, %r703, 12;
	shl.b32 	%r727, %r706, 12;
	shl.b32 	%r728, %r709, 12;
	.loc	1 67 66                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:67:66
	add.s32 	%r729, %r716, %r721;
	add.s32 	%r730, %r716, %r722;
	add.s32 	%r731, %r716, %r723;
	add.s32 	%r732, %r716, %r724;
	add.s32 	%r733, %r716, %r725;
	add.s32 	%r734, %r716, %r726;
	add.s32 	%r735, %r716, %r727;
	add.s32 	%r736, %r716, %r728;
	.loc	1 67 13                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:67:13
	mul.wide.s32 	%rd28, %r729, 2;
	add.s64 	%rd5, %rd22, %rd28;
	mul.wide.s32 	%rd29, %r730, 2;
	add.s64 	%rd6, %rd22, %rd29;
	mul.wide.s32 	%rd30, %r731, 2;
	add.s64 	%rd7, %rd22, %rd30;
	mul.wide.s32 	%rd31, %r732, 2;
	add.s64 	%rd8, %rd22, %rd31;
	mul.wide.s32 	%rd32, %r733, 2;
	add.s64 	%rd9, %rd22, %rd32;
	mul.wide.s32 	%rd33, %r734, 2;
	add.s64 	%rd10, %rd22, %rd33;
	mul.wide.s32 	%rd34, %r735, 2;
	add.s64 	%rd11, %rd22, %rd34;
	mul.wide.s32 	%rd35, %r736, 2;
	add.s64 	%rd12, %rd22, %rd35;
	.loc	1 72 24                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:72:24
	// begin inline asm
	mov.u32 %r1, 0x0;
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	ld.global.v4.b32 { %r1, %r2, %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	ld.global.v4.b32 { %r5, %r6, %r7, %r8 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	ld.global.v4.b32 { %r9, %r10, %r11, %r12 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	ld.global.v4.b32 { %r13, %r14, %r15, %r16 }, [ %rd4 + 0 ];
	// end inline asm
	and.b32  	%r737, %r631, 24;
	xor.b32  	%r738, %r658, %r737;
	xor.b32  	%r739, %r738, %r634;
	shl.b32 	%r740, %r739, 1;
	shl.b32 	%r741, %r635, 7;
	or.b32  	%r742, %r741, %r740;
	mov.u32 	%r743, global_smem;
	add.s32 	%r744, %r743, 16384;
	add.s32 	%r745, %r744, %r742;
	st.shared.v4.b32 	[%r745], {%r1, %r2, %r3, %r4};
	st.shared.v4.b32 	[%r745+2048], {%r5, %r6, %r7, %r8};
	st.shared.v4.b32 	[%r745+4096], {%r9, %r10, %r11, %r12};
	st.shared.v4.b32 	[%r745+6144], {%r13, %r14, %r15, %r16};
	.loc	1 73 24                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:73:24
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	ld.global.v4.b32 { %r17, %r18, %r19, %r20 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	ld.global.v4.b32 { %r21, %r22, %r23, %r24 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	ld.global.v4.b32 { %r25, %r26, %r27, %r28 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	ld.global.v4.b32 { %r29, %r30, %r31, %r32 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	ld.global.v4.b32 { %r33, %r34, %r35, %r36 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	ld.global.v4.b32 { %r37, %r38, %r39, %r40 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	ld.global.v4.b32 { %r41, %r42, %r43, %r44 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r47, 0x0;
	mov.u32 %r48, 0x0;
	ld.global.v4.b32 { %r45, %r46, %r47, %r48 }, [ %rd12 + 0 ];
	// end inline asm
	add.s32 	%r746, %r743, %r742;
	st.shared.v4.b32 	[%r746], {%r17, %r18, %r19, %r20};
	st.shared.v4.b32 	[%r746+2048], {%r21, %r22, %r23, %r24};
	st.shared.v4.b32 	[%r746+4096], {%r25, %r26, %r27, %r28};
	st.shared.v4.b32 	[%r746+6144], {%r29, %r30, %r31, %r32};
	add.s32 	%r747, %r743, %r740;
	add.s32 	%r748, %r747, %r741;
	st.shared.v4.b32 	[%r748+8192], {%r33, %r34, %r35, %r36};
	st.shared.v4.b32 	[%r748+10240], {%r37, %r38, %r39, %r40};
	st.shared.v4.b32 	[%r748+12288], {%r41, %r42, %r43, %r44};
	st.shared.v4.b32 	[%r748+14336], {%r45, %r46, %r47, %r48};
	.loc	1 72 24                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:72:24
	bar.sync 	0;
	and.b32  	%r749, %r631, 7;
	shr.u32 	%r750, %r633, 1;
	xor.b32  	%r751, %r658, %r750;
	shl.b32 	%r752, %r631, 6;
	and.b32  	%r753, %r752, 960;
	or.b32  	%r754, %r751, %r753;
	shl.b32 	%r755, %r754, 1;
	add.s32 	%r53, %r744, %r755;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r169, %r170, %r171, %r172}, [%r53];
	// end inline asm
	or.b32  	%r756, %r654, 16;
	xor.b32  	%r757, %r756, %r655;
	or.b32  	%r758, %r757, %r657;
	xor.b32  	%r759, %r758, %r750;
	or.b32  	%r760, %r759, %r753;
	shl.b32 	%r761, %r760, 1;
	add.s32 	%r58, %r744, %r761;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r265, %r266, %r267, %r268}, [%r58];
	// end inline asm
	or.b32  	%r762, %r656, 32;
	xor.b32  	%r763, %r762, %r657;
	xor.b32  	%r764, %r763, %r750;
	or.b32  	%r765, %r764, %r753;
	shl.b32 	%r766, %r765, 1;
	add.s32 	%r63, %r744, %r766;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r361, %r362, %r363, %r364}, [%r63];
	// end inline asm
	or.b32  	%r767, %r654, 48;
	and.b32  	%r768, %r653, 48;
	or.b32  	%r769, %r750, %r768;
	xor.b32  	%r770, %r769, %r767;
	or.b32  	%r771, %r770, %r753;
	shl.b32 	%r772, %r771, 1;
	add.s32 	%r68, %r744, %r772;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r457, %r458, %r459, %r460}, [%r68];
	// end inline asm
	add.s32 	%r73, %r53, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r193, %r194, %r195, %r196}, [%r73];
	// end inline asm
	add.s32 	%r78, %r58, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r289, %r290, %r291, %r292}, [%r78];
	// end inline asm
	add.s32 	%r83, %r63, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r385, %r386, %r387, %r388}, [%r83];
	// end inline asm
	add.s32 	%r88, %r68, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r481, %r482, %r483, %r484}, [%r88];
	// end inline asm
	or.b32  	%r773, %r749, 32;
	or.b32  	%r774, %r773, %r632;
	shl.b32 	%r775, %r774, 6;
	or.b32  	%r776, %r775, %r751;
	shl.b32 	%r777, %r776, 1;
	add.s32 	%r93, %r744, %r777;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r217, %r218, %r219, %r220}, [%r93];
	// end inline asm
	or.b32  	%r778, %r759, %r775;
	shl.b32 	%r779, %r778, 1;
	add.s32 	%r98, %r744, %r779;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r313, %r314, %r315, %r316}, [%r98];
	// end inline asm
	or.b32  	%r780, %r764, %r775;
	shl.b32 	%r781, %r780, 1;
	add.s32 	%r103, %r744, %r781;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r409, %r410, %r411, %r412}, [%r103];
	// end inline asm
	or.b32  	%r782, %r770, %r775;
	shl.b32 	%r783, %r782, 1;
	add.s32 	%r108, %r744, %r783;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r505, %r506, %r507, %r508}, [%r108];
	// end inline asm
	add.s32 	%r113, %r53, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r241, %r242, %r243, %r244}, [%r113];
	// end inline asm
	add.s32 	%r118, %r58, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r337, %r338, %r339, %r340}, [%r118];
	// end inline asm
	add.s32 	%r123, %r63, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r433, %r434, %r435, %r436}, [%r123];
	// end inline asm
	add.s32 	%r128, %r68, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r529, %r530, %r531, %r532}, [%r128];
	// end inline asm
	.loc	1 73 24                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:73:24
	shr.u32 	%r784, %r631, 2;
	and.b32  	%r785, %r784, 24;
	or.b32  	%r786, %r785, %r749;
	shl.b32 	%r787, %r786, 7;
	shl.b32 	%r788, %r738, 1;
	or.b32  	%r789, %r787, %r788;
	add.s32 	%r133, %r743, %r789;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r173, %r174, %r269, %r270}, [%r133];
	// end inline asm
	xor.b32  	%r790, %r763, %r737;
	shl.b32 	%r791, %r790, 1;
	add.s32 	%r792, %r743, %r791;
	add.s32 	%r138, %r792, %r787;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r365, %r366, %r461, %r462}, [%r138];
	// end inline asm
	or.b32  	%r793, %r785, %r773;
	shl.b32 	%r794, %r793, 7;
	or.b32  	%r795, %r794, %r788;
	add.s32 	%r143, %r743, %r795;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r179, %r180, %r275, %r276}, [%r143];
	// end inline asm
	add.s32 	%r148, %r792, %r794;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r371, %r372, %r467, %r468}, [%r148];
	// end inline asm
	add.s32 	%r153, %r133, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r185, %r186, %r281, %r282}, [%r153];
	// end inline asm
	add.s32 	%r158, %r138, 8192;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r377, %r378, %r473, %r474}, [%r158];
	// end inline asm
	add.s32 	%r163, %r133, 12288;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r191, %r192, %r287, %r288}, [%r163];
	// end inline asm
	add.s32 	%r168, %r138, 12288;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r383, %r384, %r479, %r480}, [%r168];
	// end inline asm
	mov.f32 	%f249, 0f00000000;
	.loc	1 77 25                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:77:25
	mov.f32 	%f129, %f249;
	mov.f32 	%f130, %f249;
	mov.f32 	%f131, %f249;
	mov.f32 	%f132, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f129, %f130, %f131, %f132 }, { %r169, %r170, %r171, %r172 }, { %r173, %r174 }, { %f129, %f130, %f131, %f132 };
	// end inline asm
	mov.f32 	%f137, %f249;
	mov.f32 	%f138, %f249;
	mov.f32 	%f139, %f249;
	mov.f32 	%f140, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f137, %f138, %f139, %f140 }, { %r169, %r170, %r171, %r172 }, { %r179, %r180 }, { %f137, %f138, %f139, %f140 };
	// end inline asm
	mov.f32 	%f145, %f249;
	mov.f32 	%f146, %f249;
	mov.f32 	%f147, %f249;
	mov.f32 	%f148, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f145, %f146, %f147, %f148 }, { %r169, %r170, %r171, %r172 }, { %r185, %r186 }, { %f145, %f146, %f147, %f148 };
	// end inline asm
	mov.f32 	%f153, %f249;
	mov.f32 	%f154, %f249;
	mov.f32 	%f155, %f249;
	mov.f32 	%f156, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f153, %f154, %f155, %f156 }, { %r169, %r170, %r171, %r172 }, { %r191, %r192 }, { %f153, %f154, %f155, %f156 };
	// end inline asm
	mov.f32 	%f161, %f249;
	mov.f32 	%f162, %f249;
	mov.f32 	%f163, %f249;
	mov.f32 	%f164, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f161, %f162, %f163, %f164 }, { %r193, %r194, %r195, %r196 }, { %r173, %r174 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	mov.f32 	%f169, %f249;
	mov.f32 	%f170, %f249;
	mov.f32 	%f171, %f249;
	mov.f32 	%f172, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f169, %f170, %f171, %f172 }, { %r193, %r194, %r195, %r196 }, { %r179, %r180 }, { %f169, %f170, %f171, %f172 };
	// end inline asm
	mov.f32 	%f177, %f249;
	mov.f32 	%f178, %f249;
	mov.f32 	%f179, %f249;
	mov.f32 	%f180, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f177, %f178, %f179, %f180 }, { %r193, %r194, %r195, %r196 }, { %r185, %r186 }, { %f177, %f178, %f179, %f180 };
	// end inline asm
	mov.f32 	%f185, %f249;
	mov.f32 	%f186, %f249;
	mov.f32 	%f187, %f249;
	mov.f32 	%f188, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f185, %f186, %f187, %f188 }, { %r193, %r194, %r195, %r196 }, { %r191, %r192 }, { %f185, %f186, %f187, %f188 };
	// end inline asm
	mov.f32 	%f193, %f249;
	mov.f32 	%f194, %f249;
	mov.f32 	%f195, %f249;
	mov.f32 	%f196, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f193, %f194, %f195, %f196 }, { %r217, %r218, %r219, %r220 }, { %r173, %r174 }, { %f193, %f194, %f195, %f196 };
	// end inline asm
	mov.f32 	%f201, %f249;
	mov.f32 	%f202, %f249;
	mov.f32 	%f203, %f249;
	mov.f32 	%f204, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f201, %f202, %f203, %f204 }, { %r217, %r218, %r219, %r220 }, { %r179, %r180 }, { %f201, %f202, %f203, %f204 };
	// end inline asm
	mov.f32 	%f209, %f249;
	mov.f32 	%f210, %f249;
	mov.f32 	%f211, %f249;
	mov.f32 	%f212, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f209, %f210, %f211, %f212 }, { %r217, %r218, %r219, %r220 }, { %r185, %r186 }, { %f209, %f210, %f211, %f212 };
	// end inline asm
	mov.f32 	%f217, %f249;
	mov.f32 	%f218, %f249;
	mov.f32 	%f219, %f249;
	mov.f32 	%f220, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f217, %f218, %f219, %f220 }, { %r217, %r218, %r219, %r220 }, { %r191, %r192 }, { %f217, %f218, %f219, %f220 };
	// end inline asm
	mov.f32 	%f225, %f249;
	mov.f32 	%f226, %f249;
	mov.f32 	%f227, %f249;
	mov.f32 	%f228, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f225, %f226, %f227, %f228 }, { %r241, %r242, %r243, %r244 }, { %r173, %r174 }, { %f225, %f226, %f227, %f228 };
	// end inline asm
	mov.f32 	%f233, %f249;
	mov.f32 	%f234, %f249;
	mov.f32 	%f235, %f249;
	mov.f32 	%f236, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f233, %f234, %f235, %f236 }, { %r241, %r242, %r243, %r244 }, { %r179, %r180 }, { %f233, %f234, %f235, %f236 };
	// end inline asm
	mov.f32 	%f241, %f249;
	mov.f32 	%f242, %f249;
	mov.f32 	%f243, %f249;
	mov.f32 	%f244, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f241, %f242, %f243, %f244 }, { %r241, %r242, %r243, %r244 }, { %r185, %r186 }, { %f241, %f242, %f243, %f244 };
	// end inline asm
	mov.f32 	%f250, %f249;
	mov.f32 	%f251, %f249;
	mov.f32 	%f252, %f249;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f249, %f250, %f251, %f252 }, { %r241, %r242, %r243, %r244 }, { %r191, %r192 }, { %f249, %f250, %f251, %f252 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f129, %f130, %f131, %f132 }, { %r265, %r266, %r267, %r268 }, { %r269, %r270 }, { %f129, %f130, %f131, %f132 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f137, %f138, %f139, %f140 }, { %r265, %r266, %r267, %r268 }, { %r275, %r276 }, { %f137, %f138, %f139, %f140 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f145, %f146, %f147, %f148 }, { %r265, %r266, %r267, %r268 }, { %r281, %r282 }, { %f145, %f146, %f147, %f148 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f153, %f154, %f155, %f156 }, { %r265, %r266, %r267, %r268 }, { %r287, %r288 }, { %f153, %f154, %f155, %f156 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f161, %f162, %f163, %f164 }, { %r289, %r290, %r291, %r292 }, { %r269, %r270 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f169, %f170, %f171, %f172 }, { %r289, %r290, %r291, %r292 }, { %r275, %r276 }, { %f169, %f170, %f171, %f172 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f177, %f178, %f179, %f180 }, { %r289, %r290, %r291, %r292 }, { %r281, %r282 }, { %f177, %f178, %f179, %f180 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f185, %f186, %f187, %f188 }, { %r289, %r290, %r291, %r292 }, { %r287, %r288 }, { %f185, %f186, %f187, %f188 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f193, %f194, %f195, %f196 }, { %r313, %r314, %r315, %r316 }, { %r269, %r270 }, { %f193, %f194, %f195, %f196 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f201, %f202, %f203, %f204 }, { %r313, %r314, %r315, %r316 }, { %r275, %r276 }, { %f201, %f202, %f203, %f204 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f209, %f210, %f211, %f212 }, { %r313, %r314, %r315, %r316 }, { %r281, %r282 }, { %f209, %f210, %f211, %f212 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f217, %f218, %f219, %f220 }, { %r313, %r314, %r315, %r316 }, { %r287, %r288 }, { %f217, %f218, %f219, %f220 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f225, %f226, %f227, %f228 }, { %r337, %r338, %r339, %r340 }, { %r269, %r270 }, { %f225, %f226, %f227, %f228 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f233, %f234, %f235, %f236 }, { %r337, %r338, %r339, %r340 }, { %r275, %r276 }, { %f233, %f234, %f235, %f236 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f241, %f242, %f243, %f244 }, { %r337, %r338, %r339, %r340 }, { %r281, %r282 }, { %f241, %f242, %f243, %f244 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f249, %f250, %f251, %f252 }, { %r337, %r338, %r339, %r340 }, { %r287, %r288 }, { %f249, %f250, %f251, %f252 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f129, %f130, %f131, %f132 }, { %r361, %r362, %r363, %r364 }, { %r365, %r366 }, { %f129, %f130, %f131, %f132 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f137, %f138, %f139, %f140 }, { %r361, %r362, %r363, %r364 }, { %r371, %r372 }, { %f137, %f138, %f139, %f140 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f145, %f146, %f147, %f148 }, { %r361, %r362, %r363, %r364 }, { %r377, %r378 }, { %f145, %f146, %f147, %f148 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f153, %f154, %f155, %f156 }, { %r361, %r362, %r363, %r364 }, { %r383, %r384 }, { %f153, %f154, %f155, %f156 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f161, %f162, %f163, %f164 }, { %r385, %r386, %r387, %r388 }, { %r365, %r366 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f169, %f170, %f171, %f172 }, { %r385, %r386, %r387, %r388 }, { %r371, %r372 }, { %f169, %f170, %f171, %f172 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f177, %f178, %f179, %f180 }, { %r385, %r386, %r387, %r388 }, { %r377, %r378 }, { %f177, %f178, %f179, %f180 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f185, %f186, %f187, %f188 }, { %r385, %r386, %r387, %r388 }, { %r383, %r384 }, { %f185, %f186, %f187, %f188 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f193, %f194, %f195, %f196 }, { %r409, %r410, %r411, %r412 }, { %r365, %r366 }, { %f193, %f194, %f195, %f196 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f201, %f202, %f203, %f204 }, { %r409, %r410, %r411, %r412 }, { %r371, %r372 }, { %f201, %f202, %f203, %f204 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f209, %f210, %f211, %f212 }, { %r409, %r410, %r411, %r412 }, { %r377, %r378 }, { %f209, %f210, %f211, %f212 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f217, %f218, %f219, %f220 }, { %r409, %r410, %r411, %r412 }, { %r383, %r384 }, { %f217, %f218, %f219, %f220 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f225, %f226, %f227, %f228 }, { %r433, %r434, %r435, %r436 }, { %r365, %r366 }, { %f225, %f226, %f227, %f228 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f233, %f234, %f235, %f236 }, { %r433, %r434, %r435, %r436 }, { %r371, %r372 }, { %f233, %f234, %f235, %f236 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f241, %f242, %f243, %f244 }, { %r433, %r434, %r435, %r436 }, { %r377, %r378 }, { %f241, %f242, %f243, %f244 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f249, %f250, %f251, %f252 }, { %r433, %r434, %r435, %r436 }, { %r383, %r384 }, { %f249, %f250, %f251, %f252 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f129, %f130, %f131, %f132 }, { %r457, %r458, %r459, %r460 }, { %r461, %r462 }, { %f129, %f130, %f131, %f132 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f137, %f138, %f139, %f140 }, { %r457, %r458, %r459, %r460 }, { %r467, %r468 }, { %f137, %f138, %f139, %f140 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f145, %f146, %f147, %f148 }, { %r457, %r458, %r459, %r460 }, { %r473, %r474 }, { %f145, %f146, %f147, %f148 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f153, %f154, %f155, %f156 }, { %r457, %r458, %r459, %r460 }, { %r479, %r480 }, { %f153, %f154, %f155, %f156 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f161, %f162, %f163, %f164 }, { %r481, %r482, %r483, %r484 }, { %r461, %r462 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f169, %f170, %f171, %f172 }, { %r481, %r482, %r483, %r484 }, { %r467, %r468 }, { %f169, %f170, %f171, %f172 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f177, %f178, %f179, %f180 }, { %r481, %r482, %r483, %r484 }, { %r473, %r474 }, { %f177, %f178, %f179, %f180 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f185, %f186, %f187, %f188 }, { %r481, %r482, %r483, %r484 }, { %r479, %r480 }, { %f185, %f186, %f187, %f188 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f193, %f194, %f195, %f196 }, { %r505, %r506, %r507, %r508 }, { %r461, %r462 }, { %f193, %f194, %f195, %f196 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f201, %f202, %f203, %f204 }, { %r505, %r506, %r507, %r508 }, { %r467, %r468 }, { %f201, %f202, %f203, %f204 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f209, %f210, %f211, %f212 }, { %r505, %r506, %r507, %r508 }, { %r473, %r474 }, { %f209, %f210, %f211, %f212 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f217, %f218, %f219, %f220 }, { %r505, %r506, %r507, %r508 }, { %r479, %r480 }, { %f217, %f218, %f219, %f220 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f225, %f226, %f227, %f228 }, { %r529, %r530, %r531, %r532 }, { %r461, %r462 }, { %f225, %f226, %f227, %f228 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f233, %f234, %f235, %f236 }, { %r529, %r530, %r531, %r532 }, { %r467, %r468 }, { %f233, %f234, %f235, %f236 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f241, %f242, %f243, %f244 }, { %r529, %r530, %r531, %r532 }, { %r473, %r474 }, { %f241, %f242, %f243, %f244 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f249, %f250, %f251, %f252 }, { %r529, %r530, %r531, %r532 }, { %r479, %r480 }, { %f249, %f250, %f251, %f252 };
	// end inline asm
	.loc	1 87 20                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:87:20
	setp.lt.s32 	%p41, %r644, 512;
	setp.lt.s32 	%p42, %r645, 512;
	setp.lt.s32 	%p43, %r646, 512;
	setp.lt.s32 	%p44, %r647, 512;
	setp.lt.s32 	%p45, %r648, 512;
	setp.lt.s32 	%p46, %r649, 512;
	setp.lt.s32 	%p47, %r650, 512;
	setp.lt.s32 	%p48, %r651, 512;
	.loc	1 87 34                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:87:34
	setp.lt.s32 	%p49, %r669, 512;
	.loc	1 87 26                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:87:26
	and.pred  	%p33, %p41, %p49;
	and.pred  	%p34, %p42, %p49;
	and.pred  	%p35, %p43, %p49;
	and.pred  	%p36, %p44, %p49;
	and.pred  	%p37, %p45, %p49;
	and.pred  	%p38, %p46, %p49;
	and.pred  	%p39, %p47, %p49;
	and.pred  	%p40, %p48, %p49;
	.loc	1 90 25                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:25
	shl.b32 	%r796, %r644, 9;
	shl.b32 	%r797, %r645, 9;
	shl.b32 	%r798, %r646, 9;
	shl.b32 	%r799, %r647, 9;
	shl.b32 	%r800, %r648, 9;
	shl.b32 	%r801, %r649, 9;
	shl.b32 	%r802, %r650, 9;
	shl.b32 	%r803, %r651, 9;
	.loc	1 90 40                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:40
	shl.b32 	%r804, %r710, 18;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r805, %r669, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r806, %r805, %r796;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r807, %r797, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r808, %r807, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r809, %r798, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r810, %r809, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r811, %r799, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r812, %r811, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r813, %r800, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r814, %r813, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r815, %r801, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r816, %r815, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r817, %r802, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r818, %r817, %r669;
	.loc	1 90 21                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:21
	add.s32 	%r819, %r803, %r804;
	.loc	1 90 33                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:90:33
	add.s32 	%r820, %r819, %r669;
	.loc	1 91 25                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:91:25
	mul.wide.s32 	%rd36, %r806, 2;
	add.s64 	%rd13, %rd23, %rd36;
	mul.wide.s32 	%rd37, %r808, 2;
	add.s64 	%rd14, %rd23, %rd37;
	mul.wide.s32 	%rd38, %r810, 2;
	add.s64 	%rd15, %rd23, %rd38;
	mul.wide.s32 	%rd39, %r812, 2;
	add.s64 	%rd16, %rd23, %rd39;
	mul.wide.s32 	%rd40, %r814, 2;
	add.s64 	%rd17, %rd23, %rd40;
	mul.wide.s32 	%rd41, %r816, 2;
	add.s64 	%rd18, %rd23, %rd41;
	mul.wide.s32 	%rd42, %r818, 2;
	add.s64 	%rd19, %rd23, %rd42;
	mul.wide.s32 	%rd43, %r820, 2;
	add.s64 	%rd20, %rd23, %rd43;
	.loc	1 91 67                         // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:91:67
	cvt.rn.bf16.f32 	%rs1, %f129;
	cvt.rn.bf16.f32 	%rs2, %f130;
	cvt.rn.bf16.f32 	%rs3, %f131;
	cvt.rn.bf16.f32 	%rs4, %f132;
	cvt.rn.bf16.f32 	%rs5, %f137;
	cvt.rn.bf16.f32 	%rs6, %f138;
	cvt.rn.bf16.f32 	%rs7, %f139;
	cvt.rn.bf16.f32 	%rs8, %f140;
	cvt.rn.bf16.f32 	%rs9, %f145;
	cvt.rn.bf16.f32 	%rs10, %f146;
	cvt.rn.bf16.f32 	%rs11, %f147;
	cvt.rn.bf16.f32 	%rs12, %f148;
	cvt.rn.bf16.f32 	%rs13, %f153;
	cvt.rn.bf16.f32 	%rs14, %f154;
	cvt.rn.bf16.f32 	%rs15, %f155;
	cvt.rn.bf16.f32 	%rs16, %f156;
	cvt.rn.bf16.f32 	%rs17, %f161;
	cvt.rn.bf16.f32 	%rs18, %f162;
	cvt.rn.bf16.f32 	%rs19, %f163;
	cvt.rn.bf16.f32 	%rs20, %f164;
	cvt.rn.bf16.f32 	%rs21, %f169;
	cvt.rn.bf16.f32 	%rs22, %f170;
	cvt.rn.bf16.f32 	%rs23, %f171;
	cvt.rn.bf16.f32 	%rs24, %f172;
	cvt.rn.bf16.f32 	%rs25, %f177;
	cvt.rn.bf16.f32 	%rs26, %f178;
	cvt.rn.bf16.f32 	%rs27, %f179;
	cvt.rn.bf16.f32 	%rs28, %f180;
	cvt.rn.bf16.f32 	%rs29, %f185;
	cvt.rn.bf16.f32 	%rs30, %f186;
	cvt.rn.bf16.f32 	%rs31, %f187;
	cvt.rn.bf16.f32 	%rs32, %f188;
	cvt.rn.bf16.f32 	%rs33, %f193;
	cvt.rn.bf16.f32 	%rs34, %f194;
	cvt.rn.bf16.f32 	%rs35, %f195;
	cvt.rn.bf16.f32 	%rs36, %f196;
	cvt.rn.bf16.f32 	%rs37, %f201;
	cvt.rn.bf16.f32 	%rs38, %f202;
	cvt.rn.bf16.f32 	%rs39, %f203;
	cvt.rn.bf16.f32 	%rs40, %f204;
	cvt.rn.bf16.f32 	%rs41, %f209;
	cvt.rn.bf16.f32 	%rs42, %f210;
	cvt.rn.bf16.f32 	%rs43, %f211;
	cvt.rn.bf16.f32 	%rs44, %f212;
	cvt.rn.bf16.f32 	%rs45, %f217;
	cvt.rn.bf16.f32 	%rs46, %f218;
	cvt.rn.bf16.f32 	%rs47, %f219;
	cvt.rn.bf16.f32 	%rs48, %f220;
	cvt.rn.bf16.f32 	%rs49, %f225;
	cvt.rn.bf16.f32 	%rs50, %f226;
	cvt.rn.bf16.f32 	%rs51, %f227;
	cvt.rn.bf16.f32 	%rs52, %f228;
	cvt.rn.bf16.f32 	%rs53, %f233;
	cvt.rn.bf16.f32 	%rs54, %f234;
	cvt.rn.bf16.f32 	%rs55, %f235;
	cvt.rn.bf16.f32 	%rs56, %f236;
	cvt.rn.bf16.f32 	%rs57, %f241;
	cvt.rn.bf16.f32 	%rs58, %f242;
	cvt.rn.bf16.f32 	%rs59, %f243;
	cvt.rn.bf16.f32 	%rs60, %f244;
	cvt.rn.bf16.f32 	%rs61, %f249;
	cvt.rn.bf16.f32 	%rs62, %f250;
	cvt.rn.bf16.f32 	%rs63, %f251;
	cvt.rn.bf16.f32 	%rs64, %f252;
	bar.sync 	0;
	shl.b32 	%r821, %r631, 1;
	and.b32  	%r822, %r821, 6;
	shl.b32 	%r823, %r631, 5;
	and.b32  	%r824, %r823, 384;
	or.b32  	%r825, %r824, %r822;
	shl.b32 	%r826, %r633, 5;
	or.b32  	%r827, %r825, %r826;
	or.b32  	%r828, %r785, %r827;
	and.b32  	%r829, %r653, 1016;
	shr.u32 	%r830, %r827, 3;
	add.s32 	%r831, %r743, %r830;
	shl.b32 	%r832, %r828, 1;
	add.s32 	%r553, %r831, %r832;
	mov.pred 	%p1, -1;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r553 + 0 ], { %rs1, %rs2 };
	// end inline asm
	or.b32  	%r833, %r827, 1024;
	shr.u32 	%r834, %r833, 3;
	add.s32 	%r835, %r743, %r834;
	add.s32 	%r836, %r835, %r832;
	add.s32 	%r554, %r836, 2048;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r554 + 0 ], { %rs3, %rs4 };
	// end inline asm
	add.s32 	%r555, %r553, 64;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r555 + 0 ], { %rs5, %rs6 };
	// end inline asm
	add.s32 	%r556, %r836, 2112;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r556 + 0 ], { %rs7, %rs8 };
	// end inline asm
	add.s32 	%r557, %r553, 128;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r557 + 0 ], { %rs9, %rs10 };
	// end inline asm
	add.s32 	%r558, %r836, 2176;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r558 + 0 ], { %rs11, %rs12 };
	// end inline asm
	add.s32 	%r559, %r553, 192;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r559 + 0 ], { %rs13, %rs14 };
	// end inline asm
	add.s32 	%r560, %r836, 2240;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r560 + 0 ], { %rs15, %rs16 };
	// end inline asm
	bar.sync 	0;
	and.b32  	%r837, %r631, 112;
	add.s32 	%r838, %r743, %r837;
	shl.b32 	%r839, %r829, 1;
	add.s32 	%r840, %r838, %r839;
	ld.shared.v4.u32 	{%r585, %r586, %r587, %r588}, [%r840];
	or.b32  	%r841, %r829, 1024;
	shr.u32 	%r842, %r841, 3;
	and.b32  	%r843, %r842, 240;
	add.s32 	%r844, %r743, %r843;
	add.s32 	%r845, %r844, %r839;
	ld.shared.v4.u32 	{%r589, %r590, %r591, %r592}, [%r845+2048];
	bar.sync 	0;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r553 + 0 ], { %rs17, %rs18 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r554 + 0 ], { %rs19, %rs20 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r555 + 0 ], { %rs21, %rs22 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r556 + 0 ], { %rs23, %rs24 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r557 + 0 ], { %rs25, %rs26 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r558 + 0 ], { %rs27, %rs28 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r559 + 0 ], { %rs29, %rs30 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r560 + 0 ], { %rs31, %rs32 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r593, %r594, %r595, %r596}, [%r840];
	ld.shared.v4.u32 	{%r597, %r598, %r599, %r600}, [%r845+2048];
	bar.sync 	0;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r553 + 0 ], { %rs33, %rs34 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r554 + 0 ], { %rs35, %rs36 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r555 + 0 ], { %rs37, %rs38 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r556 + 0 ], { %rs39, %rs40 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r557 + 0 ], { %rs41, %rs42 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r558 + 0 ], { %rs43, %rs44 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r559 + 0 ], { %rs45, %rs46 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r560 + 0 ], { %rs47, %rs48 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r601, %r602, %r603, %r604}, [%r840];
	ld.shared.v4.u32 	{%r605, %r606, %r607, %r608}, [%r845+2048];
	bar.sync 	0;
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r553 + 0 ], { %rs49, %rs50 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r554 + 0 ], { %rs51, %rs52 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r555 + 0 ], { %rs53, %rs54 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r556 + 0 ], { %rs55, %rs56 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r557 + 0 ], { %rs57, %rs58 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r558 + 0 ], { %rs59, %rs60 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r559 + 0 ], { %rs61, %rs62 };
	// end inline asm
	// begin inline asm
	@%p1 st.shared.v2.b16 [ %r560 + 0 ], { %rs63, %rs64 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r609, %r610, %r611, %r612}, [%r840];
	ld.shared.v4.u32 	{%r613, %r614, %r615, %r616}, [%r845+2048];
	// begin inline asm
	@%p33 st.global.v4.b32 [ %rd13 + 0 ], { %r585, %r586, %r587, %r588 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.v4.b32 [ %rd14 + 0 ], { %r589, %r590, %r591, %r592 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.v4.b32 [ %rd15 + 0 ], { %r593, %r594, %r595, %r596 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.v4.b32 [ %rd16 + 0 ], { %r597, %r598, %r599, %r600 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.v4.b32 [ %rd17 + 0 ], { %r601, %r602, %r603, %r604 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.v4.b32 [ %rd18 + 0 ], { %r605, %r606, %r607, %r608 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd19 + 0 ], { %r609, %r610, %r611, %r612 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v4.b32 [ %rd20 + 0 ], { %r613, %r614, %r615, %r616 };
	// end inline asm
	.loc	1 91 4                          // cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py:91:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/yc/cycffoe5fjv3ypvib3r6iy4pjz5n6vaqikskjxlowr4l7gj5rj4c.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 121
.b8 99
.b8 102
.b8 102
.b8 111
.b8 101
.b8 53
.b8 102
.b8 106
.b8 118
.b8 51
.b8 121
.b8 112
.b8 118
.b8 105
.b8 98
.b8 51
.b8 114
.b8 54
.b8 105
.b8 121
.b8 52
.b8 112
.b8 106
.b8 122
.b8 53
.b8 110
.b8 54
.b8 118
.b8 97
.b8 113
.b8 105
.b8 107
.b8 115
.b8 107
.b8 106
.b8 120
.b8 108
.b8 111
.b8 119
.b8 114
.b8 52
.b8 108
.b8 55
.b8 103
.b8 106
.b8 53
.b8 114
.b8 106
.b8 52
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 121
.b8 99
.b8 0
	}
	.section	.debug_macinfo	{	}
