
AVRASM ver. 2.2.7  C:\Users\GuCa\Desktop\Snake\Snake\main.asm Sat May 25 14:42:09 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Snake.asm
                                 ;
                                 ; Created: 2019-04-25 13:47:41
                                 ; Author : Jonna, Mike, Erik & Simon
                                 ;
                                 /* Changelog
                                 	Simon 25/5:
                                 	-Skapade subrutiner fr rrelse (moveSouth etc)
                                 	-Skapade game loop
                                 	-Tog bort calcHeadPosition eftersom vi inte lngre behver kolla vilken rad huvudet befinner sig p
                                 	-ndrade vrden i ADMUX, gamla vrden finns utkommenterade lngst ner
                                 
                                 	To-do:
                                 	Flytta ormen: spara ner gamla positionen innan den skrivs ver s nsta "kroppsdel" kan rva
                                 	Rknare/pekare fr att hlla koll p kanterna?
                                 
                                 */
                                 
                                 .DEF end = r16
                                 .DEF temp1 = r17
                                 .DEF temp2 = r18
                                 .DEF temp3 = r19
                                 .DEF temp4 = r20
                                 .DEF temp5 = r21
                                 .DEF loopcounter = r22
                                 .DEF food = r23
                                 .DEF length = r24
                                 .DEF direction = r25
                                 
                                 .DSEG
000100                           snakebody:		.BYTE 16
000110                           matrix:			.BYTE 8
                                 
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0003                 jmp init
000002 0000                      nop
                                 
                                 init:
                                 	// Enable DDR registers
000003 ef0f                          ldi r16, 0b11111111
000004 b907                          out DDRC, r16
000005 ef0f                          ldi r16, 0b11111111
000006 b90a                          out DDRD, r16
000007 ef0f                          ldi r16, 0b11111111
000008 b904                          out DDRB, r16
                                 
                                 	// Pointers to matrix (snake)
000009 e0f1                      	ldi ZH, HIGH(snakebody)
00000a e0e0                      	ldi ZL, LOW(snakebody)
00000b e0d1                      	ldi YH, HIGH(matrix)
00000c e1c0                      	ldi YL, LOW(matrix)
                                 	
                                 	// Snake head
00000d e014                      	ldi temp1, 0b00000100
00000e 8310                      	st Z, temp1
00000f e614                      	ldi temp1, 0b01100100
000010 8311                      	std Z+1, temp1
000011 e514                      	ldi temp1, 0b01010100
000012 8312                      	std Z+2, temp1	
000013 e414                      	ldi temp1, 0b01000100
000014 8313                      	std Z+3, temp1
                                 
                                 	// Matrix
000015 8218                      	st Y, r1
000016 8219                      	std Y+1, r1
000017 821a                      	std Y+2, r1
000018 821b                      	std Y+3, r1
000019 821c                      	std Y+4, r1
00001a 821d                      	std Y+5, r1
00001b 821e                      	std Y+6, r1
00001c 821f                      	std Y+7, r1
                                 
                                 	// Tools
00001d e084                      	ldi length, 4
00001e e060                      	ldi loopcounter, 0
                                 	
                                 	// Enable Joystick
00001f e610                      	ldi		temp1, 0b01100000
000020 9310 007c                    	sts		ADMUX,temp1
000022 e817                         	ldi		temp1,0b10000111
000023 9310 007a                    	sts		ADCSRA,temp1
                                 /*	ldi r16, 0b01100000
                                 	lds temp1, ADMUX
                                 	or r16, temp1
                                 	sts ADMUX, r16
                                 	ldi r16, 0b10000111
                                 	lds temp1, ADCSRA
                                 	or r16, temp1
                                 	sts ADCSRA, r16
                                 */
                                 main:
000025 940e 002b                 	call updatesnake
000027 0000                      	nop
000028 940c 00c7                 	jmp drawMatrix				// Draws matrix, jumps back to main. *Do this last*
00002a 0000                      	nop
                                 updatesnake:
00002b 940e 02ef                 	call joystickinput				// Listen to input. This modifies Z
00002d 0000                      	nop
00002e 940e 0033                 	call translatePositions		// Translates coordinates (Z) to matrix (Y)
000030 0000                      	nop
000031 9508                      	ret
000032 0000                      	nop
                                 translatePositions:				// Iterates through Z (positions) to translate into matrix
000033 1786                      	cp length, loopcounter
000034 f129                      	breq exit2
000035 0000                      	nop
000036 8110                      	ld temp1, Z
000037 2f21                      	mov temp2, temp1
000038 7f20                      	andi temp2, 0b11110000		// Mask out X-value (first 4 bits)
000039 9526                      	lsr temp2					// Shift 4 steps right to make compares easier
00003a 9526                      	lsr temp2
00003b 9526                      	lsr temp2
00003c 9526                      	lsr temp2
00003d 3020                      	cpi temp2, 0
00003e f0f1                      	breq X_0
00003f 0000                      	nop
000040 3021                      	cpi temp2, 1
000041 f0f9                      	breq X_1
000042 0000                      	nop
000043 3022                      	cpi temp2, 2
000044 f101                      	breq X_2
000045 0000                      	nop
000046 3023                      	cpi temp2, 3
000047 f109                      	breq X_3
000048 0000                      	nop
000049 3024                      	cpi temp2, 4
00004a f111                      	breq X_4
00004b 0000                      	nop
00004c 3025                      	cpi temp2, 5
00004d f119                      	breq X_5
00004e 0000                      	nop
00004f 3026                      	cpi temp2, 6
000050 f121                      	breq X_6
000051 0000                      	nop
000052 3027                      	cpi temp2, 7
000053 f129                      	breq X_7
000054 0000                      	nop
                                 	
                                 	exit1:
000055 5f6f                      	subi loopcounter, -1	// increment i
000056 5fef                      	subi ZL, -1				// increase pointer (next position is to be read) 
000057 940c 0033                 	jmp translatePositions
000059 0000                      	nop
                                 	
                                 	exit2:
00005a e0e0                      	ldi ZL, LOW(snakebody)	// reset pointer before returning to main
00005b 9508                      	ret
00005c 0000                      	nop
                                 	X_0:
00005d e031                      	ldi temp3, 0b00000001
00005e 940c 007d                 	jmp calcYPos
000060 0000                      	nop
                                 	X_1:
000061 e032                      	ldi temp3, 0b00000010
000062 940c 007d                 	jmp calcYPos
000064 0000                      	nop	
                                 	X_2:
000065 e034                      	ldi temp3, 0b00000100
000066 940c 007d                 	jmp calcYPos
000068 0000                      	nop
                                 	X_3:
000069 e038                      	ldi temp3, 0b00001000
00006a 940c 007d                 	jmp calcYPos
00006c 0000                      	nop
                                 	X_4:
00006d e130                      	ldi temp3, 0b00010000
00006e 940c 007d                 	jmp calcYPos
000070 0000                      	nop
                                 	X_5:
000071 e230                      	ldi temp3, 0b00100000
000072 940c 007d                 	jmp calcYPos
000074 0000                      	nop
                                 	X_6:
000075 e430                      	ldi temp3, 0b01000000
000076 940c 007d                 	jmp calcYPos
000078 0000                      	nop
                                 	X_7:
000079 e830                      	ldi temp3, 0b10000000
00007a 940c 007d                 	jmp calcYPos
00007c 0000                      	nop
                                 	calcYPos:					// Calculate which Y position in matrix to draw to
00007d 2f41                      	mov temp4, temp1
00007e 704f                      	andi temp4, 0b00001111
00007f 3040                      	cpi temp4, 0
000080 f0b1                      	breq Y_0
000081 0000                      	nop
000082 3041                      	cpi temp4, 1
000083 f0c9                      	breq Y_1
000084 0000                      	nop
000085 3042                      	cpi temp4, 2
000086 f0e1                      	breq Y_2
000087 0000                      	nop
000088 3043                      	cpi temp4, 3
000089 f0f9                      	breq Y_3
00008a 0000                      	nop
00008b 3044                      	cpi temp4, 4
00008c f111                      	breq Y_4
00008d 0000                      	nop
00008e 3045                      	cpi temp4, 5
00008f f129                      	breq Y_5
000090 0000                      	nop
000091 3046                      	cpi temp4, 6
000092 f141                      	breq Y_6
000093 0000                      	nop
000094 3047                      	cpi temp4, 7
000095 f159                      	breq Y_7
000096 0000                      	nop 
                                 	Y_0:						// Save previous value of matrix row and insert new
000097 8148                      	ld temp4, Y
000098 2b34                      	or temp3, temp4
000099 8338                      	st Y, temp3
00009a 940c 0055                 	jmp exit1
00009c 0000                      	nop
                                 	Y_1:
00009d 8149                      	ldd temp4, Y+1
00009e 2b34                      	or temp3, temp4
00009f 8339                      	std Y+1, temp3
0000a0 940c 0055                 	jmp exit1
0000a2 0000                      	nop
                                 	Y_2:
0000a3 814a                      	ldd temp4, Y+2
0000a4 2b34                      	or temp3, temp4
0000a5 833a                      	std Y+2, temp3
0000a6 940c 0055                 	jmp exit1
0000a8 0000                      	nop
                                 	Y_3:
0000a9 814b                      	ldd temp4, Y+3
0000aa 2b34                      	or temp3, temp4
0000ab 833b                      	std Y+3, temp3
0000ac 940c 0055                 	jmp exit1
0000ae 0000                      	nop
                                 	Y_4:
0000af 814c                      	ldd temp4, Y+4
0000b0 2b34                      	or temp3, temp4
0000b1 833c                      	std Y+4, temp3
0000b2 940c 0055                 	jmp exit1
0000b4 0000                      	nop
                                 	Y_5:
0000b5 814d                      	ldd temp4, Y+5
0000b6 2b34                      	or temp3, temp4
0000b7 833d                      	std Y+5, temp3
0000b8 940c 0055                 	jmp exit1
0000ba 0000                      	nop
                                 	Y_6:
0000bb 814e                      	ldd temp4, Y+6
0000bc 2b34                      	or temp3, temp4
0000bd 833e                      	std Y+6, temp3
0000be 940c 0055                 	jmp exit1
0000c0 0000                      	nop
                                 	Y_7:
0000c1 814f                      	ldd temp4, Y+7
0000c2 2b34                      	or temp3, temp4
0000c3 833f                      	std Y+7, temp3
0000c4 940c 0055                 	jmp exit1
0000c6 0000                      	nop
                                 drawMatrix:
                                 /*Begin drawing one row at a time. Load in value from matrix and make compares.
                                 Depending on value of row, the bits will translate correctly and be saved in register "end"
                                 Finally, each row outputs "end" to corresponding port*/
                                 calcrow_0:			
0000c7 8118                      	ld temp1, Y
0000c8 e000                      	ldi end, 0b00000000
0000c9 3810                      	cpi temp1, 0b10000000
0000ca f028                      	brlo calc64_0
0000cb 0000                      	nop
0000cc e4a0                      	ldi r26, 0b01000000
0000cd 95a1                      	neg r26
0000ce 1b0a                      	sub end, r26
0000cf 5810                      	subi temp1, 0b10000000
                                 calc64_0:
0000d0 3410                      	cpi temp1, 0b01000000
0000d1 f028                      	brlo calc32_0
0000d2 0000                      	nop
0000d3 e8a0                      	ldi r26, 0b10000000
0000d4 95a1                      	neg r26
0000d5 1b0a                      	sub end, r26
0000d6 5410                      	subi temp1, 0b01000000
                                 calc32_0:
0000d7 3210                      	cpi temp1, 0b00100000
0000d8 f028                      	brlo calc16_0
0000d9 0000                      	nop
0000da e0a1                      	ldi r26, 0b00000001
0000db 95a1                      	neg r26
0000dc 1b0a                      	sub end, r26
0000dd 5210                      	subi temp1, 0b00100000
                                 calc16_0:
0000de 3110                      	cpi temp1, 0b00010000
0000df f028                      	brlo calc8_0
0000e0 0000                      	nop
0000e1 e0a2                      	ldi r26, 0b00000010
0000e2 95a1                      	neg r26
0000e3 1b0a                      	sub end, r26
0000e4 5110                      	subi temp1, 0b00010000
                                 calc8_0:
0000e5 3018                      	cpi temp1, 0b00001000
0000e6 f028                      	brlo calc4_0
0000e7 0000                      	nop
0000e8 e0a4                      	ldi r26, 0b00000100
0000e9 95a1                      	neg r26
0000ea 1b0a                      	sub end, r26
0000eb 5018                      	subi temp1, 0b00001000
                                 calc4_0:
0000ec 3014                      	cpi temp1, 0b00000100
0000ed f028                      	brlo calc2_0
0000ee 0000                      	nop
0000ef e0a8                      	ldi r26, 0b00001000
0000f0 95a1                      	neg r26
0000f1 1b0a                      	sub end, r26
0000f2 5014                      	subi temp1, 0b00000100
                                 calc2_0:
0000f3 3012                      	cpi temp1, 0b00000010
0000f4 f028                      	brlo calc1_0
0000f5 0000                      	nop
0000f6 e1a0                      	ldi r26, 0b00010000
0000f7 95a1                      	neg r26
0000f8 1b0a                      	sub end, r26
0000f9 5012                      	subi temp1, 0b00000010
                                 calc1_0:
0000fa 3011                      	cpi temp1, 0b00000001
0000fb f028                      	brlo outputrow_0
0000fc 0000                      	nop
0000fd e2a0                      	ldi r26, 0b00100000
0000fe 95a1                      	neg r26
0000ff 1b0a                      	sub end, r26
000100 5011                      	subi temp1, 0b00000001
                                 outputrow_0:
000101 e011                      	ldi temp1, 0b00000001
000102 b918                      	out PORTC, temp1
000103 2f10                      	mov temp1, end
000104 7c10                      	ANDI temp1, 0b11000000
000105 b91b                      	out PORTD, temp1
000106 2f10                      	mov temp1, end
000107 731f                      	ANDI temp1, 0b00111111
000108 b915                      	out PORTB, temp1
000109 940e 0372                 	call delay1
00010b 0000                      	nop
                                 calcrow_1:
00010c 8119                      	ldd temp1, Y+1
00010d e000                      	ldi end, 0b00000000
00010e 3810                      	cpi temp1, 0b10000000
00010f f028                      	brlo calc64_1
000110 0000                      	nop
000111 e4a0                      	ldi r26, 0b01000000
000112 95a1                      	neg r26
000113 1b0a                      	sub end, r26
000114 5810                      	subi temp1, 0b10000000
                                 calc64_1:
000115 3410                      	cpi temp1, 0b01000000
000116 f028                      	brlo calc32_1
000117 0000                      	nop
000118 e8a0                      	ldi r26, 0b10000000
000119 95a1                      	neg r26
00011a 1b0a                      	sub end, r26
00011b 5410                      	subi temp1, 0b01000000
                                 calc32_1:
00011c 3210                      	cpi temp1, 0b00100000
00011d f028                      	brlo calc16_1
00011e 0000                      	nop
00011f e0a1                      	ldi r26, 0b00000001
000120 95a1                      	neg r26
000121 1b0a                      	sub end, r26
000122 5210                      	subi temp1, 0b00100000
                                 calc16_1:
000123 3110                      	cpi temp1, 0b00010000
000124 f028                      	brlo calc8_1
000125 0000                      	nop
000126 e0a2                      	ldi r26, 0b00000010
000127 95a1                      	neg r26
000128 1b0a                      	sub end, r26
000129 5110                      	subi temp1, 0b00010000
                                 calc8_1:
00012a 3018                      	cpi temp1, 0b00001000
00012b f028                      	brlo calc4_1
00012c 0000                      	nop
00012d e0a4                      	ldi r26, 0b00000100
00012e 95a1                      	neg r26
00012f 1b0a                      	sub end, r26
000130 5018                      	subi temp1, 0b00001000
                                 calc4_1:
000131 3014                      	cpi temp1, 0b00000100
000132 f028                      	brlo calc2_1
000133 0000                      	nop
000134 e0a8                      	ldi r26, 0b00001000
000135 95a1                      	neg r26
000136 1b0a                      	sub end, r26
000137 5014                      	subi temp1, 0b00000100
                                 calc2_1:
000138 3012                      	cpi temp1, 0b00000010
000139 f028                      	brlo calc1_1
00013a 0000                      	nop
00013b e1a0                      	ldi r26, 0b00010000
00013c 95a1                      	neg r26
00013d 1b0a                      	sub end, r26
00013e 5012                      	subi temp1, 0b00000010
                                 calc1_1:
00013f 3011                      	cpi temp1, 0b00000001
000140 f028                      	brlo outputrow_1
000141 0000                      	nop
000142 e2a0                      	ldi r26, 0b00100000
000143 95a1                      	neg r26
000144 1b0a                      	sub end, r26
000145 5011                      	subi temp1, 0b00000001
                                 outputrow_1:
000146 e012                      	ldi temp1, 0b00000010
000147 b918                      	out PORTC, temp1
000148 2f10                      	mov temp1, end
000149 7c10                      	ANDI temp1, 0b11000000
00014a b91b                      	out PORTD, temp1
00014b 2f10                      	mov temp1, end
00014c 731f                      	ANDI temp1, 0b00111111
00014d b915                      	out PORTB, temp1
00014e 940e 0372                 	call delay1
000150 0000                      	nop
                                 calcrow_2:
000151 811a                      	ldd temp1, Y+2
000152 e000                      	ldi end, 0b00000000
000153 3810                      	cpi temp1, 0b10000000
000154 f028                      	brlo calc64_2
000155 0000                      	nop
000156 e4a0                      	ldi r26, 0b01000000
000157 95a1                      	neg r26
000158 1b0a                      	sub end, r26
000159 5810                      	subi temp1, 0b10000000
                                 calc64_2:
00015a 3410                      	cpi temp1, 0b01000000
00015b f028                      	brlo calc32_2
00015c 0000                      	nop
00015d e8a0                      	ldi r26, 0b10000000
00015e 95a1                      	neg r26
00015f 1b0a                      	sub end, r26
000160 5410                      	subi temp1, 0b01000000
                                 calc32_2:
000161 3210                      	cpi temp1, 0b00100000
000162 f028                      	brlo calc16_2
000163 0000                      	nop
000164 e0a1                      	ldi r26, 0b00000001
000165 95a1                      	neg r26
000166 1b0a                      	sub end, r26
000167 5210                      	subi temp1, 0b00100000
                                 calc16_2:
000168 3110                      	cpi temp1, 0b00010000
000169 f028                      	brlo calc8_2
00016a 0000                      	nop
00016b e0a2                      	ldi r26, 0b00000010
00016c 95a1                      	neg r26
00016d 1b0a                      	sub end, r26
00016e 5110                      	subi temp1, 0b00010000
                                 calc8_2:
00016f 3018                      	cpi temp1, 0b00001000
000170 f028                      	brlo calc4_2
000171 0000                      	nop
000172 e0a4                      	ldi r26, 0b00000100
000173 95a1                      	neg r26
000174 1b0a                      	sub end, r26
000175 5018                      	subi temp1, 0b00001000
                                 calc4_2:
000176 3014                      	cpi temp1, 0b00000100
000177 f028                      	brlo calc2_2
000178 0000                      	nop
000179 e0a8                      	ldi r26, 0b00001000
00017a 95a1                      	neg r26
00017b 1b0a                      	sub end, r26
00017c 5014                      	subi temp1, 0b00000100
                                 calc2_2:
00017d 3012                      	cpi temp1, 0b00000010
00017e f028                      	brlo calc1_2
00017f 0000                      	nop
000180 e1a0                      	ldi r26, 0b00010000
000181 95a1                      	neg r26
000182 1b0a                      	sub end, r26
000183 5012                      	subi temp1, 0b00000010
                                 calc1_2:
000184 3011                      	cpi temp1, 0b00000001
000185 f028                      	brlo outputrow_2
000186 0000                      	nop
000187 e2a0                      	ldi r26, 0b00100000
000188 95a1                      	neg r26
000189 1b0a                      	sub end, r26
00018a 5011                      	subi temp1, 0b00000001
                                 outputrow_2:
00018b e014                      	ldi temp1, 0b00000100
00018c b918                      	out PORTC, temp1
00018d 2f10                      	mov temp1, end
00018e 7c10                      	ANDI temp1, 0b11000000
00018f b91b                      	out PORTD, temp1
000190 2f10                      	mov temp1, end
000191 731f                      	ANDI temp1, 0b00111111
000192 b915                      	out PORTB, temp1
000193 940e 0372                 	call delay1
000195 0000                      	nop
                                 calcrow_3:
000196 811b                      	ldd temp1, Y+3
000197 e000                      	ldi end, 0b00000000
000198 3810                      	cpi temp1, 0b10000000
000199 f028                      	brlo calc64_3
00019a 0000                      	nop
00019b e4a0                      	ldi r26, 0b01000000
00019c 95a1                      	neg r26
00019d 1b0a                      	sub end, r26
00019e 5810                      	subi temp1, 0b10000000
                                 calc64_3:
00019f 3410                      	cpi temp1, 0b01000000
0001a0 f028                      	brlo calc32_3
0001a1 0000                      	nop
0001a2 e8a0                      	ldi r26, 0b10000000
0001a3 95a1                      	neg r26
0001a4 1b0a                      	sub end, r26
0001a5 5410                      	subi temp1, 0b01000000
                                 calc32_3:
0001a6 3210                      	cpi temp1, 0b00100000
0001a7 f028                      	brlo calc16_3
0001a8 0000                      	nop
0001a9 e0a1                      	ldi r26, 0b00000001
0001aa 95a1                      	neg r26
0001ab 1b0a                      	sub end, r26
0001ac 5210                      	subi temp1, 0b00100000
                                 calc16_3:
0001ad 3110                      	cpi temp1, 0b00010000
0001ae f028                      	brlo calc8_3
0001af 0000                      	nop
0001b0 e0a2                      	ldi r26, 0b00000010
0001b1 95a1                      	neg r26
0001b2 1b0a                      	sub end, r26
0001b3 5110                      	subi temp1, 0b00010000
                                 calc8_3:
0001b4 3018                      	cpi temp1, 0b00001000
0001b5 f028                      	brlo calc4_3
0001b6 0000                      	nop
0001b7 e0a4                      	ldi r26, 0b00000100
0001b8 95a1                      	neg r26
0001b9 1b0a                      	sub end, r26
0001ba 5018                      	subi temp1, 0b00001000
                                 calc4_3:
0001bb 3014                      	cpi temp1, 0b00000100
0001bc f028                      	brlo calc2_3
0001bd 0000                      	nop
0001be e0a8                      	ldi r26, 0b00001000
0001bf 95a1                      	neg r26
0001c0 1b0a                      	sub end, r26
0001c1 5014                      	subi temp1, 0b00000100
                                 calc2_3:
0001c2 3012                      	cpi temp1, 0b00000010
0001c3 f028                      	brlo calc1_3
0001c4 0000                      	nop
0001c5 e1a0                      	ldi r26, 0b00010000
0001c6 95a1                      	neg r26
0001c7 1b0a                      	sub end, r26
0001c8 5012                      	subi temp1, 0b00000010
                                 calc1_3:
0001c9 3011                      	cpi temp1, 0b00000001
0001ca f028                      	brlo outputrow_3
0001cb 0000                      	nop
0001cc e2a0                      	ldi r26, 0b00100000
0001cd 95a1                      	neg r26
0001ce 1b0a                      	sub end, r26
0001cf 5011                      	subi temp1, 0b00000001
                                 outputrow_3:
0001d0 e018                      	ldi temp1, 0b00001000
0001d1 b918                      	out PORTC, temp1
0001d2 2f10                      	mov temp1, end
0001d3 7c10                      	ANDI temp1, 0b11000000
0001d4 b91b                      	out PORTD, temp1
0001d5 2f10                      	mov temp1, end
0001d6 731f                      	ANDI temp1, 0b00111111
0001d7 b915                      	out PORTB, temp1
0001d8 940e 0372                 	call delay1
0001da 0000                      	nop
                                 calcrow_4:
0001db 811c                      	ldd temp1, Y+4
0001dc e000                      	ldi end, 0b00000000
0001dd 3810                      	cpi temp1, 0b10000000
0001de f028                      	brlo calc64_4
0001df 0000                      	nop
0001e0 e4a0                      	ldi r26, 0b01000000
0001e1 95a1                      	neg r26
0001e2 1b0a                      	sub end, r26
0001e3 5810                      	subi temp1, 0b10000000
                                 calc64_4:
0001e4 3410                      	cpi temp1, 0b01000000
0001e5 f028                      	brlo calc32_4
0001e6 0000                      	nop
0001e7 e8a0                      	ldi r26, 0b10000000
0001e8 95a1                      	neg r26
0001e9 1b0a                      	sub end, r26
0001ea 5410                      	subi temp1, 0b01000000
                                 calc32_4:
0001eb 3210                      	cpi temp1, 0b00100000
0001ec f028                      	brlo calc16_4
0001ed 0000                      	nop
0001ee e0a1                      	ldi r26, 0b00000001
0001ef 95a1                      	neg r26
0001f0 1b0a                      	sub end, r26
0001f1 5210                      	subi temp1, 0b00100000
                                 calc16_4:
0001f2 3110                      	cpi temp1, 0b00010000
0001f3 f028                      	brlo calc8_4
0001f4 0000                      	nop
0001f5 e0a2                      	ldi r26, 0b00000010
0001f6 95a1                      	neg r26
0001f7 1b0a                      	sub end, r26
0001f8 5110                      	subi temp1, 0b00010000
                                 calc8_4:
0001f9 3018                      	cpi temp1, 0b00001000
0001fa f028                      	brlo calc4_4
0001fb 0000                      	nop
0001fc e0a4                      	ldi r26, 0b00000100
0001fd 95a1                      	neg r26
0001fe 1b0a                      	sub end, r26
0001ff 5018                      	subi temp1, 0b00001000
                                 calc4_4:
000200 3014                      	cpi temp1, 0b00000100
000201 f028                      	brlo calc2_4
000202 0000                      	nop
000203 e0a8                      	ldi r26, 0b00001000
000204 95a1                      	neg r26
000205 1b0a                      	sub end, r26
000206 5014                      	subi temp1, 0b00000100
                                 calc2_4:
000207 3012                      	cpi temp1, 0b00000010
000208 f028                      	brlo calc1_4
000209 0000                      	nop
00020a e1a0                      	ldi r26, 0b00010000
00020b 95a1                      	neg r26
00020c 1b0a                      	sub end, r26
00020d 5012                      	subi temp1, 0b00000010
                                 calc1_4:
00020e 3011                      	cpi temp1, 0b00000001
00020f f028                      	brlo outputrow_4
000210 0000                      	nop
000211 e2a0                      	ldi r26, 0b00100000
000212 95a1                      	neg r26
000213 1b0a                      	sub end, r26
000214 5011                      	subi temp1, 0b00000001
                                 outputrow_4:
000215 b818                      	out PORTC, r1
000216 2f10                      	mov temp1, end
000217 7c10                      	ANDI temp1, 0b11000000
000218 6014                      	ORI temp1, 0b00000100
000219 b91b                      	out PORTD, temp1
00021a 2f10                      	mov temp1, end
00021b 731f                      	ANDI temp1, 0b00111111
00021c b915                      	out PORTB, temp1
00021d 940e 0372                 	call delay1
00021f 0000                      	nop
                                 calcrow_5:
000220 811d                      	ldd temp1, Y+5
000221 e000                      	ldi end, 0b00000000
000222 3810                      	cpi temp1, 0b10000000
000223 f028                      	brlo calc64_5
000224 0000                      	nop
000225 e4a0                      	ldi r26, 0b01000000
000226 95a1                      	neg r26
000227 1b0a                      	sub end, r26
000228 5810                      	subi temp1, 0b10000000
                                 calc64_5:
000229 3410                      	cpi temp1, 0b01000000
00022a f028                      	brlo calc32_5
00022b 0000                      	nop
00022c e8a0                      	ldi r26, 0b10000000
00022d 95a1                      	neg r26
00022e 1b0a                      	sub end, r26
00022f 5410                      	subi temp1, 0b01000000
                                 calc32_5:
000230 3210                      	cpi temp1, 0b00100000
000231 f028                      	brlo calc16_5
000232 0000                      	nop
000233 e0a1                      	ldi r26, 0b00000001
000234 95a1                      	neg r26
000235 1b0a                      	sub end, r26
000236 5210                      	subi temp1, 0b00100000
                                 calc16_5:
000237 3110                      	cpi temp1, 0b00010000
000238 f028                      	brlo calc8_5
000239 0000                      	nop
00023a e0a2                      	ldi r26, 0b00000010
00023b 95a1                      	neg r26
00023c 1b0a                      	sub end, r26
00023d 5110                      	subi temp1, 0b00010000
                                 calc8_5:
00023e 3018                      	cpi temp1, 0b00001000
00023f f028                      	brlo calc4_5
000240 0000                      	nop
000241 e0a4                      	ldi r26, 0b00000100
000242 95a1                      	neg r26
000243 1b0a                      	sub end, r26
000244 5018                      	subi temp1, 0b00001000
                                 calc4_5:
000245 3014                      	cpi temp1, 0b00000100
000246 f028                      	brlo calc2_5
000247 0000                      	nop
000248 e0a8                      	ldi r26, 0b00001000
000249 95a1                      	neg r26
00024a 1b0a                      	sub end, r26
00024b 5014                      	subi temp1, 0b00000100
                                 calc2_5:
00024c 3012                      	cpi temp1, 0b00000010
00024d f028                      	brlo calc1_5
00024e 0000                      	nop
00024f e1a0                      	ldi r26, 0b00010000
000250 95a1                      	neg r26
000251 1b0a                      	sub end, r26
000252 5012                      	subi temp1, 0b00000010
                                 calc1_5:
000253 3011                      	cpi temp1, 0b00000001
000254 f028                      	brlo outputrow_5
000255 0000                      	nop
000256 e2a0                      	ldi r26, 0b00100000
000257 95a1                      	neg r26
000258 1b0a                      	sub end, r26
000259 5011                      	subi temp1, 0b00000001
                                 outputrow_5:
00025a 2f10                      	mov temp1, end
00025b 7c10                      	ANDI temp1, 0b11000000
00025c 6018                      	ORI temp1, 0b00001000
00025d b91b                      	out PORTD, temp1
00025e 2f10                      	mov temp1, end
00025f 731f                      	ANDI temp1, 0b00111111
000260 b915                      	out PORTB, temp1
000261 940e 0372                 	call delay1
000263 0000                      	nop
                                 calcrow_6:
000264 811e                      	ldd temp1, Y+6
000265 e000                      	ldi end, 0b00000000
000266 3810                      	cpi temp1, 0b10000000
000267 f028                      	brlo calc64_6
000268 0000                      	nop
000269 e4a0                      	ldi r26, 0b01000000
00026a 95a1                      	neg r26
00026b 1b0a                      	sub end, r26
00026c 5810                      	subi temp1, 0b10000000
                                 calc64_6:
00026d 3410                      	cpi temp1, 0b01000000
00026e f028                      	brlo calc32_6
00026f 0000                      	nop
000270 e8a0                      	ldi r26, 0b10000000
000271 95a1                      	neg r26
000272 1b0a                      	sub end, r26
000273 5410                      	subi temp1, 0b01000000
                                 calc32_6:
000274 3210                      	cpi temp1, 0b00100000
000275 f028                      	brlo calc16_6
000276 0000                      	nop
000277 e0a1                      	ldi r26, 0b00000001
000278 95a1                      	neg r26
000279 1b0a                      	sub end, r26
00027a 5210                      	subi temp1, 0b00100000
                                 calc16_6:
00027b 3110                      	cpi temp1, 0b00010000
00027c f028                      	brlo calc8_6
00027d 0000                      	nop
00027e e0a2                      	ldi r26, 0b00000010
00027f 95a1                      	neg r26
000280 1b0a                      	sub end, r26
000281 5110                      	subi temp1, 0b00010000
                                 calc8_6:
000282 3018                      	cpi temp1, 0b00001000
000283 f028                      	brlo calc4_6
000284 0000                      	nop
000285 e0a4                      	ldi r26, 0b00000100
000286 95a1                      	neg r26
000287 1b0a                      	sub end, r26
000288 5018                      	subi temp1, 0b00001000
                                 calc4_6:
000289 3014                      	cpi temp1, 0b00000100
00028a f028                      	brlo calc2_6
00028b 0000                      	nop
00028c e0a8                      	ldi r26, 0b00001000
00028d 95a1                      	neg r26
00028e 1b0a                      	sub end, r26
00028f 5014                      	subi temp1, 0b00000100
                                 calc2_6:
000290 3012                      	cpi temp1, 0b00000010
000291 f028                      	brlo calc1_6
000292 0000                      	nop
000293 e1a0                      	ldi r26, 0b00010000
000294 95a1                      	neg r26
000295 1b0a                      	sub end, r26
000296 5012                      	subi temp1, 0b00000010
                                 calc1_6:
000297 3011                      	cpi temp1, 0b00000001
000298 f028                      	brlo outputrow_6
000299 0000                      	nop
00029a e2a0                      	ldi r26, 0b00100000
00029b 95a1                      	neg r26
00029c 1b0a                      	sub end, r26
00029d 5011                      	subi temp1, 0b00000001
                                 outputrow_6:
00029e 2f10                      	mov temp1, end
00029f 7c10                      	ANDI temp1, 0b11000000
0002a0 6110                      	ORI temp1, 0b00010000
0002a1 b91b                      	out PORTD, temp1
0002a2 2f10                      	mov temp1, end
0002a3 731f                      	ANDI temp1, 0b00111111
0002a4 b915                      	out PORTB, temp1
0002a5 940e 0372                 	call delay1
0002a7 0000                      	nop
                                 calcrow_7:
0002a8 811f                      	ldd temp1, Y+7
0002a9 e000                      	ldi end, 0b00000000
0002aa 3810                      	cpi temp1, 0b10000000
0002ab f028                      	brlo calc64_7
0002ac 0000                      	nop
0002ad e4a0                      	ldi r26, 0b01000000
0002ae 95a1                      	neg r26
0002af 1b0a                      	sub end, r26
0002b0 5810                      	subi temp1, 0b10000000
                                 calc64_7:
0002b1 3410                      	cpi temp1, 0b01000000
0002b2 f028                      	brlo calc32_7
0002b3 0000                      	nop
0002b4 e8a0                      	ldi r26, 0b10000000
0002b5 95a1                      	neg r26
0002b6 1b0a                      	sub end, r26
0002b7 5410                      	subi temp1, 0b01000000
                                 calc32_7:
0002b8 3210                      	cpi temp1, 0b00100000
0002b9 f028                      	brlo calc16_7
0002ba 0000                      	nop
0002bb e0a1                      	ldi r26, 0b00000001
0002bc 95a1                      	neg r26
0002bd 1b0a                      	sub end, r26
0002be 5210                      	subi temp1, 0b00100000
                                 calc16_7:
0002bf 3110                      	cpi temp1, 0b00010000
0002c0 f028                      	brlo calc8_7
0002c1 0000                      	nop
0002c2 e0a2                      	ldi r26, 0b00000010
0002c3 95a1                      	neg r26
0002c4 1b0a                      	sub end, r26
0002c5 5110                      	subi temp1, 0b00010000
                                 calc8_7:
0002c6 3018                      	cpi temp1, 0b00001000
0002c7 f028                      	brlo calc4_7
0002c8 0000                      	nop
0002c9 e0a4                      	ldi r26, 0b00000100
0002ca 95a1                      	neg r26
0002cb 1b0a                      	sub end, r26
0002cc 5018                      	subi temp1, 0b00001000
                                 calc4_7:
0002cd 3014                      	cpi temp1, 0b00000100
0002ce f028                      	brlo calc2_7
0002cf 0000                      	nop
0002d0 e0a8                      	ldi r26, 0b00001000
0002d1 95a1                      	neg r26
0002d2 1b0a                      	sub end, r26
0002d3 5014                      	subi temp1, 0b00000100
                                 calc2_7:
0002d4 3012                      	cpi temp1, 0b00000010
0002d5 f028                      	brlo calc1_7
0002d6 0000                      	nop
0002d7 e1a0                      	ldi r26, 0b00010000
0002d8 95a1                      	neg r26
0002d9 1b0a                      	sub end, r26
0002da 5012                      	subi temp1, 0b00000010
                                 calc1_7:
0002db 3011                      	cpi temp1, 0b00000001
0002dc f028                      	brlo outputrow_7
0002dd 0000                      	nop
0002de e2a0                      	ldi r26, 0b00100000
0002df 95a1                      	neg r26
0002e0 1b0a                      	sub end, r26
0002e1 5011                      	subi temp1, 0b00000001
                                 outputrow_7:
0002e2 2f10                      	mov temp1, end
0002e3 7c10                      	ANDI temp1, 0b11000000
0002e4 6210                      	ORI temp1, 0b00100000
0002e5 b91b                      	out PORTD, temp1
0002e6 2f10                      	mov temp1, end
0002e7 731f                      	ANDI temp1, 0b00111111
0002e8 b915                      	out PORTB, temp1
0002e9 940e 0372                 	call delay1
0002eb 0000                      	nop
0002ec 940c 0025                 	jmp main
0002ee 0000                      	nop
                                 	;Draw matrix ends
                                 joystickinput:		//Listen to joystick (X-axis first)
0002ef e015                      	ldi		temp1, 0b00000101		
0002f0 9120 007c                 	lds		temp2, ADMUX
0002f2 7f28                      	andi	temp2, 0b11111000
0002f3 2b21                      	or		temp2, temp1
0002f4 9320 007c                 	sts		ADMUX, temp2
                                 
0002f6 e410                      	ldi		temp1, (1<<ADSC)
0002f7 9120 007a                 	lds		temp2, ADCSRA
0002f9 2b21                      	or		temp2, temp1
0002fa 9320 007a                 	sts		ADCSRA, temp2
                                 wait1:
                                 	;Wait until "read" is finished (bit 6 = 0)
0002fc 9120 007a                 	lds temp2, ADCSRA
0002fe fd26                      	sbrc temp2, ADSC
0002ff 940c 02fc                 	jmp wait1
000301 0000                      	nop
000302 9130 0079                 	lds temp3, ADCH
                                 	;Compare input and branch accordingly
000304 3936                      	cpi temp3, 150
000305 f550                      	brsh west
000306 0000                      	nop
000307 3035                      	cpi temp3, 5
000308 f158                      	brlo east
000309 0000                      	nop
                                 joyinputY:				//Listen to joystick (Y-axis)
00030a e014                      	ldi		temp1, 0b00000100			
00030b 9120 007c                 	lds		temp2, ADMUX
00030d 7f28                      	andi	temp2, 0b11111000
00030e 2b21                      	or		temp2, temp1
00030f 9320 007c                 	sts		ADMUX, temp2
                                 
000311 e410                      	ldi		temp1, (1<<ADSC)
000312 9120 007a                 	lds		temp2, ADCSRA
000314 2b21                      	or		temp2, temp1
000315 9320 007a                 	sts		ADCSRA, temp2	
                                 wait2:
                                 	;Same as wait1 but with up/down motion
000317 9120 007a                 	lds temp2, ADCSRA
000319 fd26                      	sbrc temp2, ADSC
00031a 940c 0317                 	jmp wait2
00031c 0000                      	nop
00031d 9130 0079                 	lds temp3, ADCH
00031f 353a                      	cpi temp3, 90
000320 f438                      	brsh north
000321 0000                      	nop
000322 3031                      	cpi temp3, 1
000323 f040                      	brlo south 
000324 0000                      	nop
000325 940c 0367                 	jmp exitinput			;Exit if no input 
000327 0000                      	nop
                                 north:
000328 e098                      	ldi direction, 0b00001000
000329 940c 0338                 	jmp calcDirection
00032b 0000                      	nop
                                 south:
00032c e094                      	ldi direction, 0b00000100
00032d 940c 0338                 	jmp calcDirection
00032f 0000                      	nop
                                 west:
000330 e092                      	ldi direction, 0b00000010
000331 940c 0338                 	jmp calcDirection 
000333 0000                      	nop
                                 east:
000334 e091                      	ldi direction, 0b00000001
000335 940c 0338                 	jmp calcDirection
000337 0000                      	nop
                                 calcDirection:				;Checks value of "direction" and moves snake's head accordingly
000338 839f                      	std Y+7, direction ;tmp
000339 fd90                      	sbrc direction, 0
00033a 940c 034f                 	jmp moveWest
00033c 0000                      	nop
00033d fd91                      	sbrc direction, 1
00033e 940c 0355                 	jmp moveEast
000340 0000                      	nop
000341 940c 030a                 	jmp joyinputY				
000343 0000                      	nop
000344 fd92                      	sbrc direction, 2
000345 940c 0361                 	jmp moveSouth
000347 0000                      	nop
000348 fd93                      	sbrc direction, 3
000349 940c 035b                 	jmp moveNorth
00034b 0000                      	nop
00034c 940c 0367                 	jmp exitinput
00034e 0000                      	nop
                                 moveWest:					;Move sideways = read old position of head,
00034f 8110                      	ld temp1, Z				;subtract/add LSB of X position (bit value 16), 
000350 5f10                      	subi temp1, -16			;then insert new value back to Z
000351 8310                      	st Z, temp1
000352 940c 0367                 	jmp exitinput
000354 0000                      	nop
                                 moveEast:					
000355 8110                      	ld temp1, Z
000356 5110                      	subi temp1, 16
000357 8310                      	st Z, temp1
000358 940c 0367                 	jmp exitinput
00035a 0000                      	nop
                                 moveNorth:					;Move upwards/downwards = read old position,
00035b 8110                      	ld temp1, Z				;subtract/add LSB of Y position (bit value 1),
00035c 5011                      	subi temp1, 1			;then insert new value back to Z
00035d 8310                      	st Z, temp1
00035e 940c 0367                 	jmp exitinput
000360 0000                      	nop
                                 moveSouth:
000361 8110                      	ld temp1, Z
000362 5f1f                      	subi temp1, -1
000363 8310                      	st Z, temp1
000364 940c 0367                 	jmp exitinput
000366 0000                      	nop
                                 exitinput:					;Go back to main after moving
000367 9508                      	ret
                                 
                                 resetMatrix:				;Troubleshooting, reset matrix
000368 8218                      	st Y, r1
000369 8219                          std Y+1, r1
00036a 821a                          std Y+2, r1
00036b 821b                          std Y+3, r1
00036c 821c                          std Y+4, r1
00036d 821d                          std Y+5, r1
00036e 821e                          std Y+6, r1
00036f 821f                          std Y+7, r1
000370 9508                      	ret
000371 0000                      	nop
                                 delay1:						;Delay called after each output
000372 e03d                          ldi  temp3, 13
000373 ef4c                          ldi  temp4, 252
000374 954a                      L1: dec  temp4
000375 f7f1                          brne L1
000376 953a                          dec  temp3
000377 f7e1                          brne L1
000378 9508                      	ret
000379 0000                      	nop
                                 
                                 /* *********** Gamla ADMUX vrden **************
                                 	//////// VERSION 1.0 ////////////
                                 
                                 	X-axeln
                                 	lds temp2, ADMUX
                                 	ldi temp3, 0b00000101
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 	
                                 	Y-axeln
                                 	lds temp2, ADMUX
                                 	ldi temp3, 0b11111110
                                 	and temp2, temp3
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 
                                 	////////// VERSION 2.0 ///////////////
                                 	
                                 	X-axeln
                                 	;ADMUX
                                 	lds temp2, ADMUX
                                 	andi temp2, 0b11111000
                                 	ldi temp3, 0b00000101
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 	;ADSCRA
                                 	lds temp2, ADCSRA
                                 	ori	temp2, 0b01000000
                                 	sts ADCSRA, temp2
                                 
                                 	Y-axeln
                                 	//ADMUX
                                 	lds temp2, ADMUX
                                 	ldi temp3, 0b00000100
                                 	andi temp2, 0b11111000
                                 	or temp2, temp3
                                 	sts ADMUX, temp2
                                 	//ADSCRA
                                 	lds temp2, ADCSRA
                                 	ori	temp2, 0b01000000
                                 	sts ADCSRA, temp2
                                 	
                                 	/////// VERSION 3.0 (nuvarande) /////////
                                 	Fr att terstlla:
                                 	ndra init tillbaka till det utkommenterade hgst upp, 
                                 	erstt X & Y input till version 2 (wait1 & 2 r ofrndrade)
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :  41 z  :  13 r0 :   0 r1 :  17 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  94 r17: 231 r18:  32 r19:  32 r20:  28 
r21:   0 r22:   3 r23:   0 r24:   2 r25:   9 r26: 192 r27:   0 r28:   1 
r29:   1 r30:   3 r31:   1 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :  20 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  17 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  66 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  11 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  84 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  37 
ld    :   7 ldd   :  14 ldi   : 110 lds   :   8 lpm   :   0 lsl   :   0 
lsr   :   4 mov   :  18 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :  64 nop   : 137 or    :  12 ori   :   4 out   :  24 pop   :   0 
push  :   0 rcall :   0 ret   :   5 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   6 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   8 std   :  25 sts   :   6 
sub   :  64 subi  :  70 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006f4   1780      0   1780   32768   5.4%
[.dseg] 0x000100 0x000118      0     24     24    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
