{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 17:26:30 2016 " "Info: Processing started: Sat Sep 17 17:26:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receptor -c Receptor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receptor -c Receptor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UC:uct\|Sreg " "Info: Detected ripple clock \"UC:uct\|Sreg\" as buffer" {  } { { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uct\|Sreg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register FD:fdt\|timer:clock_divider\|pulse FD:fdt\|counter:rx_bit_counter\|Svalue\[3\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"FD:fdt\|timer:clock_divider\|pulse\" and destination register \"FD:fdt\|counter:rx_bit_counter\|Svalue\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.562 ns + Longest register register " "Info: + Longest register to register delay is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FD:fdt\|timer:clock_divider\|pulse 1 REG LCFF_X43_Y50_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y50_N9; Fanout = 4; REG Node = 'FD:fdt\|timer:clock_divider\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD:fdt|timer:clock_divider|pulse } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/timer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.596 ns) 1.672 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[0\]~5 2 COMB LCCOMB_X41_Y50_N12 2 " "Info: 2: + IC(1.076 ns) + CELL(0.596 ns) = 1.672 ns; Loc. = LCCOMB_X41_Y50_N12; Fanout = 2; COMB Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { FD:fdt|timer:clock_divider|pulse FD:fdt|counter:rx_bit_counter|Svalue[0]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.862 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[1\]~7 3 COMB LCCOMB_X41_Y50_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.862 ns; Loc. = LCCOMB_X41_Y50_N14; Fanout = 2; COMB Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { FD:fdt|counter:rx_bit_counter|Svalue[0]~5 FD:fdt|counter:rx_bit_counter|Svalue[1]~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.948 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[2\]~9 4 COMB LCCOMB_X41_Y50_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.948 ns; Loc. = LCCOMB_X41_Y50_N16; Fanout = 1; COMB Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[2\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FD:fdt|counter:rx_bit_counter|Svalue[1]~7 FD:fdt|counter:rx_bit_counter|Svalue[2]~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.454 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[3\]~10 5 COMB LCCOMB_X41_Y50_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.454 ns; Loc. = LCCOMB_X41_Y50_N18; Fanout = 1; COMB Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { FD:fdt|counter:rx_bit_counter|Svalue[2]~9 FD:fdt|counter:rx_bit_counter|Svalue[3]~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.562 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[3\] 6 REG LCFF_X41_Y50_N19 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.562 ns; Loc. = LCFF_X41_Y50_N19; Fanout = 2; REG Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FD:fdt|counter:rx_bit_counter|Svalue[3]~10 FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 58.00 % ) " "Info: Total cell delay = 1.486 ns ( 58.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 42.00 % ) " "Info: Total interconnect delay = 1.076 ns ( 42.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { FD:fdt|timer:clock_divider|pulse FD:fdt|counter:rx_bit_counter|Svalue[0]~5 FD:fdt|counter:rx_bit_counter|Svalue[1]~7 FD:fdt|counter:rx_bit_counter|Svalue[2]~9 FD:fdt|counter:rx_bit_counter|Svalue[3]~10 FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { FD:fdt|timer:clock_divider|pulse {} FD:fdt|counter:rx_bit_counter|Svalue[0]~5 {} FD:fdt|counter:rx_bit_counter|Svalue[1]~7 {} FD:fdt|counter:rx_bit_counter|Svalue[2]~9 {} FD:fdt|counter:rx_bit_counter|Svalue[3]~10 {} FD:fdt|counter:rx_bit_counter|Svalue[3] {} } { 0.000ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.317 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.205 ns clk~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.205 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.666 ns) 3.317 ns FD:fdt\|counter:rx_bit_counter\|Svalue\[3\] 3 REG LCFF_X41_Y50_N19 2 " "Info: 3: + IC(1.446 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X41_Y50_N19; Fanout = 2; REG Node = 'FD:fdt\|counter:rx_bit_counter\|Svalue\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { clk~clkctrl FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 52.34 % ) " "Info: Total cell delay = 1.736 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 47.66 % ) " "Info: Total interconnect delay = 1.581 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|counter:rx_bit_counter|Svalue[3] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.319 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.205 ns clk~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.205 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.319 ns FD:fdt\|timer:clock_divider\|pulse 3 REG LCFF_X43_Y50_N9 4 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.319 ns; Loc. = LCFF_X43_Y50_N9; Fanout = 4; REG Node = 'FD:fdt\|timer:clock_divider\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl FD:fdt|timer:clock_divider|pulse } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/timer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 52.30 % ) " "Info: Total cell delay = 1.736 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 47.70 % ) " "Info: Total interconnect delay = 1.583 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|timer:clock_divider|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|timer:clock_divider|pulse {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|counter:rx_bit_counter|Svalue[3] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|timer:clock_divider|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|timer:clock_divider|pulse {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "timer.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/timer.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { FD:fdt|timer:clock_divider|pulse FD:fdt|counter:rx_bit_counter|Svalue[0]~5 FD:fdt|counter:rx_bit_counter|Svalue[1]~7 FD:fdt|counter:rx_bit_counter|Svalue[2]~9 FD:fdt|counter:rx_bit_counter|Svalue[3]~10 FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { FD:fdt|timer:clock_divider|pulse {} FD:fdt|counter:rx_bit_counter|Svalue[0]~5 {} FD:fdt|counter:rx_bit_counter|Svalue[1]~7 {} FD:fdt|counter:rx_bit_counter|Svalue[2]~9 {} FD:fdt|counter:rx_bit_counter|Svalue[3]~10 {} FD:fdt|counter:rx_bit_counter|Svalue[3] {} } { 0.000ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|counter:rx_bit_counter|Svalue[3] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|timer:clock_divider|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|timer:clock_divider|pulse {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD:fdt|counter:rx_bit_counter|Svalue[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { FD:fdt|counter:rx_bit_counter|Svalue[3] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/counter.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FD:fdt\|deslocador:serial_shifter\|IQ\[1\] FD:fdt\|parity_tmp clk 17 ps " "Info: Found hold time violation between source  pin or register \"FD:fdt\|deslocador:serial_shifter\|IQ\[1\]\" and destination pin or register \"FD:fdt\|parity_tmp\" for clock \"clk\" (Hold time is 17 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.397 ns + Largest " "Info: + Largest clock skew is 1.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.716 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.970 ns) 3.333 ns UC:uct\|Sreg 2 REG LCFF_X43_Y50_N5 11 " "Info: 2: + IC(1.293 ns) + CELL(0.970 ns) = 3.333 ns; Loc. = LCFF_X43_Y50_N5; Fanout = 11; REG Node = 'UC:uct\|Sreg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { clk UC:uct|Sreg } "NODE_NAME" } } { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.666 ns) 4.716 ns FD:fdt\|parity_tmp 3 REG LCFF_X44_Y50_N1 1 " "Info: 3: + IC(0.717 ns) + CELL(0.666 ns) = 4.716 ns; Loc. = LCFF_X44_Y50_N1; Fanout = 1; REG Node = 'FD:fdt\|parity_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { UC:uct|Sreg FD:fdt|parity_tmp } "NODE_NAME" } } { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.706 ns ( 57.38 % ) " "Info: Total cell delay = 2.706 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.010 ns ( 42.62 % ) " "Info: Total interconnect delay = 2.010 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { clk UC:uct|Sreg FD:fdt|parity_tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.716 ns" { clk {} clk~combout {} UC:uct|Sreg {} FD:fdt|parity_tmp {} } { 0.000ns 0.000ns 1.293ns 0.717ns } { 0.000ns 1.070ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.319 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.205 ns clk~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.205 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.319 ns FD:fdt\|deslocador:serial_shifter\|IQ\[1\] 3 REG LCFF_X44_Y50_N3 9 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.319 ns; Loc. = LCFF_X44_Y50_N3; Fanout = 9; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[1] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 52.30 % ) " "Info: Total cell delay = 1.736 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 47.70 % ) " "Info: Total interconnect delay = 1.583 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[1] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { clk UC:uct|Sreg FD:fdt|parity_tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.716 ns" { clk {} clk~combout {} UC:uct|Sreg {} FD:fdt|parity_tmp {} } { 0.000ns 0.000ns 1.293ns 0.717ns } { 0.000ns 1.070ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[1] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.382 ns - Shortest register register " "Info: - Shortest register to register delay is 1.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FD:fdt\|deslocador:serial_shifter\|IQ\[1\] 1 REG LCFF_X44_Y50_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y50_N3; Fanout = 9; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD:fdt|deslocador:serial_shifter|IQ[1] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.206 ns) 0.701 ns FD:fdt\|parity_tmp~0 2 COMB LCCOMB_X44_Y50_N26 1 " "Info: 2: + IC(0.495 ns) + CELL(0.206 ns) = 0.701 ns; Loc. = LCCOMB_X44_Y50_N26; Fanout = 1; COMB Node = 'FD:fdt\|parity_tmp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { FD:fdt|deslocador:serial_shifter|IQ[1] FD:fdt|parity_tmp~0 } "NODE_NAME" } } { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 1.274 ns FD:fdt\|parity_tmp~2 3 COMB LCCOMB_X44_Y50_N0 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 1.274 ns; Loc. = LCCOMB_X44_Y50_N0; Fanout = 1; COMB Node = 'FD:fdt\|parity_tmp~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { FD:fdt|parity_tmp~0 FD:fdt|parity_tmp~2 } "NODE_NAME" } } { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.382 ns FD:fdt\|parity_tmp 4 REG LCFF_X44_Y50_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.382 ns; Loc. = LCFF_X44_Y50_N1; Fanout = 1; REG Node = 'FD:fdt\|parity_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FD:fdt|parity_tmp~2 FD:fdt|parity_tmp } "NODE_NAME" } } { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 37.63 % ) " "Info: Total cell delay = 0.520 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.862 ns ( 62.37 % ) " "Info: Total interconnect delay = 0.862 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { FD:fdt|deslocador:serial_shifter|IQ[1] FD:fdt|parity_tmp~0 FD:fdt|parity_tmp~2 FD:fdt|parity_tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.382 ns" { FD:fdt|deslocador:serial_shifter|IQ[1] {} FD:fdt|parity_tmp~0 {} FD:fdt|parity_tmp~2 {} FD:fdt|parity_tmp {} } { 0.000ns 0.495ns 0.367ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } } { "FD.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/FD.vhd" 47 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { clk UC:uct|Sreg FD:fdt|parity_tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.716 ns" { clk {} clk~combout {} UC:uct|Sreg {} FD:fdt|parity_tmp {} } { 0.000ns 0.000ns 1.293ns 0.717ns } { 0.000ns 1.070ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[1] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { FD:fdt|deslocador:serial_shifter|IQ[1] FD:fdt|parity_tmp~0 FD:fdt|parity_tmp~2 FD:fdt|parity_tmp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.382 ns" { FD:fdt|deslocador:serial_shifter|IQ[1] {} FD:fdt|parity_tmp~0 {} FD:fdt|parity_tmp~2 {} FD:fdt|parity_tmp {} } { 0.000ns 0.495ns 0.367ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UC:uct\|Sreg serial clk 6.493 ns register " "Info: tsu for register \"UC:uct\|Sreg\" (data pin = \"serial\", clock pin = \"clk\") is 6.493 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.562 ns + Longest pin register " "Info: + Longest pin to register delay is 9.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns serial 1 PIN PIN_A3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_A3; Fanout = 3; PIN Node = 'serial'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.829 ns) + CELL(0.651 ns) 9.454 ns UC:uct\|Sreg~0 2 COMB LCCOMB_X43_Y50_N4 1 " "Info: 2: + IC(7.829 ns) + CELL(0.651 ns) = 9.454 ns; Loc. = LCCOMB_X43_Y50_N4; Fanout = 1; COMB Node = 'UC:uct\|Sreg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.480 ns" { serial UC:uct|Sreg~0 } "NODE_NAME" } } { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.562 ns UC:uct\|Sreg 3 REG LCFF_X43_Y50_N5 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.562 ns; Loc. = LCFF_X43_Y50_N5; Fanout = 11; REG Node = 'UC:uct\|Sreg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UC:uct|Sreg~0 UC:uct|Sreg } "NODE_NAME" } } { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 18.12 % ) " "Info: Total cell delay = 1.733 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.829 ns ( 81.88 % ) " "Info: Total interconnect delay = 7.829 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.562 ns" { serial UC:uct|Sreg~0 UC:uct|Sreg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.562 ns" { serial {} serial~combout {} UC:uct|Sreg~0 {} UC:uct|Sreg {} } { 0.000ns 0.000ns 7.829ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.029 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.666 ns) 3.029 ns UC:uct\|Sreg 2 REG LCFF_X43_Y50_N5 11 " "Info: 2: + IC(1.293 ns) + CELL(0.666 ns) = 3.029 ns; Loc. = LCFF_X43_Y50_N5; Fanout = 11; REG Node = 'UC:uct\|Sreg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { clk UC:uct|Sreg } "NODE_NAME" } } { "UC.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/UC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 57.31 % ) " "Info: Total cell delay = 1.736 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.293 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.293 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { clk UC:uct|Sreg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { clk {} clk~combout {} UC:uct|Sreg {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 1.070ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.562 ns" { serial UC:uct|Sreg~0 UC:uct|Sreg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.562 ns" { serial {} serial~combout {} UC:uct|Sreg~0 {} UC:uct|Sreg {} } { 0.000ns 0.000ns 7.829ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { clk UC:uct|Sreg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { clk {} clk~combout {} UC:uct|Sreg {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 1.070ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display_2\[3\] FD:fdt\|deslocador:serial_shifter\|IQ\[2\] 11.543 ns register " "Info: tco from clock \"clk\" to destination pin \"display_2\[3\]\" through register \"FD:fdt\|deslocador:serial_shifter\|IQ\[2\]\" is 11.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.319 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.205 ns clk~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.205 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.319 ns FD:fdt\|deslocador:serial_shifter\|IQ\[2\] 3 REG LCFF_X44_Y50_N29 9 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.319 ns; Loc. = LCFF_X44_Y50_N29; Fanout = 9; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[2] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 52.30 % ) " "Info: Total cell delay = 1.736 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 47.70 % ) " "Info: Total interconnect delay = 1.583 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[2] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.920 ns + Longest register pin " "Info: + Longest register to pin delay is 7.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FD:fdt\|deslocador:serial_shifter\|IQ\[2\] 1 REG LCFF_X44_Y50_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y50_N29; Fanout = 9; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD:fdt|deslocador:serial_shifter|IQ[2] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.647 ns) 1.478 ns FD:fdt\|hex7seg:hex2\|Mux3~0 2 COMB LCCOMB_X44_Y50_N6 1 " "Info: 2: + IC(0.831 ns) + CELL(0.647 ns) = 1.478 ns; Loc. = LCCOMB_X44_Y50_N6; Fanout = 1; COMB Node = 'FD:fdt\|hex7seg:hex2\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { FD:fdt|deslocador:serial_shifter|IQ[2] FD:fdt|hex7seg:hex2|Mux3~0 } "NODE_NAME" } } { "hex7seg.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/hex7seg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.624 ns) 3.113 ns FD:fdt\|hex7seg:hex2\|Mux3~1 3 COMB LCCOMB_X45_Y50_N6 1 " "Info: 3: + IC(1.011 ns) + CELL(0.624 ns) = 3.113 ns; Loc. = LCCOMB_X45_Y50_N6; Fanout = 1; COMB Node = 'FD:fdt\|hex7seg:hex2\|Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { FD:fdt|hex7seg:hex2|Mux3~0 FD:fdt|hex7seg:hex2|Mux3~1 } "NODE_NAME" } } { "hex7seg.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/hex7seg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(3.226 ns) 7.920 ns display_2\[3\] 4 PIN PIN_C17 0 " "Info: 4: + IC(1.581 ns) + CELL(3.226 ns) = 7.920 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'display_2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { FD:fdt|hex7seg:hex2|Mux3~1 display_2[3] } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.497 ns ( 56.78 % ) " "Info: Total cell delay = 4.497 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.423 ns ( 43.22 % ) " "Info: Total interconnect delay = 3.423 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { FD:fdt|deslocador:serial_shifter|IQ[2] FD:fdt|hex7seg:hex2|Mux3~0 FD:fdt|hex7seg:hex2|Mux3~1 display_2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { FD:fdt|deslocador:serial_shifter|IQ[2] {} FD:fdt|hex7seg:hex2|Mux3~0 {} FD:fdt|hex7seg:hex2|Mux3~1 {} display_2[3] {} } { 0.000ns 0.831ns 1.011ns 1.581ns } { 0.000ns 0.647ns 0.624ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[2] {} } { 0.000ns 0.000ns 0.135ns 1.448ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { FD:fdt|deslocador:serial_shifter|IQ[2] FD:fdt|hex7seg:hex2|Mux3~0 FD:fdt|hex7seg:hex2|Mux3~1 display_2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { FD:fdt|deslocador:serial_shifter|IQ[2] {} FD:fdt|hex7seg:hex2|Mux3~0 {} FD:fdt|hex7seg:hex2|Mux3~1 {} display_2[3] {} } { 0.000ns 0.831ns 1.011ns 1.581ns } { 0.000ns 0.647ns 0.624ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FD:fdt\|deslocador:serial_shifter\|IQ\[10\] serial clk -5.290 ns register " "Info: th for register \"FD:fdt\|deslocador:serial_shifter\|IQ\[10\]\" (data pin = \"serial\", clock pin = \"clk\") is -5.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.318 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns clk 1 CLK PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.205 ns clk~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.205 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.666 ns) 3.318 ns FD:fdt\|deslocador:serial_shifter\|IQ\[10\] 3 REG LCFF_X42_Y50_N29 1 " "Info: 3: + IC(1.447 ns) + CELL(0.666 ns) = 3.318 ns; Loc. = LCFF_X42_Y50_N29; Fanout = 1; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 52.32 % ) " "Info: Total cell delay = 1.736 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 47.68 % ) " "Info: Total interconnect delay = 1.582 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[10] {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns serial 1 PIN PIN_A3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_A3; Fanout = 3; PIN Node = 'serial'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial } "NODE_NAME" } } { "Receptor.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/Receptor.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.462 ns) + CELL(0.370 ns) 8.806 ns FD:fdt\|deslocador:serial_shifter\|IQ~11 2 COMB LCCOMB_X42_Y50_N28 1 " "Info: 2: + IC(7.462 ns) + CELL(0.370 ns) = 8.806 ns; Loc. = LCCOMB_X42_Y50_N28; Fanout = 1; COMB Node = 'FD:fdt\|deslocador:serial_shifter\|IQ~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.832 ns" { serial FD:fdt|deslocador:serial_shifter|IQ~11 } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.914 ns FD:fdt\|deslocador:serial_shifter\|IQ\[10\] 3 REG LCFF_X42_Y50_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.914 ns; Loc. = LCFF_X42_Y50_N29; Fanout = 1; REG Node = 'FD:fdt\|deslocador:serial_shifter\|IQ\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FD:fdt|deslocador:serial_shifter|IQ~11 FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "deslocador.vhd" "" { Text "C:/altera/91sp2/quartus/Receptor/deslocador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.452 ns ( 16.29 % ) " "Info: Total cell delay = 1.452 ns ( 16.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.462 ns ( 83.71 % ) " "Info: Total interconnect delay = 7.462 ns ( 83.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.914 ns" { serial FD:fdt|deslocador:serial_shifter|IQ~11 FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.914 ns" { serial {} serial~combout {} FD:fdt|deslocador:serial_shifter|IQ~11 {} FD:fdt|deslocador:serial_shifter|IQ[10] {} } { 0.000ns 0.000ns 7.462ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { clk clk~clkctrl FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.318 ns" { clk {} clk~combout {} clk~clkctrl {} FD:fdt|deslocador:serial_shifter|IQ[10] {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.070ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.914 ns" { serial FD:fdt|deslocador:serial_shifter|IQ~11 FD:fdt|deslocador:serial_shifter|IQ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.914 ns" { serial {} serial~combout {} FD:fdt|deslocador:serial_shifter|IQ~11 {} FD:fdt|deslocador:serial_shifter|IQ[10] {} } { 0.000ns 0.000ns 7.462ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 17:26:30 2016 " "Info: Processing ended: Sat Sep 17 17:26:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
