

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Sat Dec 28 19:05:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sqrt_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54  |fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1  |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q_V_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'q_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_V_1_loc = alloca i64 1"   --->   Operation 5 'alloca' 's_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %in_val"   --->   Operation 6 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_V = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %p_Val2_s, i4 0"   --->   Operation 7 'bitconcatenate' 's_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.61ns)   --->   "%call_ln219 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, i28 %s_V, i31 %s_V_1_loc, i29 %q_V_1_loc"   --->   Operation 8 'call' 'call_ln219' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 9 [1/2] (3.05ns)   --->   "%call_ln219 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, i28 %s_V, i31 %s_V_1_loc, i29 %q_V_1_loc"   --->   Operation 9 'call' 'call_ln219' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fxp_sqrt_top.cpp:20]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_val"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_val, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%s_V_1_loc_load = load i31 %s_V_1_loc"   --->   Operation 14 'load' 's_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%q_V_1_loc_load = load i29 %q_V_1_loc"   --->   Operation 15 'load' 'q_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.43ns)   --->   "%icmp_ln1035 = icmp_sgt  i31 %s_V_1_loc_load, i31 0"   --->   Operation 16 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (2.59ns)   --->   "%q_V = add i29 %q_V_1_loc_load, i29 1"   --->   Operation 17 'add' 'q_V' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %q_V, i32 1, i32 28"   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %q_V_1_loc_load, i32 1, i32 28"   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.38ns)   --->   "%result_V = select i1 %icmp_ln1035, i28 %tmp, i28 %tmp_1" [./fxp_sqrt.h:102]   --->   Operation 20 'select' 'result_V' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i28 %result_V" [fxp_sqrt_top.cpp:23]   --->   Operation 21 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_V_1_loc          (alloca        ) [ 0111]
s_V_1_loc          (alloca        ) [ 0111]
p_Val2_s           (read          ) [ 0000]
s_V                (bitconcatenate) [ 0010]
call_ln219         (call          ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln20 (spectopmodule ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
s_V_1_loc_load     (load          ) [ 0000]
q_V_1_loc_load     (load          ) [ 0000]
icmp_ln1035        (icmp          ) [ 0000]
q_V                (add           ) [ 0000]
tmp                (partselect    ) [ 0000]
tmp_1              (partselect    ) [ 0000]
result_V           (select        ) [ 0000]
ret_ln23           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="q_V_1_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_V_1_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="s_V_1_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_V_1_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="24" slack="0"/>
<pin id="50" dir="0" index="1" bw="24" slack="0"/>
<pin id="51" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="28" slack="0"/>
<pin id="57" dir="0" index="2" bw="31" slack="0"/>
<pin id="58" dir="0" index="3" bw="29" slack="0"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln219/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="s_V_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="28" slack="0"/>
<pin id="63" dir="0" index="1" bw="24" slack="0"/>
<pin id="64" dir="0" index="2" bw="1" slack="0"/>
<pin id="65" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="s_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="s_V_1_loc_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="2"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_V_1_loc_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="q_V_1_loc_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="29" slack="2"/>
<pin id="75" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_1_loc_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln1035_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="q_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="29" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_V/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="28" slack="0"/>
<pin id="90" dir="0" index="1" bw="29" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="6" slack="0"/>
<pin id="93" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="28" slack="0"/>
<pin id="100" dir="0" index="1" bw="29" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="result_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="0" index="2" bw="28" slack="0"/>
<pin id="112" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="q_V_1_loc_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="29" slack="0"/>
<pin id="118" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_V_1_loc "/>
</bind>
</comp>

<comp id="122" class="1005" name="s_V_1_loc_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="s_V_1_loc "/>
</bind>
</comp>

<comp id="128" class="1005" name="s_V_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="28" slack="1"/>
<pin id="130" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="48" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="69"><net_src comp="61" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="73" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="76" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="88" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="98" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="40" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="125"><net_src comp="44" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="131"><net_src comp="61" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fxp_sqrt_top : in_val | {1 }
  - Chain level:
	State 1
		call_ln219 : 1
	State 2
	State 3
		icmp_ln1035 : 1
		q_V : 1
		tmp : 2
		tmp_1 : 1
		result_V : 3
		ret_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54 |    99   |   362   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                    q_V_fu_82                    |    0    |    36   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                 result_V_fu_108                 |    0    |    28   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln1035_fu_76                |    0    |    17   |
|----------|-------------------------------------------------|---------|---------|
|   read   |               p_Val2_s_read_fu_48               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|bitconcatenate|                    s_V_fu_61                    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|partselect|                    tmp_fu_88                    |    0    |    0    |
|          |                   tmp_1_fu_98                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    99   |   443   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|q_V_1_loc_reg_116|   29   |
|s_V_1_loc_reg_122|   31   |
|   s_V_reg_128   |   28   |
+-----------------+--------+
|      Total      |   88   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
| grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54 |  p1  |   2  |  28  |   56   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   56   ||   1.61  ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   99   |   443  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   187  |   452  |
+-----------+--------+--------+--------+
