(footprint "SOD-123" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8d0194e3-2022-40c1-8a7e-e71935b26feb)
  )
  (fp_text value "SOD-123" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp ecaa015a-a47b-4e63-8ac7-ceb528440ddd)
  )
  (fp_poly (pts
      (xy -2.2 0.71)
      (xy -2.2 -0.71)
      (xy -1.67 -0.71)
      (xy -1.67 -1.15)
      (xy 1.67 -1.15)
      (xy 1.67 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.67 0.71)
      (xy 1.67 1.15)
      (xy -1.67 1.15)
      (xy -1.67 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp e5e52a4e-d25a-4669-9f30-ad5a4ebe11cd))
  (fp_text reference ">NAME" (at -0.3 -2.3 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4b5ba070-7ee7-4d53-892f-fe7500621a07)
  )
  (fp_text value ">VALUE" (at -0.3 -1.4 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp a2d59e4b-7a90-4b47-a0d5-1a5f02b81c42)
  )
  (fp_line (start -1.42 -0.9) (end 1.42 -0.9) (layer "F.SilkS") (width 0.127) (tstamp 14f2c3da-e64a-4d2c-b73b-32efbb635620))
  (fp_line (start -1.42 0.9) (end 1.42 0.9) (layer "F.SilkS") (width 0.127) (tstamp 1591e790-edc9-469a-a9b6-8a786d103c4c))
  (fp_line (start -1.42 -0.9) (end -1.42 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 7cc9c6fa-89af-4da2-a789-ab40fc357607))
  (fp_line (start 1.44 -0.9) (end 1.44 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 1495735c-8970-4c43-be94-f60185f4bae7))
  (fp_line (start -1.42 0.9) (end -1.42 0.77) (layer "F.SilkS") (width 0.127) (tstamp c96b85d4-3ff4-41f6-9990-8c4154df32c2))
  (fp_line (start 1.43 0.9) (end 1.43 0.77) (layer "F.SilkS") (width 0.127) (tstamp cebdeae6-cf0a-4a35-95a7-b857fa319843))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp 5f2d598e-90ac-41e1-8c70-fe01b653fd4e))
  (pad "CATHODE" smd rect (at -1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 4b4383fa-d9fb-4825-920a-d4a6a8d687ab))
  (pad "ANODE" smd rect (at 1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 1bcc067f-a7e4-4215-b909-cbcbb7c5daef))
)
