var searchData=
[
  ['range1',['RANGE1',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb',1,'pwr.h']]],
  ['range2',['RANGE2',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a69f2f7f39de6f1dcea47320100b82926',1,'pwr.h']]],
  ['range3',['RANGE3',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a07a05dfcddb0d6988ed06828b40a2af2',1,'pwr.h']]],
  ['rcc_2ec',['rcc.c',['../rcc_8c.html',1,'']]],
  ['rcc_2eh',['rcc.h',['../rcc_8h.html',1,'']]],
  ['rcc_5fahbenr_20enable_20values',['RCC_AHBENR enable values',['../group__rcc__ahbenr__en.html',1,'']]],
  ['rcc_5fapb1enr_20enable_20values',['RCC_APB1ENR enable values',['../group__rcc__apb1enr__en.html',1,'']]],
  ['rcc_5fapb2enr_20enable_20values',['RCC_APB2ENR enable values',['../group__rcc__apb2enr__en.html',1,'']]],
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584',1,'rcc.h']]],
  ['rcc_5fclock_5fsetup_5fhsi',['rcc_clock_setup_hsi',['../group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd',1,'rcc_clock_setup_hsi(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd',1,'rcc_clock_setup_hsi(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fmsi',['rcc_clock_setup_msi',['../group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3',1,'rcc_clock_setup_msi(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3',1,'rcc_clock_setup_msi(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fpll',['rcc_clock_setup_pll',['../group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31',1,'rcc_clock_setup_pll(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31',1,'rcc_clock_setup_pll(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c']]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916',1,'rcc_osc_bypass_disable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916',1,'rcc_osc_bypass_disable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3',1,'rcc_osc_bypass_enable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3',1,'rcc_osc_bypass_enable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28',1,'rcc_osc_off(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28',1,'rcc_osc_off(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd',1,'rcc_osc_on(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd',1,'rcc_osc_on(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../group__STM32L1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d',1,'rcc_osc_ready_int_clear(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d',1,'rcc_osc_ready_int_clear(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522',1,'rcc_osc_ready_int_disable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522',1,'rcc_osc_ready_int_disable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078',1,'rcc_osc_ready_int_enable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078',1,'rcc_osc_ready_int_enable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71',1,'rcc_osc_ready_int_flag(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71',1,'rcc_osc_ready_int_flag(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fclear_5freset',['rcc_peripheral_clear_reset',['../group__STM32L1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8',1,'rcc_peripheral_clear_reset(volatile u32 *reg, u32 clear_reset):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8',1,'rcc_peripheral_clear_reset(volatile u32 *reg, u32 clear_reset):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fdisable_5fclock',['rcc_peripheral_disable_clock',['../group__STM32L1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee',1,'rcc_peripheral_disable_clock(volatile u32 *reg, u32 en):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee',1,'rcc_peripheral_disable_clock(volatile u32 *reg, u32 en):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fenable_5fclock',['rcc_peripheral_enable_clock',['../group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2',1,'rcc_peripheral_enable_clock(volatile u32 *reg, u32 en):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2',1,'rcc_peripheral_enable_clock(volatile u32 *reg, u32 en):&#160;rcc.c']]],
  ['rcc_5fperipheral_5freset',['rcc_peripheral_reset',['../group__STM32L1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f',1,'rcc_peripheral_reset(volatile u32 *reg, u32 reset):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f',1,'rcc_peripheral_reset(volatile u32 *reg, u32 reset):&#160;rcc.c']]],
  ['rcc_5fppre1_5ffrequency',['rcc_ppre1_frequency',['../group__STM32L1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c',1,'rcc_ppre1_frequency():&#160;rcc.c']]],
  ['rcc_5fppre2_5ffrequency',['rcc_ppre2_frequency',['../group__STM32L1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85',1,'rcc_ppre2_frequency():&#160;rcc.c']]],
  ['rcc_5frtc_5fselect_5fclock',['rcc_rtc_select_clock',['../group__STM32L1xx__rcc__defines.html#ga4da417e0164b80ffbd09fbc22990a1d1',1,'rcc_rtc_select_clock(u32 clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga4da417e0164b80ffbd09fbc22990a1d1',1,'rcc_rtc_select_clock(u32 clock):&#160;rcc.c']]],
  ['rcc_5fset_5fadcpre',['rcc_set_adcpre',['../group__STM32L1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2',1,'rcc.h']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0',1,'rcc_set_hpre(u32 hpre):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0',1,'rcc_set_hpre(u32 hpre):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fconfiguration',['rcc_set_pll_configuration',['../group__STM32L1xx__rcc__defines.html#ga8dc8a07c16736621b46b02b4d70c6e17',1,'rcc_set_pll_configuration(u32 source, u32 multiplier, u32 divisor):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga8dc8a07c16736621b46b02b4d70c6e17',1,'rcc_set_pll_configuration(u32 source, u32 multiplier, u32 divisor):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../group__STM32L1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1',1,'rcc_set_pll_source(u32 pllsrc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1',1,'rcc_set_pll_source(u32 pllsrc):&#160;rcc.c']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd',1,'rcc_set_ppre1(u32 ppre1):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd',1,'rcc_set_ppre1(u32 ppre1):&#160;rcc.c']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763',1,'rcc_set_ppre2(u32 ppre2):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763',1,'rcc_set_ppre2(u32 ppre2):&#160;rcc.c']]],
  ['rcc_5fset_5frtcpre',['rcc_set_rtcpre',['../group__STM32L1xx__rcc__defines.html#gac56bc6cfdddb0b158cea58ed3e926201',1,'rcc_set_rtcpre(u32 rtcpre):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gac56bc6cfdddb0b158cea58ed3e926201',1,'rcc_set_rtcpre(u32 rtcpre):&#160;rcc.c']]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7',1,'rcc_set_sysclk_source(u32 clk):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7',1,'rcc_set_sysclk_source(u32 clk):&#160;rcc.c']]],
  ['rcc_5fset_5fusbpre',['rcc_set_usbpre',['../group__STM32L1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990',1,'rcc.h']]],
  ['rcc_5fsystem_5fclock_5fsource',['rcc_system_clock_source',['../group__STM32L1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367',1,'rcc_system_clock_source(void):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a',1,'rcc_wait_for_osc_ready(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a',1,'rcc_wait_for_osc_ready(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fsysclk_5fstatus',['rcc_wait_for_sysclk_status',['../group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c',1,'rcc_wait_for_sysclk_status(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c',1,'rcc_wait_for_sysclk_status(osc_t osc):&#160;rcc.c']]],
  ['reserved_5fx001c',['reserved_x001c',['../../../cm3/html/structvector__table__t.html#a6578b9135633f588aee27e73367546e9',1,'vector_table_t']]],
  ['reserved_5fx0034',['reserved_x0034',['../../../cm3/html/structvector__table__t.html#aed397ae787125497ae9869cbe2673500',1,'vector_table_t']]],
  ['reset',['reset',['../../../cm3/html/structvector__table__t.html#adc4942c678a88cab8494a58f80428077',1,'vector_table_t']]],
  ['reset_5fhandler',['reset_handler',['../../../cm3/html/group__CM3__nvic__defines.html#gaa13f582a41a6b190667d0ecd9c31072f',1,]]],
  ['right12',['RIGHT12',['../group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3cad408f5668e25f95a1de8445228d5c815',1,'dac_common_all.h']]],
  ['right8',['RIGHT8',['../group__dac__defines.html#gga3f15c2d8c2dcfbc06b58b09e4c2d7b3ca30397d5f6477c6e6281797ef363c43d9',1,'dac_common_all.h']]],
  ['rng_5fcommon_5ff24_2eh',['rng_common_f24.h',['../rng__common__f24_8h.html',1,'']]],
  ['rtc_2ec',['rtc.c',['../rtc_8c.html',1,'']]],
  ['rtc_2eh',['rtc.h',['../rtc_8h.html',1,'']]],
  ['rtc_5fclear_5fwakeup_5fflag',['rtc_clear_wakeup_flag',['../group__rtc__defines.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void):&#160;rtc_common_bcd.c']]],
  ['rtc_5fcommon_5fbcd_2ec',['rtc_common_bcd.c',['../rtc__common__bcd_8c.html',1,'']]],
  ['rtc_5fcommon_5fbcd_2eh',['rtc_common_bcd.h',['../rtc__common__bcd_8h.html',1,'']]],
  ['rtc_20defines',['RTC Defines',['../group__rtc__defines.html',1,'']]],
  ['rtc',['RTC',['../group__rtc__file.html',1,'']]],
  ['rtc_5flock',['rtc_lock',['../group__rtc__defines.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void):&#160;rtc_common_bcd.c']]],
  ['rtc_5fset_5fprescaler',['rtc_set_prescaler',['../group__rtc__defines.html#ga58bc5a210650415afcd3770950355c46',1,'rtc_set_prescaler(u32 sync, u32 async):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#gaa983b34f0a6901d7aa9ff91130a4c582',1,'rtc_set_prescaler(u32 sync, u32 async):&#160;rtc_common_bcd.c']]],
  ['rtc_5fset_5fwakeup_5ftime',['rtc_set_wakeup_time',['../group__rtc__defines.html#ga7885e411216e5bca89417c0f8b0591a8',1,'rtc_set_wakeup_time(u16 wkup_time, u8 rtc_cr_wucksel):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#ga7885e411216e5bca89417c0f8b0591a8',1,'rtc_set_wakeup_time(u16 wkup_time, u8 rtc_cr_wucksel):&#160;rtc_common_bcd.c']]],
  ['rtc_5funlock',['rtc_unlock',['../group__rtc__defines.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void):&#160;rtc_common_bcd.c']]],
  ['rtc_5fwait_5ffor_5fsynchro',['rtc_wait_for_synchro',['../group__rtc__defines.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void):&#160;rtc_common_bcd.c'],['../group__rtc__file.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void):&#160;rtc_common_bcd.c']]],
  ['rcc_20defines',['RCC Defines',['../group__STM32L1xx__rcc__defines.html',1,'']]]
];
