Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 29 18:10:05 2020
| Host         : DESKTOP-AHGN87K running 64-bit major release  (build 9200)
| Command      : report_methodology -file fa_methodology_drc_routed.rpt -pb fa_methodology_drc_routed.pb -rpx fa_methodology_drc_routed.rpx
| Design       : fa
| Device       : xc7a75tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 2          |
| TIMING-20 | Warning  | Non-clocked latch            | 2          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cout_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cout_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell s_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) s_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cout_reg cannot be properly analyzed as its control pin cout_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch s_reg cannot be properly analyzed as its control pin s_reg/G is not reached by a timing clock
Related violations: <none>


