#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a6f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2075320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x207ca90 .functor NOT 1, L_0x20d2ca0, C4<0>, C4<0>, C4<0>;
L_0x20d2a80 .functor XOR 2, L_0x20d2920, L_0x20d29e0, C4<00>, C4<00>;
L_0x20d2b90 .functor XOR 2, L_0x20d2a80, L_0x20d2af0, C4<00>, C4<00>;
v0x20cf380_0 .net *"_ivl_10", 1 0, L_0x20d2af0;  1 drivers
v0x20cf480_0 .net *"_ivl_12", 1 0, L_0x20d2b90;  1 drivers
v0x20cf560_0 .net *"_ivl_2", 1 0, L_0x20d2860;  1 drivers
v0x20cf620_0 .net *"_ivl_4", 1 0, L_0x20d2920;  1 drivers
v0x20cf700_0 .net *"_ivl_6", 1 0, L_0x20d29e0;  1 drivers
v0x20cf830_0 .net *"_ivl_8", 1 0, L_0x20d2a80;  1 drivers
v0x20cf910_0 .net "a", 0 0, v0x20cd2c0_0;  1 drivers
v0x20cf9b0_0 .net "b", 0 0, v0x20cd360_0;  1 drivers
v0x20cfa50_0 .net "c", 0 0, v0x20cd400_0;  1 drivers
v0x20cfaf0_0 .var "clk", 0 0;
v0x20cfb90_0 .net "d", 0 0, v0x20cd540_0;  1 drivers
v0x20cfc30_0 .net "out_pos_dut", 0 0, L_0x20d26d0;  1 drivers
v0x20cfcd0_0 .net "out_pos_ref", 0 0, L_0x20d1310;  1 drivers
v0x20cfd70_0 .net "out_sop_dut", 0 0, L_0x20d1b80;  1 drivers
v0x20cfe10_0 .net "out_sop_ref", 0 0, L_0x20a8430;  1 drivers
v0x20cfeb0_0 .var/2u "stats1", 223 0;
v0x20cff50_0 .var/2u "strobe", 0 0;
v0x20d0100_0 .net "tb_match", 0 0, L_0x20d2ca0;  1 drivers
v0x20d01d0_0 .net "tb_mismatch", 0 0, L_0x207ca90;  1 drivers
v0x20d0270_0 .net "wavedrom_enable", 0 0, v0x20cd810_0;  1 drivers
v0x20d0340_0 .net "wavedrom_title", 511 0, v0x20cd8b0_0;  1 drivers
L_0x20d2860 .concat [ 1 1 0 0], L_0x20d1310, L_0x20a8430;
L_0x20d2920 .concat [ 1 1 0 0], L_0x20d1310, L_0x20a8430;
L_0x20d29e0 .concat [ 1 1 0 0], L_0x20d26d0, L_0x20d1b80;
L_0x20d2af0 .concat [ 1 1 0 0], L_0x20d1310, L_0x20a8430;
L_0x20d2ca0 .cmp/eeq 2, L_0x20d2860, L_0x20d2b90;
S_0x20797c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2075320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x207ce70 .functor AND 1, v0x20cd400_0, v0x20cd540_0, C4<1>, C4<1>;
L_0x207d250 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x207d630 .functor NOT 1, v0x20cd360_0, C4<0>, C4<0>, C4<0>;
L_0x207d8b0 .functor AND 1, L_0x207d250, L_0x207d630, C4<1>, C4<1>;
L_0x2094a10 .functor AND 1, L_0x207d8b0, v0x20cd400_0, C4<1>, C4<1>;
L_0x20a8430 .functor OR 1, L_0x207ce70, L_0x2094a10, C4<0>, C4<0>;
L_0x20d0790 .functor NOT 1, v0x20cd360_0, C4<0>, C4<0>, C4<0>;
L_0x20d0800 .functor OR 1, L_0x20d0790, v0x20cd540_0, C4<0>, C4<0>;
L_0x20d0910 .functor AND 1, v0x20cd400_0, L_0x20d0800, C4<1>, C4<1>;
L_0x20d09d0 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d0aa0 .functor OR 1, L_0x20d09d0, v0x20cd360_0, C4<0>, C4<0>;
L_0x20d0b10 .functor AND 1, L_0x20d0910, L_0x20d0aa0, C4<1>, C4<1>;
L_0x20d0c90 .functor NOT 1, v0x20cd360_0, C4<0>, C4<0>, C4<0>;
L_0x20d0d00 .functor OR 1, L_0x20d0c90, v0x20cd540_0, C4<0>, C4<0>;
L_0x20d0c20 .functor AND 1, v0x20cd400_0, L_0x20d0d00, C4<1>, C4<1>;
L_0x20d0e90 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d0f90 .functor OR 1, L_0x20d0e90, v0x20cd540_0, C4<0>, C4<0>;
L_0x20d1050 .functor AND 1, L_0x20d0c20, L_0x20d0f90, C4<1>, C4<1>;
L_0x20d1200 .functor XNOR 1, L_0x20d0b10, L_0x20d1050, C4<0>, C4<0>;
v0x207c3c0_0 .net *"_ivl_0", 0 0, L_0x207ce70;  1 drivers
v0x207c7c0_0 .net *"_ivl_12", 0 0, L_0x20d0790;  1 drivers
v0x207cba0_0 .net *"_ivl_14", 0 0, L_0x20d0800;  1 drivers
v0x207cf80_0 .net *"_ivl_16", 0 0, L_0x20d0910;  1 drivers
v0x207d360_0 .net *"_ivl_18", 0 0, L_0x20d09d0;  1 drivers
v0x207d740_0 .net *"_ivl_2", 0 0, L_0x207d250;  1 drivers
v0x207d9c0_0 .net *"_ivl_20", 0 0, L_0x20d0aa0;  1 drivers
v0x20cb830_0 .net *"_ivl_24", 0 0, L_0x20d0c90;  1 drivers
v0x20cb910_0 .net *"_ivl_26", 0 0, L_0x20d0d00;  1 drivers
v0x20cb9f0_0 .net *"_ivl_28", 0 0, L_0x20d0c20;  1 drivers
v0x20cbad0_0 .net *"_ivl_30", 0 0, L_0x20d0e90;  1 drivers
v0x20cbbb0_0 .net *"_ivl_32", 0 0, L_0x20d0f90;  1 drivers
v0x20cbc90_0 .net *"_ivl_36", 0 0, L_0x20d1200;  1 drivers
L_0x7fc704028018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20cbd50_0 .net *"_ivl_38", 0 0, L_0x7fc704028018;  1 drivers
v0x20cbe30_0 .net *"_ivl_4", 0 0, L_0x207d630;  1 drivers
v0x20cbf10_0 .net *"_ivl_6", 0 0, L_0x207d8b0;  1 drivers
v0x20cbff0_0 .net *"_ivl_8", 0 0, L_0x2094a10;  1 drivers
v0x20cc0d0_0 .net "a", 0 0, v0x20cd2c0_0;  alias, 1 drivers
v0x20cc190_0 .net "b", 0 0, v0x20cd360_0;  alias, 1 drivers
v0x20cc250_0 .net "c", 0 0, v0x20cd400_0;  alias, 1 drivers
v0x20cc310_0 .net "d", 0 0, v0x20cd540_0;  alias, 1 drivers
v0x20cc3d0_0 .net "out_pos", 0 0, L_0x20d1310;  alias, 1 drivers
v0x20cc490_0 .net "out_sop", 0 0, L_0x20a8430;  alias, 1 drivers
v0x20cc550_0 .net "pos0", 0 0, L_0x20d0b10;  1 drivers
v0x20cc610_0 .net "pos1", 0 0, L_0x20d1050;  1 drivers
L_0x20d1310 .functor MUXZ 1, L_0x7fc704028018, L_0x20d0b10, L_0x20d1200, C4<>;
S_0x20cc790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2075320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20cd2c0_0 .var "a", 0 0;
v0x20cd360_0 .var "b", 0 0;
v0x20cd400_0 .var "c", 0 0;
v0x20cd4a0_0 .net "clk", 0 0, v0x20cfaf0_0;  1 drivers
v0x20cd540_0 .var "d", 0 0;
v0x20cd630_0 .var/2u "fail", 0 0;
v0x20cd6d0_0 .var/2u "fail1", 0 0;
v0x20cd770_0 .net "tb_match", 0 0, L_0x20d2ca0;  alias, 1 drivers
v0x20cd810_0 .var "wavedrom_enable", 0 0;
v0x20cd8b0_0 .var "wavedrom_title", 511 0;
E_0x20883c0/0 .event negedge, v0x20cd4a0_0;
E_0x20883c0/1 .event posedge, v0x20cd4a0_0;
E_0x20883c0 .event/or E_0x20883c0/0, E_0x20883c0/1;
S_0x20ccac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20cc790;
 .timescale -12 -12;
v0x20ccd00_0 .var/2s "i", 31 0;
E_0x2088260 .event posedge, v0x20cd4a0_0;
S_0x20cce00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20cc790;
 .timescale -12 -12;
v0x20cd000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20cd0e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20cc790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20cda90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2075320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20d14c0 .functor AND 1, v0x20cd400_0, v0x20cd540_0, C4<1>, C4<1>;
L_0x20d1770 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d1800 .functor NOT 1, v0x20cd360_0, C4<0>, C4<0>, C4<0>;
L_0x20d1980 .functor AND 1, L_0x20d1770, L_0x20d1800, C4<1>, C4<1>;
L_0x20d1ac0 .functor AND 1, L_0x20d1980, v0x20cd400_0, C4<1>, C4<1>;
L_0x20d1b80 .functor OR 1, L_0x20d14c0, L_0x20d1ac0, C4<0>, C4<0>;
L_0x20d1d20 .functor NOT 1, v0x20cd360_0, C4<0>, C4<0>, C4<0>;
L_0x20d1d90 .functor OR 1, L_0x20d1d20, v0x20cd540_0, C4<0>, C4<0>;
L_0x20d1ea0 .functor AND 1, v0x20cd400_0, L_0x20d1d90, C4<1>, C4<1>;
L_0x20d1f60 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d2140 .functor OR 1, L_0x20d1f60, v0x20cd360_0, C4<0>, C4<0>;
L_0x20d21b0 .functor AND 1, L_0x20d1ea0, L_0x20d2140, C4<1>, C4<1>;
L_0x20d2330 .functor NOT 1, v0x20cd2c0_0, C4<0>, C4<0>, C4<0>;
L_0x20d23a0 .functor OR 1, L_0x20d2330, v0x20cd540_0, C4<0>, C4<0>;
L_0x20d22c0 .functor AND 1, v0x20cd400_0, L_0x20d23a0, C4<1>, C4<1>;
L_0x20d2530 .functor XNOR 1, L_0x20d21b0, L_0x20d22c0, C4<0>, C4<0>;
v0x20cdc50_0 .net *"_ivl_12", 0 0, L_0x20d1d20;  1 drivers
v0x20cdd30_0 .net *"_ivl_14", 0 0, L_0x20d1d90;  1 drivers
v0x20cde10_0 .net *"_ivl_16", 0 0, L_0x20d1ea0;  1 drivers
v0x20cdf00_0 .net *"_ivl_18", 0 0, L_0x20d1f60;  1 drivers
v0x20cdfe0_0 .net *"_ivl_2", 0 0, L_0x20d1770;  1 drivers
v0x20ce110_0 .net *"_ivl_20", 0 0, L_0x20d2140;  1 drivers
v0x20ce1f0_0 .net *"_ivl_24", 0 0, L_0x20d2330;  1 drivers
v0x20ce2d0_0 .net *"_ivl_26", 0 0, L_0x20d23a0;  1 drivers
v0x20ce3b0_0 .net *"_ivl_30", 0 0, L_0x20d2530;  1 drivers
L_0x7fc704028060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20ce500_0 .net *"_ivl_32", 0 0, L_0x7fc704028060;  1 drivers
v0x20ce5e0_0 .net *"_ivl_4", 0 0, L_0x20d1800;  1 drivers
v0x20ce6c0_0 .net *"_ivl_6", 0 0, L_0x20d1980;  1 drivers
v0x20ce7a0_0 .net "a", 0 0, v0x20cd2c0_0;  alias, 1 drivers
v0x20ce840_0 .net "b", 0 0, v0x20cd360_0;  alias, 1 drivers
v0x20ce930_0 .net "c", 0 0, v0x20cd400_0;  alias, 1 drivers
v0x20cea20_0 .net "d", 0 0, v0x20cd540_0;  alias, 1 drivers
v0x20ceb10_0 .net "out_pos", 0 0, L_0x20d26d0;  alias, 1 drivers
v0x20cece0_0 .net "out_sop", 0 0, L_0x20d1b80;  alias, 1 drivers
v0x20ceda0_0 .net "pos0", 0 0, L_0x20d21b0;  1 drivers
v0x20cee60_0 .net "pos1", 0 0, L_0x20d22c0;  1 drivers
v0x20cef20_0 .net "sop_term1", 0 0, L_0x20d14c0;  1 drivers
v0x20cefe0_0 .net "sop_term2", 0 0, L_0x20d1ac0;  1 drivers
L_0x20d26d0 .functor MUXZ 1, L_0x7fc704028060, L_0x20d21b0, L_0x20d2530, C4<>;
S_0x20cf160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2075320;
 .timescale -12 -12;
E_0x20719f0 .event anyedge, v0x20cff50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20cff50_0;
    %nor/r;
    %assign/vec4 v0x20cff50_0, 0;
    %wait E_0x20719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20cc790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd6d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20cc790;
T_4 ;
    %wait E_0x20883c0;
    %load/vec4 v0x20cd770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20cd630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20cc790;
T_5 ;
    %wait E_0x2088260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %wait E_0x2088260;
    %load/vec4 v0x20cd630_0;
    %store/vec4 v0x20cd6d0_0, 0, 1;
    %fork t_1, S_0x20ccac0;
    %jmp t_0;
    .scope S_0x20ccac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ccd00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20ccd00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2088260;
    %load/vec4 v0x20ccd00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ccd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20ccd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20cc790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20883c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20cd360_0, 0;
    %assign/vec4 v0x20cd2c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20cd630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20cd6d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2075320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cff50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2075320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20cfaf0_0;
    %inv;
    %store/vec4 v0x20cfaf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2075320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20cd4a0_0, v0x20d01d0_0, v0x20cf910_0, v0x20cf9b0_0, v0x20cfa50_0, v0x20cfb90_0, v0x20cfe10_0, v0x20cfd70_0, v0x20cfcd0_0, v0x20cfc30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2075320;
T_9 ;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2075320;
T_10 ;
    %wait E_0x20883c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cfeb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
    %load/vec4 v0x20d0100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cfeb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20cfe10_0;
    %load/vec4 v0x20cfe10_0;
    %load/vec4 v0x20cfd70_0;
    %xor;
    %load/vec4 v0x20cfe10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20cfcd0_0;
    %load/vec4 v0x20cfcd0_0;
    %load/vec4 v0x20cfc30_0;
    %xor;
    %load/vec4 v0x20cfcd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20cfeb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cfeb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response6/top_module.sv";
