// Seed: 2861657497
module module_0 ();
  wor id_1 = 1;
  assign module_2.type_2 = 0;
  wire id_3;
  tri1 id_4 = (id_2);
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5
);
  wire id_7;
  xor primCall (id_1, id_4, id_5, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  wor  id_5,
    input  tri1 id_6,
    input  wire id_7
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule : SymbolIdentifier
