Chia-Chun Tsai , Jan-Ou Wu , Trong-Yen Lee, GDME: Grey Relational Clustering Applied to a Clock Tree Construction with Zero Skew and Minimal Delay, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E91-A n.1, p.365-374, January 2008
Nan Guofang , Li Minqiang , Kou Jisong, Multi-level genetic algorithm (MLGA) for the construction of clock binary tree, Proceedings of the 2005 conference on Genetic and evolutionary computation, June 25-29, 2005, Washington DC, USA
Ganesh Venkataraman , C. N. Sze , Jiang Hu, Skew scheduling and clock routing for improved tolerance to process variations, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Kai Wang , Malgorzata Marek-Sadowska, Buffer sizing for clock power minimization subject to general skew constraints, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Wai-Ching Douglas Lam , Cheng-Kok Koh, Process variation robust clock tree routing, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
W.-C. D. Lam , J. Jam , C.-K. Koh , V. Balakrishnan , Y. Chen, Statistical based link insertion for robust clock network design, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.588-591, November 06-10, 2005, San Jose, CA
Rickard Ewetz , Cheng-Kok Koh, A Useful Skew Tree Framework for Inserting Large Safety Margins, Proceedings of the 2015 Symposium on International Symposium on Physical Design, March 29-April 01, 2015, Monterey, California, USA
Rickard Ewetz , Shankarshana Janarthanan , Cheng-Kok Koh, Construction of reconfigurable clock trees for MCMM designs, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Naser Mohammad Zadeh , Minoo Mirsaeedi , Ali Jahanian , Morteza Saheb Zamani, Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Muhammet Mustafa Ozdal , Martin D. F. Wong, Two-layer bus routing for high-speed printed circuit boards, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.213-227, January 2006
Minseok Kang , Taewhan Kim, Integrated Resource Allocation and Binding in Clock Mesh Synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.3, p.1-28, June 2014
Matthew R. Guthaus , Gustavo Wilke , Ricardo Reis, Revisiting automated physical synthesis of high-performance clock networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-27, March 2013
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
