
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4212 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 594.586 ; gain = 241.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:12]
INFO: [Synth 8-637] synthesizing blackbox instance 'VGA_Map' of component 'VGA_x' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:37]
INFO: [Synth 8-3491] module 'Graphic' declared at 'C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:6' bound to instance 'Graphic_Map' of component 'Graphic' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Graphic' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:16]
INFO: [Synth 8-3491] module 'Sprite' declared at 'C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Sprite.vhd:4' bound to instance 'spr' of component 'Sprite' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Sprite' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Sprite.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Sprite' (1#1) [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Sprite.vhd:11]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'box_x' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'box_y' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'draw_x' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'draw_y' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
WARNING: [Synth 8-614] signal 'sprite_color' is read in the process but is not in the sensitivity list [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Graphic' (2#1) [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:16]
WARNING: [Synth 8-3848] Net x in module/entity Top does not have driver. [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:33]
WARNING: [Synth 8-3848] Net y in module/entity Top does not have driver. [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Top' (3#1) [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Top.vhd:12]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[31]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[30]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[29]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[28]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[27]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[26]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[25]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[24]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[23]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[22]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[21]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[20]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[19]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[18]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[17]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[16]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[15]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[14]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[13]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[12]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[11]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[10]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[9]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[8]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[7]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[6]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[5]
WARNING: [Synth 8-3331] design Sprite has unconnected port y[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 668.023 ; gain = 314.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 668.023 ; gain = 314.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 668.023 ; gain = 314.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:56]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'sprite_x_reg' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'sprite_y_reg' [C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.srcs/sources_1/new/Graphic.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 668.023 ; gain = 314.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sprite 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Graphic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_x_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Graphic_Map/sprite_y_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |VGA_x         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |VGA_x_bbox_0 |     1|
|2     |IBUF         |     2|
|3     |OBUF         |     5|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 813.457 ; gain = 460.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 915.227 ; gain = 586.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 915.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mitch/Documents/School/ProjectRetroGame_Software/Basys3 Software/RetroSkiGame/RetroSkiGame.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 18:56:31 2020...
