14:12:10 INFO  : Registering command handlers for SDK TCF services
14:12:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\temp_xsdb_launch_script.tcl
14:12:13 INFO  : XSCT server has started successfully.
14:12:14 INFO  : Successfully done setting XSCT server connection channel  
14:12:14 INFO  : Successfully done setting SDK workspace  
14:12:14 INFO  : Processing command line option -hwspec C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper.hdf.
14:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
14:57:15 INFO  : 'jtag frequency' command is executed.
14:57:15 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
14:57:17 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:17 INFO  : Context for 'APU' is selected.
14:57:17 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:17 INFO  : Context for 'APU' is selected.
14:57:17 INFO  : 'stop' command is executed.
14:57:18 INFO  : 'ps7_init' command is executed.
14:57:18 INFO  : 'ps7_post_config' command is executed.
14:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:18 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:18 INFO  : Memory regions updated for context APU
14:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:18 INFO  : 'con' command is executed.
14:57:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

14:57:18 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:00:55 INFO  : Disconnected from the channel tcfchan#1.
15:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
15:00:56 INFO  : 'jtag frequency' command is executed.
15:00:56 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
15:00:59 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:59 INFO  : Context for 'APU' is selected.
15:01:00 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:00 INFO  : Context for 'APU' is selected.
15:01:00 INFO  : 'stop' command is executed.
15:01:01 INFO  : 'ps7_init' command is executed.
15:01:01 INFO  : 'ps7_post_config' command is executed.
15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:01 INFO  : Memory regions updated for context APU
15:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:01 INFO  : 'con' command is executed.
15:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

15:01:01 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(1).tcl'
15:02:40 INFO  : Disconnected from the channel tcfchan#2.
15:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
15:02:42 INFO  : 'jtag frequency' command is executed.
15:02:42 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
15:02:44 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:44 INFO  : Context for 'APU' is selected.
15:02:45 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:45 INFO  : Context for 'APU' is selected.
15:02:45 INFO  : 'stop' command is executed.
15:02:46 INFO  : 'ps7_init' command is executed.
15:02:46 INFO  : 'ps7_post_config' command is executed.
15:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:46 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:46 INFO  : Memory regions updated for context APU
15:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:46 INFO  : 'con' command is executed.
15:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

15:02:46 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(1).tcl'
15:04:42 INFO  : Disconnected from the channel tcfchan#3.
15:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
15:04:43 INFO  : 'jtag frequency' command is executed.
15:04:43 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
15:04:46 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:46 INFO  : Context for 'APU' is selected.
15:04:47 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:47 INFO  : Context for 'APU' is selected.
15:04:47 INFO  : 'stop' command is executed.
15:04:48 INFO  : 'ps7_init' command is executed.
15:04:48 INFO  : 'ps7_post_config' command is executed.
15:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:48 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:48 INFO  : Memory regions updated for context APU
15:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:48 INFO  : 'con' command is executed.
15:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

15:04:48 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(1).tcl'
17:05:24 INFO  : Disconnected from the channel tcfchan#4.
17:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:05:26 INFO  : 'jtag frequency' command is executed.
17:05:26 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:05:28 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:28 INFO  : Context for 'APU' is selected.
17:05:31 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:31 INFO  : Context for 'APU' is selected.
17:05:31 INFO  : 'stop' command is executed.
17:05:32 INFO  : 'ps7_init' command is executed.
17:05:32 INFO  : 'ps7_post_config' command is executed.
17:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:32 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:32 INFO  : Memory regions updated for context APU
17:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:32 INFO  : 'con' command is executed.
17:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:05:32 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(2).tcl'
17:43:22 INFO  : Disconnected from the channel tcfchan#5.
17:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:43:24 INFO  : 'jtag frequency' command is executed.
17:43:24 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:43:26 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:26 INFO  : Context for 'APU' is selected.
17:43:29 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:29 INFO  : Context for 'APU' is selected.
17:43:29 INFO  : 'stop' command is executed.
17:43:30 INFO  : 'ps7_init' command is executed.
17:43:30 INFO  : 'ps7_post_config' command is executed.
17:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:30 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:30 INFO  : Memory regions updated for context APU
17:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:30 INFO  : 'con' command is executed.
17:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:43:30 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(2).tcl'
17:44:37 INFO  : Disconnected from the channel tcfchan#6.
17:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:44:38 INFO  : 'jtag frequency' command is executed.
17:44:38 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:44:40 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:40 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:43 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : 'stop' command is executed.
17:44:44 INFO  : 'ps7_init' command is executed.
17:44:44 INFO  : 'ps7_post_config' command is executed.
17:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:44 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:44 INFO  : Memory regions updated for context APU
17:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:45 INFO  : 'con' command is executed.
17:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:44:45 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
17:45:56 INFO  : Disconnected from the channel tcfchan#7.
17:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:45:57 INFO  : 'jtag frequency' command is executed.
17:45:57 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:46:00 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:00 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:02 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : 'stop' command is executed.
17:46:03 INFO  : 'ps7_init' command is executed.
17:46:03 INFO  : 'ps7_post_config' command is executed.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:04 INFO  : Memory regions updated for context APU
17:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:04 INFO  : 'con' command is executed.
17:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:46:04 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
17:47:03 INFO  : Disconnected from the channel tcfchan#8.
17:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:47:04 INFO  : 'jtag frequency' command is executed.
17:47:04 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:47:07 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:07 INFO  : Context for 'APU' is selected.
17:47:09 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:09 INFO  : Context for 'APU' is selected.
17:47:09 INFO  : 'stop' command is executed.
17:47:10 INFO  : 'ps7_init' command is executed.
17:47:10 INFO  : 'ps7_post_config' command is executed.
17:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:10 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:10 INFO  : Memory regions updated for context APU
17:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:11 INFO  : 'con' command is executed.
17:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:47:11 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
17:48:08 INFO  : Disconnected from the channel tcfchan#9.
17:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:48:10 INFO  : 'jtag frequency' command is executed.
17:48:10 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:48:12 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:12 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : 'stop' command is executed.
17:48:16 INFO  : 'ps7_init' command is executed.
17:48:16 INFO  : 'ps7_post_config' command is executed.
17:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:16 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:16 INFO  : Memory regions updated for context APU
17:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:16 INFO  : 'con' command is executed.
17:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:48:16 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
17:49:00 INFO  : Disconnected from the channel tcfchan#10.
17:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:49:02 INFO  : 'jtag frequency' command is executed.
17:49:02 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:49:04 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:04 INFO  : Context for 'APU' is selected.
17:49:07 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:07 INFO  : Context for 'APU' is selected.
17:49:07 INFO  : 'stop' command is executed.
17:49:07 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
17:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
----------------End of Script----------------

17:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:49:53 INFO  : 'jtag frequency' command is executed.
17:49:53 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:49:57 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:49:57 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:52:06 INFO  : 'jtag frequency' command is executed.
17:52:06 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:52:10 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:52:10 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:53:01 INFO  : 'jtag frequency' command is executed.
17:53:01 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:53:05 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:53:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:54:30 INFO  : 'jtag frequency' command is executed.
17:54:30 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:54:33 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:33 INFO  : Context for 'APU' is selected.
17:54:33 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:33 INFO  : Context for 'APU' is selected.
17:54:33 INFO  : 'stop' command is executed.
17:54:33 INFO  : 'ps7_init' command is executed.
17:54:33 INFO  : 'ps7_post_config' command is executed.
17:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:34 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:34 INFO  : Memory regions updated for context APU
17:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:34 INFO  : 'con' command is executed.
17:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:54:34 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
17:56:39 INFO  : Disconnected from the channel tcfchan#11.
17:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
17:56:40 INFO  : 'jtag frequency' command is executed.
17:56:40 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
17:56:43 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:43 INFO  : Context for 'APU' is selected.
17:56:45 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:45 INFO  : Context for 'APU' is selected.
17:56:45 INFO  : 'stop' command is executed.
17:56:46 INFO  : 'ps7_init' command is executed.
17:56:46 INFO  : 'ps7_post_config' command is executed.
17:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:46 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:46 INFO  : Memory regions updated for context APU
17:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:47 INFO  : 'con' command is executed.
17:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

17:56:47 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
10:21:58 INFO  : Disconnected from the channel tcfchan#12.
10:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
10:21:59 INFO  : 'jtag frequency' command is executed.
10:21:59 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
10:22:02 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:02 INFO  : Context for 'APU' is selected.
10:22:04 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:22:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:04 INFO  : Context for 'APU' is selected.
10:22:04 INFO  : 'stop' command is executed.
10:22:05 INFO  : 'ps7_init' command is executed.
10:22:05 INFO  : 'ps7_post_config' command is executed.
10:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:05 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:05 INFO  : Memory regions updated for context APU
10:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:05 INFO  : 'con' command is executed.
10:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

10:22:05 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
10:27:06 INFO  : Disconnected from the channel tcfchan#13.
10:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
10:27:07 INFO  : 'jtag frequency' command is executed.
10:27:07 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
10:27:09 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:27:09 INFO  : Context for 'APU' is selected.
10:27:11 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:11 INFO  : Context for 'APU' is selected.
10:27:11 INFO  : 'stop' command is executed.
10:27:11 INFO  : 'ps7_init' command is executed.
10:27:11 INFO  : 'ps7_post_config' command is executed.
10:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:11 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:11 INFO  : Memory regions updated for context APU
10:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:11 INFO  : 'con' command is executed.
10:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

10:27:11 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(2).tcl'
10:28:24 INFO  : Disconnected from the channel tcfchan#14.
10:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
10:28:25 INFO  : 'jtag frequency' command is executed.
10:28:25 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
10:28:27 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:27 INFO  : Context for 'APU' is selected.
10:28:28 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:29 INFO  : Context for 'APU' is selected.
10:28:29 INFO  : 'stop' command is executed.
10:28:29 INFO  : 'ps7_init' command is executed.
10:28:29 INFO  : 'ps7_post_config' command is executed.
10:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:29 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:29 INFO  : Memory regions updated for context APU
10:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:29 INFO  : 'con' command is executed.
10:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

10:28:29 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
11:01:53 INFO  : Disconnected from the channel tcfchan#15.
11:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
11:01:55 INFO  : 'jtag frequency' command is executed.
11:01:55 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
11:01:57 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:57 INFO  : Context for 'APU' is selected.
11:01:59 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:59 INFO  : Context for 'APU' is selected.
11:01:59 INFO  : 'stop' command is executed.
11:01:59 INFO  : 'ps7_init' command is executed.
11:01:59 INFO  : 'ps7_post_config' command is executed.
11:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:00 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:00 INFO  : Memory regions updated for context APU
11:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:00 INFO  : 'con' command is executed.
11:02:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

11:02:00 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
11:04:35 INFO  : Disconnected from the channel tcfchan#16.
11:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2D2A' is selected.
11:04:36 INFO  : 'jtag frequency' command is executed.
11:04:36 INFO  : Sourcing of 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1' command is executed.
11:04:39 INFO  : FPGA configured successfully with bitstream "C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:39 INFO  : Context for 'APU' is selected.
11:04:41 INFO  : Hardware design information is loaded from 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:41 INFO  : Context for 'APU' is selected.
11:04:41 INFO  : 'stop' command is executed.
11:04:41 INFO  : 'ps7_init' command is executed.
11:04:41 INFO  : 'ps7_post_config' command is executed.
11:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:41 INFO  : The application 'C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A" && level==0} -index 1
fpga -file C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
loadhw -hw C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
dow C:/Users/kenzm/FPGA/Lab_02/Lab_02.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:41 INFO  : Memory regions updated for context APU
11:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:41 INFO  : 'con' command is executed.
11:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2D2A"} -index 0
con
----------------End of Script----------------

11:04:41 INFO  : Launch script is exported to file 'C:\Users\kenzm\FPGA\Lab_02\Lab_02.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local_(3).tcl'
11:16:18 INFO  : Disconnected from the channel tcfchan#17.
