5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd mbit_sel3.1.vcd -o mbit_sel3.1.cdd -v mbit_sel3.1.v
3 0 $root $root NA 0 0 1
3 0 main main mbit_sel3.1.v 1 18 1
2 1 6 320033 1 0 20008 0 0 32 64 5 14 0 0 0 0 0 0
2 2 6 2e0030 2 0 20008 0 0 32 64 11 14 0 0 0 0 0 0
2 3 6 2c0034 2 24 208 1 2 b
2 4 6 270028 1 0 20008 0 0 32 64 5 4 0 0 0 0 0 0
2 5 6 240025 2 0 20008 0 0 32 64 51 5 0 0 0 0 0 0
2 6 6 220029 2 24 208 4 5 b
2 7 6 1c001e 1 0 20008 0 0 32 64 14 14 0 0 0 0 0 0
2 8 6 18001a 2 0 20008 0 0 32 64 14 15 0 0 0 0 0 0
2 9 6 16001f 2 24 208 7 8 b
2 10 6 110012 1 0 20008 0 0 32 64 0 14 0 0 0 0 0 0
2 11 6 e000f 2 0 20008 0 0 32 64 1 14 0 0 0 0 0 0
2 12 6 c0013 2 24 208 10 11 b
2 13 6 c001f 2 31 20208 9 12 19 2 5aaa 1eaa d2aa 87aa 612a
2 14 6 c0029 2 31 20208 6 13 46 2 3caa 5aaa 78aa 96aa b4aa d2aa f0aa a5aa 87aa 69aa 4baa 300a
2 15 6 c0034 2 31 20208 3 14 49 2 c3aa 96aa a5aa b4aa c3aa d2aa e1aa 78aa 5aaa 4baa 3caa a5aa 1002
2 16 6 b0035 2 26 20008 15 0 49 2 c3aa 96aa a5aa b4aa c3aa d2aa e1aa 78aa 5aaa 4baa 3caa a5aa 1002
2 17 6 70007 0 1 400 0 0 a
2 18 6 70035 2 35 f00a 16 17
1 a 3 3000f 1 0 48 0 49 1 aa aa aa aa aa aa aa aa aa aa aa aa 2
1 b 4 3000f 1 0 127 0 128 1 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 18 18 18
