
---------- Begin Simulation Statistics ----------
final_tick                                 3675188400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199499                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   376466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.04                       # Real time elapsed on the host
host_tick_rate                               78131069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9384168                       # Number of instructions simulated
sim_ops                                      17708480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003675                       # Number of seconds simulated
sim_ticks                                  3675188400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1758347                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37936                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1732841                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             961889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1758347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           796458                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1984434                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  126613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20790                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10227318                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6720294                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             38075                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1759086                       # Number of branches committed
system.cpu.commit.bw_lim_events               2755767                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1338841                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9384168                       # Number of instructions committed
system.cpu.commit.committedOps               17708480                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8609849                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.056770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.627409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2298462     26.70%     26.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1519754     17.65%     44.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       941940     10.94%     55.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1093926     12.71%     67.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2755767     32.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8609849                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     573354                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               119176                       # Number of function calls committed.
system.cpu.commit.int_insts                  17244043                       # Number of committed integer instructions.
system.cpu.commit.loads                       2195113                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70193      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13579345     76.68%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          108350      0.61%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37486      0.21%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          22853      0.13%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.01%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.04%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           91174      0.51%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           92126      0.52%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         186538      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1088      0.01%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2115935     11.95%     92.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1284617      7.25%     99.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        79178      0.45%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32149      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17708480                       # Class of committed instruction
system.cpu.commit.refs                        3511879                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9384168                       # Number of Instructions Simulated
system.cpu.committedOps                      17708480                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.979093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.979093                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8403                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33492                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49067                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4225                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1194964                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               19378617                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2330726                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5291441                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  38184                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                121995                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2347107                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2126                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1341498                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.fetch.Branches                     1984434                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1492583                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6672921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10192                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10480740                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           930                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   76368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215982                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2265089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1088502                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.140702                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8977310                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.194887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.881465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3402045     37.90%     37.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   587693      6.55%     44.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   237536      2.65%     47.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   358732      4.00%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4391304     48.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8977310                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    959547                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   505599                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    946800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    946800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    946800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    946800000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    946800000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    946800000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     29969600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     29968800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     36523600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     39048000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     39080800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     39232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    369120400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    369040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    369090400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    368957600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7381034800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          210662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                46923                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1809703                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.011369                       # Inst execution rate
system.cpu.iew.exec_refs                      3668072                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1339197                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  806902                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2390809                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                974                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1374502                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19047261                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2328875                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53090                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18480401                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3424                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9444                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  38184                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15723                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           173922                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          196                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       195694                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        57735                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            120                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        35700                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11223                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22716129                       # num instructions consuming a value
system.cpu.iew.wb_count                      18451159                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597567                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13574412                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.008186                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18459764                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 28236042                       # number of integer regfile reads
system.cpu.int_regfile_writes                14946099                       # number of integer regfile writes
system.cpu.ipc                               1.021354                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.021354                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             80904      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14202004     76.63%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               108375      0.58%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41471      0.22%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24230      0.13%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1275      0.01%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6848      0.04%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                94848      0.51%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                93889      0.51%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              187112      1.01%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2015      0.01%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2261727     12.20%     92.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1309659      7.07%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85549      0.46%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33588      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18533494                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  590306                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1182041                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       586508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             631920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17862284                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           44895735                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17864651                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19754230                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19046092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18533494                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1169                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1338770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             33481                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            405                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2092974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8977310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.064482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.532193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2266585     25.25%     25.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1190963     13.27%     38.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1492901     16.63%     55.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1750715     19.50%     74.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2276146     25.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8977310                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.017147                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1492741                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           412                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             89248                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22305                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2390809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1374502                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7417314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          9187972                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                  970820                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21303374                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               25                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  76777                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2406850                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15335                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4462                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              49369713                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               19251606                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23289066                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5326420                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  38184                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                215049                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1985669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            995409                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         29697461                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19987                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                910                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    283722                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            966                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24901403                       # The number of ROB reads
system.cpu.rob.rob_writes                    38463118                       # The number of ROB writes
system.cpu.timesIdled                           24436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        49611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         100502                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              480                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          854                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            855                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              101                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12651                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1394                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8863                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1729                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12651                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1009536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1009536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1009536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14380                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12127125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31211875                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48429                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4619                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             55349                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1202                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2462                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2462                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48429                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98940                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  151388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2116288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1346816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3463104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11564                       # Total snoops (count)
system.l2bus.snoopTraffic                       89536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              62450                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007910                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.088588                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    61956     99.21%     99.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                      494      0.79%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                62450                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21391596                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             44286508                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            39679599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1458758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1458758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1458758                       # number of overall hits
system.cpu.icache.overall_hits::total         1458758                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        33824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        33824                       # number of overall misses
system.cpu.icache.overall_misses::total         33824                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    495162399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    495162399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    495162399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    495162399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1492582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1492582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14639.380292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14639.380292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14639.380292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14639.380292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          758                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          758                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          758                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          758                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33066                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    435002799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    435002799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    435002799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    435002799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13155.591816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13155.591816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13155.591816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13155.591816                       # average overall mshr miss latency
system.cpu.icache.replacements                  32810                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1458758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1458758                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        33824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33824                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    495162399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    495162399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1492582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14639.380292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14639.380292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          758                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          758                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    435002799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    435002799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13155.591816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13155.591816                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.257000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              794288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.208717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.257000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3018230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3018230                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3455235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3455235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3455235                       # number of overall hits
system.cpu.dcache.overall_hits::total         3455235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35594                       # number of overall misses
system.cpu.dcache.overall_misses::total         35594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715077199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715077199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715077199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715077199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3490829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3490829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3490829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3490829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48184.446789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48184.446789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48184.446789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48184.446789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30558                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.635638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1779                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3222                       # number of writebacks
system.cpu.dcache.writebacks::total              3222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17825                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    610446799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    610446799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    610446799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    264674434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    875121233                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46196.972832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46196.972832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46196.972832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57400.657992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49095.160337                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2138676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2138676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581731200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581731200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2171767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2171767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47799.437914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47799.437914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480861200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480861200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44722.953869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44722.953869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1316559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1316559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    133345999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    133345999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53274.470236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53274.470236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129585599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129585599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52634.280666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52634.280666                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4611                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4611                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    264674434                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    264674434                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57400.657992                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57400.657992                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.065606                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              770093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.836141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   697.822816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   312.242790                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.681468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.304925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          586                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.323242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.676758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6999483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6999483                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           31089                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5157                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          927                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37173                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          31089                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5157                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          927                       # number of overall hits
system.l2cache.overall_hits::total              37173                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1975                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8054                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3684                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13713                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1975                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8054                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3684                       # number of overall misses
system.l2cache.overall_misses::total            13713                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134140800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    550952800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    254393447                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    939487047                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134140800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    550952800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    254393447                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    939487047                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        33064                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13211                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4611                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50886                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        33064                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13211                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4611                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50886                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059733                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609643                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798959                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.269485                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059733                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609643                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798959                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.269485                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67919.392405                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68407.350385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69053.595820                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68510.686721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67919.392405                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68407.350385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69053.595820                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68510.686721                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   10                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1394                       # number of writebacks
system.l2cache.writebacks::total                 1394                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             40                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           31                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            40                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1975                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8045                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3653                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13673                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1975                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8045                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3653                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          707                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14380                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118340800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    486290400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    223778285                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    828409485                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118340800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    486290400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    223778285                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     42837286                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    871246771                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059733                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608962                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792236                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.268699                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059733                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608962                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792236                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.282592                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59919.392405                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60446.289621                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.769505                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60587.251152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59919.392405                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60446.289621                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.769505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60590.220651                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60587.397149                       # average overall mshr miss latency
system.l2cache.replacements                     10357                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3225                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3225                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          380                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          380                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          707                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          707                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     42837286                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     42837286                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60590.220651                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60590.220651                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1730                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1730                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    120396400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    120396400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2462                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2462                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.702681                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.702681                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69593.294798                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69593.294798                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1729                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1729                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    106549600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    106549600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.702275                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.702275                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61624.985541                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61624.985541                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        31089                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4425                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          927                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        36441                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1975                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6324                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3684                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11983                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134140800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430556400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    254393447                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    819090647                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        33064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10749                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4611                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48424                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059733                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.588334                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798959                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.247460                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67919.392405                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68082.922201                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69053.595820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68354.389302                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1975                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6316                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3653                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11944                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118340800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379740800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    223778285                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    721859885                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059733                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.587590                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792236                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.246655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59919.392405                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60123.622546                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.769505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60437.029889                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3983.114478                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28553                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10357                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.756879                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    28.942922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   717.743432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2054.928096                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   958.971362                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   222.528666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007066                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.175230                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.501691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234124                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.054328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.972440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1224                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2872                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1222                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2814                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.298828                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               818349                       # Number of tag accesses
system.l2cache.tags.data_accesses              818349                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3675188400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          514880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       233792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        45248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              920320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126400                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126400                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89216                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89216                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1975                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8045                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3653                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          707                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1394                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1394                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           34392795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          140096219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     63613610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     12311750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              250414373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      34392795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          34392795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24275218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24275218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24275218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          34392795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         140096219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     63613610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     12311750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             274689591                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3798952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7327929                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                 13955171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.29                       # Real time elapsed on the host
host_tick_rate                               95601037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9486138                       # Number of instructions simulated
sim_ops                                      18065961                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000124                       # Number of seconds simulated
sim_ticks                                   123763600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               122872                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5134                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            147078                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              95264                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          122872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            27608                       # Number of indirect misses.
system.cpu.branchPred.lookups                  147350                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      57                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    292472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   154818                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5134                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      59026                       # Number of branches committed
system.cpu.commit.bw_lim_events                 28443                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          331650                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               101970                       # Number of instructions committed
system.cpu.commit.committedOps                 357481                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       222860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.604061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.256392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36967     16.59%     16.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        98138     44.04%     60.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32365     14.52%     75.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26947     12.09%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28443     12.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       222860                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                    328600                       # Number of committed integer instructions.
system.cpu.commit.loads                         10646                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28717      8.03%      8.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           172928     48.37%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     56.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           144653     40.46%     96.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.01%     96.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     96.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.01%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.01%     96.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     96.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     96.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.01%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.01%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10524      2.94%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      0.07%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            357481                       # Class of committed instruction
system.cpu.commit.refs                          10957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      101970                       # Number of Instructions Simulated
system.cpu.committedOps                        357481                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.034314                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.034314                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           10                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                101499                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 743554                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15067                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    165590                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5137                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 20400                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       18628                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         442                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      147350                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       678                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        301399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         262653                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   10274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.476230                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              95321                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.848886                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             307693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.918298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.738495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    76497     24.86%     24.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6171      2.01%     26.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1080      0.35%     27.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6171      2.01%     29.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   217774     70.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               307693                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       835                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      511                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     18915600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     18915600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     18915600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     18916000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     18916000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     18915600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     30982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     30983200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1996800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1994800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      183607200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6966                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    70895                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.561228                       # Inst execution rate
system.cpu.iew.exec_refs                        19067                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        442                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   80805                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 20368                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  514                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              689131                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 18625                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4764                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                483058                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5137                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    72                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               85                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9722                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          204                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1108109                       # num instructions consuming a value
system.cpu.iew.wb_count                        482551                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.351702                       # average fanout of values written-back
system.cpu.iew.wb_producers                    389724                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.559589                       # insts written-back per cycle
system.cpu.iew.wb_sent                         482669                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1041230                       # number of integer regfile reads
system.cpu.int_regfile_writes                  720485                       # number of integer regfile writes
system.cpu.ipc                               0.329564                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.329564                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28804      5.90%      5.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                283737     58.16%     64.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     64.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                154915     31.76%     95.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.01%     95.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.01%     95.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   89      0.02%     95.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   93      0.02%     95.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  39      0.01%     95.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 53      0.01%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     95.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19280      3.95%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 369      0.08%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             241      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             83      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 487822                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     721                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1445                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          661                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1306                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 458297                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1285485                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       481890                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1019479                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     689110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    487822                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          331650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3593                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       885776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        307693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.585418                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.506395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              103157     33.53%     33.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               69442     22.57%     56.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               47325     15.38%     71.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27346      8.89%     80.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               60423     19.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          307693                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.576625                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         678                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                20368                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 514                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  119830                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           309409                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   81462                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                697309                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16928                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24506                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2451328                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 724860                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1388597                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    171496                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    262                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5137                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 24687                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   691287                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1318                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1764514                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            405                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     50095                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       883548                       # The number of ROB reads
system.cpu.rob.rob_writes                     1463105                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            368                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            82                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 41                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            41                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                41                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      41    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  41                       # Request fanout histogram
system.membus.reqLayer2.occupancy               37600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              88200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 184                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               119                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            184                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          477                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     552                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    18368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                41                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                225                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      225    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  225                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              190800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               229998                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       123763600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          650                       # number of overall hits
system.cpu.icache.overall_hits::total             650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1522800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1522800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1522800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1522800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041298                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54385.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54385.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54385.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54385.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1361200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1361200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1361200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1361200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.036873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.036873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.036873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.036873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        54448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        54448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54448                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1522800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1522800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54385.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54385.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1361200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1361200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.036873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.036873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        54448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54448                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7845.840000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1381                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1381                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18558                       # number of overall hits
system.cpu.dcache.overall_hits::total           18558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          294                       # number of overall misses
system.cpu.dcache.overall_misses::total           294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5265200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5265200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5265200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5265200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015595                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17908.843537                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17908.843537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17908.843537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17908.843537                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.dcache.writebacks::total               103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2889598                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18227.848101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18227.848101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18227.848101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18173.572327                       # average overall mshr miss latency
system.cpu.dcache.replacements                    159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        18247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           18247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5265200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5265200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17908.843537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17908.843537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18227.848101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18227.848101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            1                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total         9598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              786404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4945.937107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   709.373351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   314.626649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.692747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.307253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          310                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          506                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.302734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             37863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            37863                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             136                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 143                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            136                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            1                       # number of overall hits
system.l2cache.overall_hits::total                143                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                41                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           22                       # number of overall misses
system.l2cache.overall_misses::total               41                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1280800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1546000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2826800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1280800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1546000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2826800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          158                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             184                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          158                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            1                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            184                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.760000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.139241                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.222826                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.760000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.139241                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.222826                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67410.526316                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70272.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68946.341463                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67410.526316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70272.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68946.341463                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1128800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1370000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2498800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1128800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1370000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2498800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.139241                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.222826                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.139241                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.222826                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59410.526316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62272.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60946.341463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59410.526316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62272.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60946.341463                       # average overall mshr miss latency
system.l2cache.replacements                        41                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          103                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          103                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          103                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          103                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          136                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          143                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1280800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1546000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2826800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          184                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.760000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.139241                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.222826                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67410.526316                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70272.727273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68946.341463                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1128800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1370000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2498800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.139241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.222826                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59410.526316                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62272.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60946.341463                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    134                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   41                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.268293                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           37                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   939.698273                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1913.109564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   948.192163                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          258                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.229419                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.467068                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.062988                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1209                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2887                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1207                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2789                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.295166                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.704834                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2985                       # Number of tag accesses
system.l2cache.tags.data_accesses                2985                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    123763600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9825183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11376528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               21201710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9825183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9825183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1551345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1551345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1551345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9825183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11376528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              22753055                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3831497200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               36450966                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                 69414554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              124725919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9508801                       # Number of instructions simulated
sim_ops                                      18111655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    32545200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8414                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2498                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5916                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9166                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     429                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          956                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29844                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19690                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1198                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4329                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6970                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25451                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22663                       # Number of instructions committed
system.cpu.commit.committedOps                  45694                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        50405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.906537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.474048                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33822     67.10%     67.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4015      7.97%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2995      5.94%     81.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2603      5.16%     86.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6970     13.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        50405                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44234                       # Number of committed integer instructions.
system.cpu.commit.loads                          7071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32577     71.29%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     72.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.67%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6013     13.16%     89.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2966      6.49%     96.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.32%     98.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45694                       # Class of committed instruction
system.cpu.commit.refs                          10761                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22663                       # Number of Instructions Simulated
system.cpu.committedOps                         45694                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.590125                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.590125                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           59                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          148                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          263                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            13                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24067                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  80109                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11687                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19190                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1207                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1747                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9508                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4705                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9166                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5043                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         42639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   402                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          44127                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           298                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2414                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.112656                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.542347                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              57898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.545252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33651     58.12%     58.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1241      2.14%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1274      2.20%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1250      2.16%     64.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20482     35.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                57898                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4910                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3062                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3016800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        75200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        74800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        64800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       164800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1472800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25056400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1457                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5495                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.760886                       # Inst execution rate
system.cpu.iew.exec_refs                        14193                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4700                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13872                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10655                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                255                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                34                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               71135                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9493                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1660                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 61908                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     50                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   221                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1207                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   305                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              444                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3586                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1635                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1293                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            164                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     71197                       # num instructions consuming a value
system.cpu.iew.wb_count                         61086                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.604113                       # average fanout of values written-back
system.cpu.iew.wb_producers                     43011                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.750784                       # insts written-back per cycle
system.cpu.iew.wb_sent                          61421                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    89587                       # number of integer regfile reads
system.cpu.int_regfile_writes                   48076                       # number of integer regfile writes
system.cpu.ipc                               0.278542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.278542                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               927      1.46%      1.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 45253     71.19%     72.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.02%     72.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   361      0.57%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 320      0.50%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 326      0.51%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  185      0.29%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  444      0.70%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  467      0.73%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 263      0.41%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                290      0.46%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8395     13.21%     90.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4073      6.41%     96.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1451      2.28%     98.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            796      1.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  63565                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4590                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9208                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4382                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7249                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  58048                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             176266                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        56704                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             89346                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      70769                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     63565                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 366                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               443                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            193                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        31305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         57898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.097879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.537732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34990     60.43%     60.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4547      7.85%     68.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4675      8.07%     76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5076      8.77%     85.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8610     14.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           57898                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.781252                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5094                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            85                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              133                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10655                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   26363                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            81363                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   16472                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54427                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1055                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12848                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    554                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    66                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                194717                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  76967                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               89461                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19627                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2654                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1207                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4310                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    35058                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7039                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           113721                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3434                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                197                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3571                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            215                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       114580                       # The number of ROB reads
system.cpu.rob.rob_writes                      149847                       # The number of ROB writes
system.cpu.timesIdled                             255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           30                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1687                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               30                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              423                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           463                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 469                       # Request fanout histogram
system.membus.reqLayer2.occupancy              423234                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1012066                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 829                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           333                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               985                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            830                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1294                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1236                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        45568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    73152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               478                       # Total snoops (count)
system.l2bus.snoopTraffic                        2112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1322                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022693                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.148979                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1292     97.73%     97.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       30      2.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1322                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              494400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               929157                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              517200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        32545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4508                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4508                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4508                       # number of overall hits
system.cpu.icache.overall_hits::total            4508                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24628400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24628400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24628400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24628400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5043                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.106088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.106088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.106088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.106088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46034.392523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46034.392523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46034.392523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46034.392523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19084000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19084000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.085663                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.085663                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.085663                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.085663                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44175.925926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44175.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44175.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44175.925926                       # average overall mshr miss latency
system.cpu.icache.replacements                    431                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4508                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4508                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24628400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24628400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.106088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.106088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46034.392523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46034.392523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.085663                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.085663                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44175.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44175.925926                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              507004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               687                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            737.997089                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10517                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10517                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12064                       # number of overall hits
system.cpu.dcache.overall_hits::total           12064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          656                       # number of overall misses
system.cpu.dcache.overall_misses::total           656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27298800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27298800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27298800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27298800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41614.024390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41614.024390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41614.024390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41614.024390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          300                       # number of writebacks
system.cpu.dcache.writebacks::total               300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13953200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13953200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13953200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2782754                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16735954                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028774                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028774                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028774                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032390                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38123.497268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38123.497268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38123.497268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60494.652174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40621.247573                       # average overall mshr miss latency
system.cpu.dcache.replacements                    412                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41688.473520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41688.473520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13429600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13429600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38152.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38152.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       534800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       534800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        38200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        38200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       523600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       523600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        37400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        37400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2782754                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2782754                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60494.652174                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60494.652174                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1947756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1436                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1356.376045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.818272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   285.181728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.278498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.248047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25852                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25852                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             179                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             190                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 375                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            179                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            190                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                375                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           253                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           176                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               469                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          253                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          176                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              469                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17056000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11904000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2708363                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31668363                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17056000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11904000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2708363                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31668363                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          432                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          366                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             844                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          432                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          366                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            844                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.585648                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.480874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.869565                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.555687                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.585648                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.480874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.869565                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.555687                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67415.019763                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67636.363636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67709.075000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67523.162047                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67415.019763                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67636.363636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67709.075000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67523.162047                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15040000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10496000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2383564                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27919564                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15040000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10496000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2383564                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       131997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28051561                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.585648                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.480874                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.554502                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.585648                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.480874                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.556872                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59446.640316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59636.363636                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61117.025641                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59657.188034                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59446.640316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59636.363636                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61117.025641                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 65998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59684.172340                       # average overall mshr miss latency
system.l2cache.replacements                       475                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          300                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          300                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          300                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          300                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       131997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       131997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 65998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 65998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       439600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       439600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.428571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 73266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 73266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       391600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       391600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          179                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          182                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          367                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          253                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          463                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17056000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11464400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2708363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     31228763                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          352                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          830                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.585648                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482955                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.869565                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.557831                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67415.019763                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67437.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67709.075000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67448.732181                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15040000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10104400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2383564                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     27527964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.585648                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482955                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.556627                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59446.640316                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59437.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61117.025641                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59584.337662                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  74131                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4571                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                16.217677                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.612096                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   990.776756                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1907.224365                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   910.428031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   251.958752                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.241889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.061513                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2473                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266846                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733154                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13971                       # Number of tag accesses
system.l2cache.tags.data_accesses               13971                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     32545200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              252                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  469                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          495556948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          346103266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     76693337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3932992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              922286543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     495556948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         495556948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        64894362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              64894362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        64894362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         495556948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         346103266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     76693337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3932992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             987180905                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
