;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -84, <-20
	DJN -1, @-20
	JMN <-620, 100
	MOV @-127, 100
	SUB #30, 18
	ADD 241, 60
	DJN 22, 10
	SUB -0, <103
	MOV @-117, 100
	SPL 300, @181
	DJN -1, @-20
	SUB @124, @106
	SUB @124, @106
	DJN 22, 10
	CMP @124, @106
	CMP @124, @106
	ADD 30, 9
	ADD 220, -100
	ADD -620, 100
	JMP <-127, 100
	JMP -207, @-126
	ADD 0, 900
	SUB #2, <33
	SLT -220, 100
	SLT -220, 100
	SLT -201, @-20
	SUB 12, @-10
	SUB 12, @-10
	ADD 3, 21
	JMN 620, -100
	SPL 305, @187
	SUB -1, <-20
	CMP -500, <803
	SUB -0, <183
	ADD 0, 10
	SUB @124, @106
	ADD 3, 21
	DJN -1, @-20
	JMN -500, @803
	SLT 20, @12
	DAT <270, #1
	SUB @124, @106
	SUB #200, 3
	JMN -220, 110
	JMN -220, 110
	SUB @124, @106
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
