// BMM LOC annotation file.
//
// Release 14.1 -  P.49d, build 2.8 Mar 16, 2012
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'system_i_processing_system7_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP system_i_processing_system7_0 ARM 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'system_i_processing_system7_0' address space 'system_i_axi_bram_ctrl_0_bram_block_1_combined' 0x81250000:0x8125FFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE system_i_axi_bram_ctrl_0_bram_block_1_combined RAMB32 [0x81250000:0x8125FFFF]
        BUS_BLOCK
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 RAMB32 [31:30] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_0.mem PLACED = X2Y18;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 RAMB32 [29:28] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_1.mem PLACED = X2Y17;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2 RAMB32 [27:26] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_2.mem PLACED = X2Y22;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3 RAMB32 [25:24] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_3.mem PLACED = X2Y23;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4 RAMB32 [23:22] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_4.mem PLACED = X2Y16;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5 RAMB32 [21:20] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_5.mem PLACED = X2Y15;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6 RAMB32 [19:18] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_6.mem PLACED = X3Y19;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7 RAMB32 [17:16] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_7.mem PLACED = X3Y18;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8 RAMB32 [15:14] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_8.mem PLACED = X2Y19;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9 RAMB32 [13:12] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_9.mem PLACED = X2Y20;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10 RAMB32 [11:10] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_10.mem PLACED = X4Y19;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11 RAMB32 [9:8] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_11.mem PLACED = X4Y20;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12 RAMB32 [7:6] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_12.mem PLACED = X4Y21;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13 RAMB32 [5:4] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_13.mem PLACED = X3Y21;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14 RAMB32 [3:2] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_14.mem PLACED = X3Y20;
            system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_15 RAMB32 [1:0] [0:16383] INPUT = axi_bram_ctrl_0_bram_block_1_combined_15.mem PLACED = X2Y21;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

