
parameter N_FilterLength      = 8;
parameter N_FilterResetValue  = 8;
parameter N_FilterMaxValue    = N_FilterResetValue;
parameter ResetterCounterLength   = 4;

module i_variableresetrandomwalkfilter(
input Up, Down,
 input  MainClock, Lead, Lag, // System Clock and Phase Comparator signals
 input Positive, Negative,   // "positive shift" and "negative shift" inputs
input [N_FilterLength-1 : 0] N_FilterCounter,
input [ResetterCounterLength-1 : 0] ResetterCounter,
input DEFAULT_RESET,
input [N_FilterLength-1 : 0] ResetterValue
);

assert property(@(posedge MainClock) (Lead) |-> Lead);
assert property(@(posedge MainClock) (Lead) |-> Lead);
assert property(@(posedge MainClock) (Lead) |-> Lead);
assert property(@(posedge MainClock) (Lag) |-> Lag);
assert property(@(posedge MainClock) (Lag) |-> Lag);
assert property(@(posedge MainClock) (Lag) |-> Lag);
assert property(@(posedge MainClock) (Lead && Lag ##1 Lag && Lead ##1 Lag && Lead ##1 !Lead && Lag ##1 !Lead) |-> Lag);
assert property(@(posedge MainClock) (Lead && Lag ##1 Lag && Lead ##1 Lag && Lead ##1 !Lead && Lag ##1 !Lead) |-> Lag);
assert property(@(posedge MainClock) (Lead && Lag ##1 Lag && Lead ##1 Lag && Lead ##1 !Lead && Lag ##1 !Lead) |-> Lag);
assert property(@(posedge MainClock) (Lead && Lag ##1 Lag && Lead ##1 Lag && Lead ##1 !Lead && Lag ##1 !Lead) |-> Lag);
assert property(@(posedge MainClock) (Lag && Lead ##1 Lag ##1 Lead && Lag ##1 Lag && Lead ##1 Lag) |-> Lead);
assert property(@(posedge MainClock) (Lag && Lead ##1 Lag ##1 Lead && Lag ##1 Lead && Lag ##1 Lag) |-> Lead);
assert property(@(posedge MainClock) (Lag && Lead ##1 Lag ##1 Lead && Lag ##1 Lead && Lag ##1 Lag) |-> Lead);
assert property(@(posedge MainClock) (Lag && Lead ##1 Lag ##1 Lead && Lag ##1 Lag && Lead ##1 Lag) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET ##1 1) |-> Lag);
assert property(@(posedge MainClock) (DEFAULT_RESET ##1 1) |-> Lag);
assert property(@(posedge MainClock) (DEFAULT_RESET ##3 1) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET ##1 1) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET ##3 1) |-> Lead);
assert property(@(posedge MainClock) (DEFAULT_RESET ##1 1) |-> Lead);
endmodule
