[2025-09-17 10:35:15] START suite=qualcomm_srv trace=srv712_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv712_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2624132 heartbeat IPC: 3.811 cumulative IPC: 3.811 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5070209 heartbeat IPC: 4.088 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5070209 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5070209 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13803267 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22588231 heartbeat IPC: 1.138 cumulative IPC: 1.142 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 31260630 heartbeat IPC: 1.153 cumulative IPC: 1.145 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39971682 heartbeat IPC: 1.148 cumulative IPC: 1.146 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48739488 heartbeat IPC: 1.141 cumulative IPC: 1.145 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 57454492 heartbeat IPC: 1.147 cumulative IPC: 1.145 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv712_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 66217820 heartbeat IPC: 1.141 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 74902095 heartbeat IPC: 1.152 cumulative IPC: 1.146 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 83602300 heartbeat IPC: 1.149 cumulative IPC: 1.146 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87198995 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87198995 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv712_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.147 instructions: 100000001 cycles: 87198995
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.59 Average ROB Occupancy at Mispredict: 28.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1389
BRANCH_INDIRECT: 0.3616
BRANCH_CONDITIONAL: 11.65
BRANCH_DIRECT_CALL: 0.4988
BRANCH_INDIRECT_CALL: 0.516
BRANCH_RETURN: 0.4319


====Backend Stall Breakdown====
ROB_STALL: 72612
LQ_STALL: 0
SQ_STALL: 377829


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.27272
REPLAY_LOAD: 26.874716
NON_REPLAY_LOAD: 8.77986

== Total ==
ADDR_TRANS: 8328
REPLAY_LOAD: 11798
NON_REPLAY_LOAD: 52486

== Counts ==
ADDR_TRANS: 44
REPLAY_LOAD: 439
NON_REPLAY_LOAD: 5978

cpu0->cpu0_STLB TOTAL        ACCESS:    2051107 HIT:    2038139 MISS:      12968 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051107 HIT:    2038139 MISS:      12968 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 83.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9664709 HIT:    8617881 MISS:    1046828 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7885635 HIT:    6946427 MISS:     939208 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598720 HIT:     512677 MISS:      86043 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1158908 HIT:    1147643 MISS:      11265 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21446 HIT:      11134 MISS:      10312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15189909 HIT:    7687332 MISS:    7502577 MSHR_MERGE:    1797059
cpu0->cpu0_L1I LOAD         ACCESS:   15189909 HIT:    7687332 MISS:    7502577 MSHR_MERGE:    1797059
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29814438 HIT:   25337235 MISS:    4477203 MSHR_MERGE:    1676910
cpu0->cpu0_L1D LOAD         ACCESS:   16604376 HIT:   13953330 MISS:    2651046 MSHR_MERGE:     470919
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13183872 HIT:   11379289 MISS:    1804583 MSHR_MERGE:    1205863
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26190 HIT:       4616 MISS:      21574 MSHR_MERGE:        128
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12496998 HIT:   10378870 MISS:    2118128 MSHR_MERGE:    1070194
cpu0->cpu0_ITLB LOAD         ACCESS:   12496998 HIT:   10378870 MISS:    2118128 MSHR_MERGE:    1070194
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.298 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28352530 HIT:   27007426 MISS:    1345104 MSHR_MERGE:     341931
cpu0->cpu0_DTLB LOAD         ACCESS:   28352530 HIT:   27007426 MISS:    1345104 MSHR_MERGE:     341931
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.743 cycles
cpu0->LLC TOTAL        ACCESS:    1186817 HIT:    1159248 MISS:      27569 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     939208 HIT:     920205 MISS:      19003 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86043 HIT:      80435 MISS:       5608 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     151254 HIT:     151170 MISS:         84 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10312 HIT:       7438 MISS:       2874 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1021
  ROW_BUFFER_MISS:      26464
  AVG DBUS CONGESTED CYCLE: 3.328
Channel 0 WQ ROW_BUFFER_HIT:        170
  ROW_BUFFER_MISS:       2506
  FULL:          0
Channel 0 REFRESHES ISSUED:       7267

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498313       560808        86749         2225
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         1767         1387          246
  STLB miss resolved @ L2C                0         1378         1353         1925          149
  STLB miss resolved @ LLC                0         1099         2064         2776          660
  STLB miss resolved @ MEM                0            0          593         2003         1306

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185505        58553      1408422       145574          206
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1261          376           39
  STLB miss resolved @ L2C                0         1247         7570          746            4
  STLB miss resolved @ LLC                0          135         2087         1199           29
  STLB miss resolved @ MEM                0            0           75          104          141
[2025-09-17 10:47:53] END   suite=qualcomm_srv trace=srv712_ap (rc=0)
