10:43:19 **** Build of configuration Debug for project UART_BRAM_Interfacing_wrapper_project_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_3/export/UART_BRAM_Interfacing_wrapper_3/UART_BRAM_Interfacing_wrapper_3.xpfm -domains standalone_ps7_cortexa9_0 -bifpath /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_3/export/UART_BRAM_Interfacing_wrapper_3/UART_BRAM_Interfacing_wrapper_3.xpfm --sys_config UART_BRAM_Interfacing_wrapper_3 --bif /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project_system/Debug/system.bif --bitstream /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project/_ide/bitstream/UART_BRAM_Interfacing_wrapper_3.bit --elf /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project/Debug/UART_BRAM_Interfacing_wrapper_project.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project/_ide/bitstream/UART_BRAM_Interfacing_wrapper_3.bit
Running /tools/Xilinx/Vitis/2020.2/bin/bootgen  -image /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper_project_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

10:43:24 Build Finished (took 5s.633ms)

