<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='138' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getAGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11274' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1766' ll='1790' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getAGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1897' u='c' c='_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1916' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1944' u='c' c='_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2129' u='c' c='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
