#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b3ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2882320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2889a90 .functor NOT 1, L_0x28dfcf0, C4<0>, C4<0>, C4<0>;
L_0x28dfad0 .functor XOR 2, L_0x28df970, L_0x28dfa30, C4<00>, C4<00>;
L_0x28dfbe0 .functor XOR 2, L_0x28dfad0, L_0x28dfb40, C4<00>, C4<00>;
v0x28dc450_0 .net *"_ivl_10", 1 0, L_0x28dfb40;  1 drivers
v0x28dc550_0 .net *"_ivl_12", 1 0, L_0x28dfbe0;  1 drivers
v0x28dc630_0 .net *"_ivl_2", 1 0, L_0x28df8d0;  1 drivers
v0x28dc6f0_0 .net *"_ivl_4", 1 0, L_0x28df970;  1 drivers
v0x28dc7d0_0 .net *"_ivl_6", 1 0, L_0x28dfa30;  1 drivers
v0x28dc900_0 .net *"_ivl_8", 1 0, L_0x28dfad0;  1 drivers
v0x28dc9e0_0 .net "a", 0 0, v0x28da390_0;  1 drivers
v0x28dca80_0 .net "b", 0 0, v0x28da430_0;  1 drivers
v0x28dcb20_0 .net "c", 0 0, v0x28da4d0_0;  1 drivers
v0x28dcbc0_0 .var "clk", 0 0;
v0x28dcc60_0 .net "d", 0 0, v0x28da610_0;  1 drivers
v0x28dcd00_0 .net "out_pos_dut", 0 0, L_0x28df740;  1 drivers
v0x28dcda0_0 .net "out_pos_ref", 0 0, L_0x28de3e0;  1 drivers
v0x28dce40_0 .net "out_sop_dut", 0 0, L_0x28dec50;  1 drivers
v0x28dcee0_0 .net "out_sop_ref", 0 0, L_0x28b5500;  1 drivers
v0x28dcf80_0 .var/2u "stats1", 223 0;
v0x28dd020_0 .var/2u "strobe", 0 0;
v0x28dd1d0_0 .net "tb_match", 0 0, L_0x28dfcf0;  1 drivers
v0x28dd2a0_0 .net "tb_mismatch", 0 0, L_0x2889a90;  1 drivers
v0x28dd340_0 .net "wavedrom_enable", 0 0, v0x28da8e0_0;  1 drivers
v0x28dd410_0 .net "wavedrom_title", 511 0, v0x28da980_0;  1 drivers
L_0x28df8d0 .concat [ 1 1 0 0], L_0x28de3e0, L_0x28b5500;
L_0x28df970 .concat [ 1 1 0 0], L_0x28de3e0, L_0x28b5500;
L_0x28dfa30 .concat [ 1 1 0 0], L_0x28df740, L_0x28dec50;
L_0x28dfb40 .concat [ 1 1 0 0], L_0x28de3e0, L_0x28b5500;
L_0x28dfcf0 .cmp/eeq 2, L_0x28df8d0, L_0x28dfbe0;
S_0x28867c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2882320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2889e70 .functor AND 1, v0x28da4d0_0, v0x28da610_0, C4<1>, C4<1>;
L_0x288a250 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x288a630 .functor NOT 1, v0x28da430_0, C4<0>, C4<0>, C4<0>;
L_0x288a8b0 .functor AND 1, L_0x288a250, L_0x288a630, C4<1>, C4<1>;
L_0x28a1af0 .functor AND 1, L_0x288a8b0, v0x28da4d0_0, C4<1>, C4<1>;
L_0x28b5500 .functor OR 1, L_0x2889e70, L_0x28a1af0, C4<0>, C4<0>;
L_0x28dd860 .functor NOT 1, v0x28da430_0, C4<0>, C4<0>, C4<0>;
L_0x28dd8d0 .functor OR 1, L_0x28dd860, v0x28da610_0, C4<0>, C4<0>;
L_0x28dd9e0 .functor AND 1, v0x28da4d0_0, L_0x28dd8d0, C4<1>, C4<1>;
L_0x28ddaa0 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x28ddb70 .functor OR 1, L_0x28ddaa0, v0x28da430_0, C4<0>, C4<0>;
L_0x28ddbe0 .functor AND 1, L_0x28dd9e0, L_0x28ddb70, C4<1>, C4<1>;
L_0x28ddd60 .functor NOT 1, v0x28da430_0, C4<0>, C4<0>, C4<0>;
L_0x28dddd0 .functor OR 1, L_0x28ddd60, v0x28da610_0, C4<0>, C4<0>;
L_0x28ddcf0 .functor AND 1, v0x28da4d0_0, L_0x28dddd0, C4<1>, C4<1>;
L_0x28ddf60 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x28de060 .functor OR 1, L_0x28ddf60, v0x28da610_0, C4<0>, C4<0>;
L_0x28de120 .functor AND 1, L_0x28ddcf0, L_0x28de060, C4<1>, C4<1>;
L_0x28de2d0 .functor XNOR 1, L_0x28ddbe0, L_0x28de120, C4<0>, C4<0>;
v0x28893c0_0 .net *"_ivl_0", 0 0, L_0x2889e70;  1 drivers
v0x28897c0_0 .net *"_ivl_12", 0 0, L_0x28dd860;  1 drivers
v0x2889ba0_0 .net *"_ivl_14", 0 0, L_0x28dd8d0;  1 drivers
v0x2889f80_0 .net *"_ivl_16", 0 0, L_0x28dd9e0;  1 drivers
v0x288a360_0 .net *"_ivl_18", 0 0, L_0x28ddaa0;  1 drivers
v0x288a740_0 .net *"_ivl_2", 0 0, L_0x288a250;  1 drivers
v0x288a9c0_0 .net *"_ivl_20", 0 0, L_0x28ddb70;  1 drivers
v0x28d8900_0 .net *"_ivl_24", 0 0, L_0x28ddd60;  1 drivers
v0x28d89e0_0 .net *"_ivl_26", 0 0, L_0x28dddd0;  1 drivers
v0x28d8ac0_0 .net *"_ivl_28", 0 0, L_0x28ddcf0;  1 drivers
v0x28d8ba0_0 .net *"_ivl_30", 0 0, L_0x28ddf60;  1 drivers
v0x28d8c80_0 .net *"_ivl_32", 0 0, L_0x28de060;  1 drivers
v0x28d8d60_0 .net *"_ivl_36", 0 0, L_0x28de2d0;  1 drivers
L_0x7fce925c2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28d8e20_0 .net *"_ivl_38", 0 0, L_0x7fce925c2018;  1 drivers
v0x28d8f00_0 .net *"_ivl_4", 0 0, L_0x288a630;  1 drivers
v0x28d8fe0_0 .net *"_ivl_6", 0 0, L_0x288a8b0;  1 drivers
v0x28d90c0_0 .net *"_ivl_8", 0 0, L_0x28a1af0;  1 drivers
v0x28d91a0_0 .net "a", 0 0, v0x28da390_0;  alias, 1 drivers
v0x28d9260_0 .net "b", 0 0, v0x28da430_0;  alias, 1 drivers
v0x28d9320_0 .net "c", 0 0, v0x28da4d0_0;  alias, 1 drivers
v0x28d93e0_0 .net "d", 0 0, v0x28da610_0;  alias, 1 drivers
v0x28d94a0_0 .net "out_pos", 0 0, L_0x28de3e0;  alias, 1 drivers
v0x28d9560_0 .net "out_sop", 0 0, L_0x28b5500;  alias, 1 drivers
v0x28d9620_0 .net "pos0", 0 0, L_0x28ddbe0;  1 drivers
v0x28d96e0_0 .net "pos1", 0 0, L_0x28de120;  1 drivers
L_0x28de3e0 .functor MUXZ 1, L_0x7fce925c2018, L_0x28ddbe0, L_0x28de2d0, C4<>;
S_0x28d9860 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2882320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28da390_0 .var "a", 0 0;
v0x28da430_0 .var "b", 0 0;
v0x28da4d0_0 .var "c", 0 0;
v0x28da570_0 .net "clk", 0 0, v0x28dcbc0_0;  1 drivers
v0x28da610_0 .var "d", 0 0;
v0x28da700_0 .var/2u "fail", 0 0;
v0x28da7a0_0 .var/2u "fail1", 0 0;
v0x28da840_0 .net "tb_match", 0 0, L_0x28dfcf0;  alias, 1 drivers
v0x28da8e0_0 .var "wavedrom_enable", 0 0;
v0x28da980_0 .var "wavedrom_title", 511 0;
E_0x28953b0/0 .event negedge, v0x28da570_0;
E_0x28953b0/1 .event posedge, v0x28da570_0;
E_0x28953b0 .event/or E_0x28953b0/0, E_0x28953b0/1;
S_0x28d9b90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28d9860;
 .timescale -12 -12;
v0x28d9dd0_0 .var/2s "i", 31 0;
E_0x2895250 .event posedge, v0x28da570_0;
S_0x28d9ed0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28d9860;
 .timescale -12 -12;
v0x28da0d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28da1b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28d9860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28dab60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2882320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28de590 .functor AND 1, v0x28da390_0, v0x28da430_0, C4<1>, C4<1>;
L_0x28de730 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x28de8d0 .functor NOT 1, v0x28da430_0, C4<0>, C4<0>, C4<0>;
L_0x28de940 .functor AND 1, L_0x28de730, L_0x28de8d0, C4<1>, C4<1>;
L_0x28dea80 .functor AND 1, L_0x28de940, v0x28da4d0_0, C4<1>, C4<1>;
L_0x28dec50 .functor OR 1, L_0x28de590, L_0x28dea80, C4<0>, C4<0>;
L_0x28dedf0 .functor NOT 1, v0x28da430_0, C4<0>, C4<0>, C4<0>;
L_0x28dee60 .functor OR 1, L_0x28dedf0, v0x28da610_0, C4<0>, C4<0>;
L_0x28df080 .functor AND 1, v0x28da4d0_0, L_0x28dee60, C4<1>, C4<1>;
L_0x28df140 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x28df210 .functor AND 1, L_0x28df140, v0x28da430_0, C4<1>, C4<1>;
L_0x28df280 .functor OR 1, L_0x28df080, L_0x28df210, C4<0>, C4<0>;
L_0x28df400 .functor NOT 1, v0x28da390_0, C4<0>, C4<0>, C4<0>;
L_0x28df470 .functor OR 1, L_0x28df400, v0x28da610_0, C4<0>, C4<0>;
L_0x28df390 .functor AND 1, v0x28da4d0_0, L_0x28df470, C4<1>, C4<1>;
v0x28dad20_0 .net *"_ivl_12", 0 0, L_0x28dedf0;  1 drivers
v0x28dae00_0 .net *"_ivl_14", 0 0, L_0x28dee60;  1 drivers
v0x28daee0_0 .net *"_ivl_16", 0 0, L_0x28df080;  1 drivers
v0x28dafd0_0 .net *"_ivl_18", 0 0, L_0x28df140;  1 drivers
v0x28db0b0_0 .net *"_ivl_2", 0 0, L_0x28de730;  1 drivers
v0x28db1e0_0 .net *"_ivl_20", 0 0, L_0x28df210;  1 drivers
v0x28db2c0_0 .net *"_ivl_24", 0 0, L_0x28df400;  1 drivers
v0x28db3a0_0 .net *"_ivl_26", 0 0, L_0x28df470;  1 drivers
v0x28db480_0 .net *"_ivl_30", 0 0, L_0x28df600;  1 drivers
L_0x7fce925c2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28db5d0_0 .net *"_ivl_32", 0 0, L_0x7fce925c2060;  1 drivers
v0x28db6b0_0 .net *"_ivl_4", 0 0, L_0x28de8d0;  1 drivers
v0x28db790_0 .net *"_ivl_6", 0 0, L_0x28de940;  1 drivers
v0x28db870_0 .net "a", 0 0, v0x28da390_0;  alias, 1 drivers
v0x28db910_0 .net "b", 0 0, v0x28da430_0;  alias, 1 drivers
v0x28dba00_0 .net "c", 0 0, v0x28da4d0_0;  alias, 1 drivers
v0x28dbaf0_0 .net "d", 0 0, v0x28da610_0;  alias, 1 drivers
v0x28dbbe0_0 .net "out_pos", 0 0, L_0x28df740;  alias, 1 drivers
v0x28dbdb0_0 .net "out_sop", 0 0, L_0x28dec50;  alias, 1 drivers
v0x28dbe70_0 .net "pos0", 0 0, L_0x28df280;  1 drivers
v0x28dbf30_0 .net "pos1", 0 0, L_0x28df390;  1 drivers
v0x28dbff0_0 .net "sop1", 0 0, L_0x28de590;  1 drivers
v0x28dc0b0_0 .net "sop2", 0 0, L_0x28dea80;  1 drivers
L_0x28df600 .cmp/eeq 1, L_0x28df280, L_0x28df390;
L_0x28df740 .functor MUXZ 1, L_0x7fce925c2060, L_0x28df280, L_0x28df600, C4<>;
S_0x28dc230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2882320;
 .timescale -12 -12;
E_0x287e9f0 .event anyedge, v0x28dd020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28dd020_0;
    %nor/r;
    %assign/vec4 v0x28dd020_0, 0;
    %wait E_0x287e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28d9860;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28da700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28da7a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28d9860;
T_4 ;
    %wait E_0x28953b0;
    %load/vec4 v0x28da840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28da700_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28d9860;
T_5 ;
    %wait E_0x2895250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %wait E_0x2895250;
    %load/vec4 v0x28da700_0;
    %store/vec4 v0x28da7a0_0, 0, 1;
    %fork t_1, S_0x28d9b90;
    %jmp t_0;
    .scope S_0x28d9b90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28d9dd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28d9dd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2895250;
    %load/vec4 v0x28d9dd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28d9dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28d9dd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28d9860;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28953b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28da610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28da430_0, 0;
    %assign/vec4 v0x28da390_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28da700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28da7a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2882320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28dcbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28dd020_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2882320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28dcbc0_0;
    %inv;
    %store/vec4 v0x28dcbc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2882320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28da570_0, v0x28dd2a0_0, v0x28dc9e0_0, v0x28dca80_0, v0x28dcb20_0, v0x28dcc60_0, v0x28dcee0_0, v0x28dce40_0, v0x28dcda0_0, v0x28dcd00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2882320;
T_9 ;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2882320;
T_10 ;
    %wait E_0x28953b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28dcf80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
    %load/vec4 v0x28dd1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28dcf80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28dcee0_0;
    %load/vec4 v0x28dcee0_0;
    %load/vec4 v0x28dce40_0;
    %xor;
    %load/vec4 v0x28dcee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28dcda0_0;
    %load/vec4 v0x28dcda0_0;
    %load/vec4 v0x28dcd00_0;
    %xor;
    %load/vec4 v0x28dcda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28dcf80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28dcf80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response19/top_module.sv";
