

================================================================
== Vivado HLS Report for 'acc_b'
================================================================
* Date:           Tue Mar 08 10:59:51 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        acc_b.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    2|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!b_en_read)
	5  / (b_en_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 6.51ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %b_in) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %b_en) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !10

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @acc_b_str) nounwind

ST_1: b_en_read [1/1] 0.00ns
:4  %b_en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %b_en) nounwind

ST_1: b_in_read [1/1] 0.00ns
:5  %b_in_read = call float @_ssdm_op_Read.ap_auto.float(float %b_in) nounwind

ST_1: cnt_load [1/1] 0.00ns
:6  %cnt_load = load float* @cnt, align 4

ST_1: stg_13 [1/1] 1.31ns
:7  br i1 %b_en_read, label %._crit_edge, label %1

ST_1: cnt_assign [5/5] 6.51ns
:0  %cnt_assign = fadd float %cnt_load, %b_in_read


 <State 2>: 6.51ns
ST_2: cnt_assign [4/5] 6.51ns
:0  %cnt_assign = fadd float %cnt_load, %b_in_read


 <State 3>: 6.51ns
ST_3: cnt_assign [3/5] 6.51ns
:0  %cnt_assign = fadd float %cnt_load, %b_in_read


 <State 4>: 6.51ns
ST_4: cnt_assign [2/5] 6.51ns
:0  %cnt_assign = fadd float %cnt_load, %b_in_read


 <State 5>: 7.83ns
ST_5: cnt_assign [1/5] 6.51ns
:0  %cnt_assign = fadd float %cnt_load, %b_in_read

ST_5: stg_19 [1/1] 0.00ns
:1  store float %cnt_assign, float* @cnt, align 4

ST_5: stg_20 [1/1] 1.31ns
:2  br label %._crit_edge

ST_5: cnt_loc [1/1] 0.00ns
._crit_edge:0  %cnt_loc = phi float [ %cnt_load, %0 ], [ %cnt_assign, %1 ]

ST_5: stg_22 [1/1] 0.00ns
._crit_edge:1  ret float %cnt_loc



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5ad6ff0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5ad7110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x5ad7350; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6      (specbitsmap  ) [ 000000]
stg_7      (specbitsmap  ) [ 000000]
stg_8      (specbitsmap  ) [ 000000]
stg_9      (spectopmodule) [ 000000]
b_en_read  (read         ) [ 011111]
b_in_read  (read         ) [ 001111]
cnt_load   (load         ) [ 011111]
stg_13     (br           ) [ 011111]
cnt_assign (fadd         ) [ 000000]
stg_19     (store        ) [ 000000]
stg_20     (br           ) [ 000000]
cnt_loc    (phi          ) [ 000001]
stg_22     (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cnt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_b_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b_en_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_en_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="b_in_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_in_read/1 "/>
</bind>
</comp>

<comp id="30" class="1005" name="cnt_loc_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="32" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cnt_loc (phireg) "/>
</bind>
</comp>

<comp id="33" class="1004" name="cnt_loc_phi_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="4"/>
<pin id="35" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="32" slack="0"/>
<pin id="37" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_loc/5 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="cnt_assign/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="cnt_load_load_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_19_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_19/5 "/>
</bind>
</comp>

<comp id="56" class="1005" name="b_en_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="4"/>
<pin id="58" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="b_en_read "/>
</bind>
</comp>

<comp id="60" class="1005" name="b_in_read_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_in_read "/>
</bind>
</comp>

<comp id="65" class="1005" name="cnt_load_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="14" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="43"><net_src comp="39" pin="2"/><net_sink comp="33" pin=2"/></net>

<net id="44"><net_src comp="24" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="49"><net_src comp="45" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="54"><net_src comp="39" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="18" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="24" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="64"><net_src comp="60" pin="1"/><net_sink comp="39" pin=1"/></net>

<net id="68"><net_src comp="45" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="70"><net_src comp="65" pin="1"/><net_sink comp="33" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		cnt_assign : 1
	State 2
	State 3
	State 4
	State 5
		stg_19 : 1
		cnt_loc : 1
		stg_22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |       grp_fu_39      |    2    |   205   |   203   |
|----------|----------------------|---------|---------|---------|
|   read   | b_en_read_read_fu_18 |    0    |    0    |    0    |
|          | b_in_read_read_fu_24 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |   205   |   203   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|b_en_read_reg_56|    1   |
|b_in_read_reg_60|   32   |
| cnt_load_reg_65|   32   |
| cnt_loc_reg_30 |   32   |
+----------------+--------+
|      Total     |   97   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_39 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_39 |  p1  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  2.622  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   203  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   302  |   267  |
+-----------+--------+--------+--------+--------+
