// Seed: 894993878
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4,
    output wire id_5
    , id_25,
    output wire id_6,
    output wand id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14,
    input wand id_15,
    input tri0 id_16,
    output uwire id_17,
    output supply0 id_18,
    output tri id_19,
    output supply1 id_20,
    input tri0 id_21,
    output supply1 id_22,
    output tri0 id_23
);
  uwire id_26 = id_8;
  wire  id_27;
  id_28(
      .id_0(1),
      .id_1(id_11),
      .id_2(1'b0),
      .id_3(id_3),
      .id_4(1 && 1'b0),
      .id_5(),
      .id_6(&id_3 == id_21),
      .id_7(id_20),
      .id_8(id_14),
      .id_9(id_2),
      .id_10(id_27)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply0 id_7
);
  uwire id_9;
  assign id_7 = id_9;
  module_0(
      id_3,
      id_9,
      id_4,
      id_9,
      id_3,
      id_3,
      id_6,
      id_1,
      id_0,
      id_6,
      id_9,
      id_9,
      id_5,
      id_4,
      id_2,
      id_0,
      id_2,
      id_9,
      id_9,
      id_6,
      id_7,
      id_2,
      id_3,
      id_7
  );
  wire id_10;
  assign id_6 = 1;
  wire id_11;
  assign id_7 = 1;
endmodule
