Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Apr  7 16:49:40 2019
| Host         : Dbrick running 64-bit Antergos Linux
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : call_custom_exp_fixpt
| Device       : 7a200tl-fbg676
| Speed File   : -2L  PRODUCTION 1.13 2017-07-26
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.621ns  (logic 15.684ns (63.702%)  route 8.937ns (36.298%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 IBUF=1 LUT2=2 LUT3=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[17])
                                                      6.410     8.220 r  tmp2/P[17]
                         net (fo=39, unplaced)        0.809     9.028    p_0_in[1]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y_OBUF[13]_inst_i_284/O
                         net (fo=1, unplaced)         0.000     9.201    y_OBUF[13]_inst_i_284_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.666     9.867 r  y_OBUF[13]_inst_i_181/CO[3]
                         net (fo=1, unplaced)         0.011     9.878    y_OBUF[13]_inst_i_181_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.306    10.184 r  y_OBUF[13]_inst_i_111/CO[2]
                         net (fo=53, unplaced)        0.486    10.670    tmp10_in
                         LUT3 (Prop_lut3_I2_O)        0.354    11.024 r  y_OBUF[13]_inst_i_295/O
                         net (fo=98, unplaced)        0.497    11.521    sel[6]
                         LUT4 (Prop_lut4_I3_O)        0.148    11.669 r  y_OBUF[13]_inst_i_199/O
                         net (fo=100, unplaced)       0.841    12.510    y_OBUF[13]_inst_i_199_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.658 r  y_OBUF[7]_inst_i_54/O
                         net (fo=1, unplaced)         1.223    13.881    y_OBUF[7]_inst_i_54_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    14.029 r  y_OBUF[7]_inst_i_32/O
                         net (fo=1, unplaced)         0.405    14.434    y_OBUF[7]_inst_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    14.582 r  y_OBUF[7]_inst_i_17/O
                         net (fo=19, unplaced)        0.457    15.039    y_OBUF[7]_inst_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.148    15.187 r  y_OBUF[13]_inst_i_82/O
                         net (fo=2, unplaced)         1.234    16.421    y_OBUF[13]_inst_i_82_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    16.569 r  y_OBUF[13]_inst_i_37/O
                         net (fo=1, unplaced)         0.000    16.569    y_OBUF[13]_inst_i_37_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.525    17.094 r  y_OBUF[13]_inst_i_12/O[1]
                         net (fo=2, unplaced)         0.289    17.383    y_OBUF[13]_inst_i_12_n_6
                         LUT2 (Prop_lut2_I0_O)        0.337    17.720 r  y_OBUF[11]_inst_i_7/O
                         net (fo=2, unplaced)         0.409    18.129    y_OBUF[11]_inst_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.148    18.277 r  y_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    18.277    y_OBUF[11]_inst_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    18.751 r  y_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.011    18.762    y_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.287    19.049 r  y_OBUF[13]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.648    19.697    y_OBUF[13]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.650    20.347 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    20.347    y_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.430    20.777 r  y_OBUF[13]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.809    21.586    y_OBUF[13]
                         OBUF (Prop_obuf_I_O)         3.035    24.621 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.621    y[13]
                                                                      r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.621ns  (logic 15.684ns (63.702%)  route 8.937ns (36.298%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 IBUF=1 LUT2=2 LUT3=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[17])
                                                      6.410     8.220 r  tmp2/P[17]
                         net (fo=39, unplaced)        0.809     9.028    p_0_in[1]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y_OBUF[13]_inst_i_284/O
                         net (fo=1, unplaced)         0.000     9.201    y_OBUF[13]_inst_i_284_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.666     9.867 r  y_OBUF[13]_inst_i_181/CO[3]
                         net (fo=1, unplaced)         0.011     9.878    y_OBUF[13]_inst_i_181_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.306    10.184 r  y_OBUF[13]_inst_i_111/CO[2]
                         net (fo=53, unplaced)        0.486    10.670    tmp10_in
                         LUT3 (Prop_lut3_I2_O)        0.354    11.024 r  y_OBUF[13]_inst_i_295/O
                         net (fo=98, unplaced)        0.497    11.521    sel[6]
                         LUT4 (Prop_lut4_I3_O)        0.148    11.669 r  y_OBUF[13]_inst_i_199/O
                         net (fo=100, unplaced)       0.841    12.510    y_OBUF[13]_inst_i_199_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.658 r  y_OBUF[7]_inst_i_54/O
                         net (fo=1, unplaced)         1.223    13.881    y_OBUF[7]_inst_i_54_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    14.029 r  y_OBUF[7]_inst_i_32/O
                         net (fo=1, unplaced)         0.405    14.434    y_OBUF[7]_inst_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    14.582 r  y_OBUF[7]_inst_i_17/O
                         net (fo=19, unplaced)        0.457    15.039    y_OBUF[7]_inst_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.148    15.187 r  y_OBUF[13]_inst_i_82/O
                         net (fo=2, unplaced)         1.234    16.421    y_OBUF[13]_inst_i_82_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    16.569 r  y_OBUF[13]_inst_i_37/O
                         net (fo=1, unplaced)         0.000    16.569    y_OBUF[13]_inst_i_37_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.525    17.094 f  y_OBUF[13]_inst_i_12/O[1]
                         net (fo=2, unplaced)         0.289    17.383    y_OBUF[13]_inst_i_12_n_6
                         LUT2 (Prop_lut2_I0_O)        0.337    17.720 f  y_OBUF[11]_inst_i_7/O
                         net (fo=2, unplaced)         0.409    18.129    y_OBUF[11]_inst_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.148    18.277 r  y_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    18.277    y_OBUF[11]_inst_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    18.751 r  y_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.011    18.762    y_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.287    19.049 r  y_OBUF[13]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.648    19.697    y_OBUF[13]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.650    20.347 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    20.347    y_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.430    20.777 r  y_OBUF[13]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.809    21.586    y_OBUF[13]
                         OBUF (Prop_obuf_I_O)         3.035    24.621 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.621    y[13]
                                                                      r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.621ns  (logic 15.684ns (63.702%)  route 8.937ns (36.298%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 IBUF=1 LUT2=2 LUT3=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         1.001     1.001 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.809     1.810    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[17])
                                                      6.410     8.220 r  tmp2/P[17]
                         net (fo=39, unplaced)        0.809     9.028    p_0_in[1]
                         LUT2 (Prop_lut2_I0_O)        0.173     9.201 r  y_OBUF[13]_inst_i_284/O
                         net (fo=1, unplaced)         0.000     9.201    y_OBUF[13]_inst_i_284_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.666     9.867 r  y_OBUF[13]_inst_i_181/CO[3]
                         net (fo=1, unplaced)         0.011     9.878    y_OBUF[13]_inst_i_181_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.306    10.184 r  y_OBUF[13]_inst_i_111/CO[2]
                         net (fo=53, unplaced)        0.486    10.670    tmp10_in
                         LUT3 (Prop_lut3_I2_O)        0.354    11.024 r  y_OBUF[13]_inst_i_295/O
                         net (fo=98, unplaced)        0.497    11.521    sel[6]
                         LUT4 (Prop_lut4_I3_O)        0.148    11.669 r  y_OBUF[13]_inst_i_199/O
                         net (fo=100, unplaced)       0.841    12.510    y_OBUF[13]_inst_i_199_n_0
                         LUT6 (Prop_lut6_I1_O)        0.148    12.658 r  y_OBUF[7]_inst_i_54/O
                         net (fo=1, unplaced)         1.223    13.881    y_OBUF[7]_inst_i_54_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    14.029 r  y_OBUF[7]_inst_i_32/O
                         net (fo=1, unplaced)         0.405    14.434    y_OBUF[7]_inst_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.148    14.582 r  y_OBUF[7]_inst_i_17/O
                         net (fo=19, unplaced)        0.457    15.039    y_OBUF[7]_inst_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.148    15.187 r  y_OBUF[13]_inst_i_82/O
                         net (fo=2, unplaced)         1.234    16.421    y_OBUF[13]_inst_i_82_n_0
                         LUT6 (Prop_lut6_I0_O)        0.148    16.569 r  y_OBUF[13]_inst_i_37/O
                         net (fo=1, unplaced)         0.000    16.569    y_OBUF[13]_inst_i_37_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.525    17.094 r  y_OBUF[13]_inst_i_12/O[1]
                         net (fo=2, unplaced)         0.289    17.383    y_OBUF[13]_inst_i_12_n_6
                         LUT2 (Prop_lut2_I0_O)        0.337    17.720 r  y_OBUF[11]_inst_i_7/O
                         net (fo=2, unplaced)         0.409    18.129    y_OBUF[11]_inst_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.148    18.277 r  y_OBUF[11]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    18.277    y_OBUF[11]_inst_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    18.751 r  y_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.011    18.762    y_OBUF[11]_inst_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.287    19.049 f  y_OBUF[13]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.648    19.697    y_OBUF[13]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.650    20.347 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    20.347    y_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.430    20.777 r  y_OBUF[13]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.809    21.586    y_OBUF[13]
                         OBUF (Prop_obuf_I_O)         3.035    24.621 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.621    y[13]
                                                                      r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.157ns  (logic 2.805ns (67.471%)  route 1.352ns (32.529%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[10])
                                                      0.726     1.539 r  tmp2/P[10]
                         net (fo=52, unplaced)        0.401     1.940    tmp2_n_95
                         LUT2 (Prop_lut2_I0_O)        0.062     2.002 r  y_OBUF[7]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     2.002    y_OBUF[7]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.094     2.096 r  y_OBUF[7]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.149     2.245    y_OBUF[7]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     2.438 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.401     2.839    y_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.318     4.157 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.157    y[5]
                                                                      r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.157ns  (logic 2.805ns (67.471%)  route 1.352ns (32.529%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 f  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[10])
                                                      0.726     1.539 r  tmp2/P[10]
                         net (fo=52, unplaced)        0.401     1.940    tmp2_n_95
                         LUT2 (Prop_lut2_I0_O)        0.062     2.002 r  y_OBUF[7]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     2.002    y_OBUF[7]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.094     2.096 r  y_OBUF[7]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.149     2.245    y_OBUF[7]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     2.438 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.401     2.839    y_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.318     4.157 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.157    y[5]
                                                                      r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.157ns  (logic 2.805ns (67.471%)  route 1.352ns (32.529%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
                         IBUF (Prop_ibuf_I_O)         0.412     0.412 r  x_IBUF[13]_inst/O
                         net (fo=12, unplaced)        0.401     0.813    x_IBUF[13]
                         DSP48E1 (Prop_dsp48e1_D[23]_P[10])
                                                      0.726     1.539 r  tmp2/P[10]
                         net (fo=52, unplaced)        0.401     1.940    tmp2_n_95
                         LUT2 (Prop_lut2_I0_O)        0.062     2.002 r  y_OBUF[7]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     2.002    y_OBUF[7]_inst_i_13_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.094     2.096 r  y_OBUF[7]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.149     2.245    y_OBUF[7]_inst_i_2_n_7
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     2.438 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.401     2.839    y_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.318     4.157 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.157    y[5]
                                                                      r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------





