/*Device: MK64F12
 Version: 1.6
 Description: MK64F12 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(FTM_MemMap, SC)", OFFSET(FTM_MemMap,SC), 0},
	{"OFFSET(FTM_MemMap, CNT)", OFFSET(FTM_MemMap,CNT), 4},
	{"OFFSET(FTM_MemMap, MOD)", OFFSET(FTM_MemMap,MOD), 8},
	{"OFFSET(FTM_MemMap, CnSC)", OFFSET(FTM_MemMap,CnSC[0]), 12},
	{"OFFSET(FTM_MemMap, CnV)", OFFSET(FTM_MemMap,CnV[0]), 16},
	{"OFFSET(FTM_MemMap, EXTTRIG)", OFFSET(FTM_MemMap,EXTTRIG), 108},
	{"OFFSET(FTM_MemMap, STATUS)", OFFSET(FTM_MemMap,STATUS), 80},
	{"OFFSET(FTM_MemMap, POL)", OFFSET(FTM_MemMap,POL), 112},
	{"OFFSET(FTM_MemMap, CONF)", OFFSET(FTM_MemMap,CONF), 132},
	{"OFFSET(FTM_MemMap, CNTIN)", OFFSET(FTM_MemMap,CNTIN), 76},
	{"OFFSET(FTM_MemMap, MODE)", OFFSET(FTM_MemMap,MODE), 84},
	{"OFFSET(FTM_MemMap, SYNC)", OFFSET(FTM_MemMap,SYNC), 88},
	{"OFFSET(FTM_MemMap, OUTINIT)", OFFSET(FTM_MemMap,OUTINIT), 92},
	{"OFFSET(FTM_MemMap, OUTMASK)", OFFSET(FTM_MemMap,OUTMASK), 96},
	{"OFFSET(FTM_MemMap, COMBINE)", OFFSET(FTM_MemMap,COMBINE), 100},
	{"OFFSET(FTM_MemMap, DEADTIME)", OFFSET(FTM_MemMap,DEADTIME), 104},
	{"OFFSET(FTM_MemMap, FMS)", OFFSET(FTM_MemMap,FMS), 116},
	{"OFFSET(FTM_MemMap, FILTER)", OFFSET(FTM_MemMap,FILTER), 120},
	{"OFFSET(FTM_MemMap, FLTCTRL)", OFFSET(FTM_MemMap,FLTCTRL), 124},
	{"OFFSET(FTM_MemMap, QDCTRL)", OFFSET(FTM_MemMap,QDCTRL), 128},
	{"OFFSET(FTM_MemMap, FLTPOL)", OFFSET(FTM_MemMap,FLTPOL), 136},
	{"OFFSET(FTM_MemMap, SYNCONF)", OFFSET(FTM_MemMap,SYNCONF), 140},
	{"OFFSET(FTM_MemMap, INVCTRL)", OFFSET(FTM_MemMap,INVCTRL), 144},
	{"OFFSET(FTM_MemMap, SWOCTRL)", OFFSET(FTM_MemMap,SWOCTRL), 148},
	{"OFFSET(FTM_MemMap, PWMLOAD)", OFFSET(FTM_MemMap,PWMLOAD), 152},
	{"sizeof(FTM_MemMap)", sizeof(struct FTM_MemMap), 156}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"FTM_SC_PS_MASK", FTM_SC_PS_MASK, MASK(0,3)},
	{"FTM_SC_PS_SHIFT", FTM_SC_PS_SHIFT, SHIFT(0)},
	{"FTM_SC_PS_VALUE", FTM_SC_PS(1), SHIFT_VALUE(0)},
	{"FTM_SC_CLKS_MASK", FTM_SC_CLKS_MASK, MASK(3,2)},
	{"FTM_SC_CLKS_SHIFT", FTM_SC_CLKS_SHIFT, SHIFT(3)},
	{"FTM_SC_CLKS_VALUE", FTM_SC_CLKS(1), SHIFT_VALUE(3)},
	{"FTM_SC_CPWMS_MASK", FTM_SC_CPWMS_MASK, MASK(5,1)},
	{"FTM_SC_CPWMS_SHIFT", FTM_SC_CPWMS_SHIFT, SHIFT(5)},
	{"FTM_SC_TOIE_MASK", FTM_SC_TOIE_MASK, MASK(6,1)},
	{"FTM_SC_TOIE_SHIFT", FTM_SC_TOIE_SHIFT, SHIFT(6)},
	{"FTM_SC_TOF_MASK", FTM_SC_TOF_MASK, MASK(7,1)},
	{"FTM_SC_TOF_SHIFT", FTM_SC_TOF_SHIFT, SHIFT(7)},
	{"FTM_CNT_COUNT_MASK", FTM_CNT_COUNT_MASK, MASK(0,16)},
	{"FTM_CNT_COUNT_SHIFT", FTM_CNT_COUNT_SHIFT, SHIFT(0)},
	{"FTM_CNT_COUNT_VALUE", FTM_CNT_COUNT(1), SHIFT_VALUE(0)},
	{"FTM_MOD_MOD_MASK", FTM_MOD_MOD_MASK, MASK(0,16)},
	{"FTM_MOD_MOD_SHIFT", FTM_MOD_MOD_SHIFT, SHIFT(0)},
	{"FTM_MOD_MOD_VALUE", FTM_MOD_MOD(1), SHIFT_VALUE(0)},
	{"FTM_CnSC_ELSA_MASK", FTM_CnSC_ELSA_MASK, MASK(2,1)},
	{"FTM_CnSC_ELSA_SHIFT", FTM_CnSC_ELSA_SHIFT, SHIFT(2)},
	{"FTM_CnSC_ELSB_MASK", FTM_CnSC_ELSB_MASK, MASK(3,1)},
	{"FTM_CnSC_ELSB_SHIFT", FTM_CnSC_ELSB_SHIFT, SHIFT(3)},
	{"FTM_CnSC_MSA_MASK", FTM_CnSC_MSA_MASK, MASK(4,1)},
	{"FTM_CnSC_MSA_SHIFT", FTM_CnSC_MSA_SHIFT, SHIFT(4)},
	{"FTM_CnSC_MSB_MASK", FTM_CnSC_MSB_MASK, MASK(5,1)},
	{"FTM_CnSC_MSB_SHIFT", FTM_CnSC_MSB_SHIFT, SHIFT(5)},
	{"FTM_CnSC_CHIE_MASK", FTM_CnSC_CHIE_MASK, MASK(6,1)},
	{"FTM_CnSC_CHIE_SHIFT", FTM_CnSC_CHIE_SHIFT, SHIFT(6)},
	{"FTM_CnSC_CHF_MASK", FTM_CnSC_CHF_MASK, MASK(7,1)},
	{"FTM_CnSC_CHF_SHIFT", FTM_CnSC_CHF_SHIFT, SHIFT(7)},
	{"FTM_CnV_VAL_MASK", FTM_CnV_VAL_MASK, MASK(0,16)},
	{"FTM_CnV_VAL_SHIFT", FTM_CnV_VAL_SHIFT, SHIFT(0)},
	{"FTM_CnV_VAL_VALUE", FTM_CnV_VAL(1), SHIFT_VALUE(0)},
	{"FTM_EXTTRIG_INITTRIGEN_MASK", FTM_EXTTRIG_INITTRIGEN_MASK, MASK(6,1)},
	{"FTM_EXTTRIG_INITTRIGEN_SHIFT", FTM_EXTTRIG_INITTRIGEN_SHIFT, SHIFT(6)},
	{"FTM_CnSC_DMA_MASK", FTM_CnSC_DMA_MASK, MASK(0,1)},
	{"FTM_CnSC_DMA_SHIFT", FTM_CnSC_DMA_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH0F_MASK", FTM_STATUS_CH0F_MASK, MASK(0,1)},
	{"FTM_STATUS_CH0F_SHIFT", FTM_STATUS_CH0F_SHIFT, SHIFT(0)},
	{"FTM_STATUS_CH1F_MASK", FTM_STATUS_CH1F_MASK, MASK(1,1)},
	{"FTM_STATUS_CH1F_SHIFT", FTM_STATUS_CH1F_SHIFT, SHIFT(1)},
	{"FTM_STATUS_CH2F_MASK", FTM_STATUS_CH2F_MASK, MASK(2,1)},
	{"FTM_STATUS_CH2F_SHIFT", FTM_STATUS_CH2F_SHIFT, SHIFT(2)},
	{"FTM_STATUS_CH3F_MASK", FTM_STATUS_CH3F_MASK, MASK(3,1)},
	{"FTM_STATUS_CH3F_SHIFT", FTM_STATUS_CH3F_SHIFT, SHIFT(3)},
	{"FTM_STATUS_CH4F_MASK", FTM_STATUS_CH4F_MASK, MASK(4,1)},
	{"FTM_STATUS_CH4F_SHIFT", FTM_STATUS_CH4F_SHIFT, SHIFT(4)},
	{"FTM_STATUS_CH5F_MASK", FTM_STATUS_CH5F_MASK, MASK(5,1)},
	{"FTM_STATUS_CH5F_SHIFT", FTM_STATUS_CH5F_SHIFT, SHIFT(5)},
	{"FTM_POL_POL0_MASK", FTM_POL_POL0_MASK, MASK(0,1)},
	{"FTM_POL_POL0_SHIFT", FTM_POL_POL0_SHIFT, SHIFT(0)},
	{"FTM_POL_POL1_MASK", FTM_POL_POL1_MASK, MASK(1,1)},
	{"FTM_POL_POL1_SHIFT", FTM_POL_POL1_SHIFT, SHIFT(1)},
	{"FTM_POL_POL2_MASK", FTM_POL_POL2_MASK, MASK(2,1)},
	{"FTM_POL_POL2_SHIFT", FTM_POL_POL2_SHIFT, SHIFT(2)},
	{"FTM_POL_POL3_MASK", FTM_POL_POL3_MASK, MASK(3,1)},
	{"FTM_POL_POL3_SHIFT", FTM_POL_POL3_SHIFT, SHIFT(3)},
	{"FTM_POL_POL5_MASK", FTM_POL_POL5_MASK, MASK(5,1)},
	{"FTM_POL_POL5_SHIFT", FTM_POL_POL5_SHIFT, SHIFT(5)},
	{"FTM_CONF_GTBEEN_MASK", FTM_CONF_GTBEEN_MASK, MASK(9,1)},
	{"FTM_CONF_GTBEEN_SHIFT", FTM_CONF_GTBEEN_SHIFT, SHIFT(9)},
	{"FTM_CNTIN_INIT_MASK", FTM_CNTIN_INIT_MASK, MASK(0,16)},
	{"FTM_CNTIN_INIT_SHIFT", FTM_CNTIN_INIT_SHIFT, SHIFT(0)},
	{"FTM_CNTIN_INIT_VALUE", FTM_CNTIN_INIT(1), SHIFT_VALUE(0)},
	{"FTM_STATUS_CH6F_MASK", FTM_STATUS_CH6F_MASK, MASK(6,1)},
	{"FTM_STATUS_CH6F_SHIFT", FTM_STATUS_CH6F_SHIFT, SHIFT(6)},
	{"FTM_STATUS_CH7F_MASK", FTM_STATUS_CH7F_MASK, MASK(7,1)},
	{"FTM_STATUS_CH7F_SHIFT", FTM_STATUS_CH7F_SHIFT, SHIFT(7)},
	{"FTM_MODE_FTMEN_MASK", FTM_MODE_FTMEN_MASK, MASK(0,1)},
	{"FTM_MODE_FTMEN_SHIFT", FTM_MODE_FTMEN_SHIFT, SHIFT(0)},
	{"FTM_MODE_INIT_MASK", FTM_MODE_INIT_MASK, MASK(1,1)},
	{"FTM_MODE_INIT_SHIFT", FTM_MODE_INIT_SHIFT, SHIFT(1)},
	{"FTM_MODE_WPDIS_MASK", FTM_MODE_WPDIS_MASK, MASK(2,1)},
	{"FTM_MODE_WPDIS_SHIFT", FTM_MODE_WPDIS_SHIFT, SHIFT(2)},
	{"FTM_MODE_PWMSYNC_MASK", FTM_MODE_PWMSYNC_MASK, MASK(3,1)},
	{"FTM_MODE_PWMSYNC_SHIFT", FTM_MODE_PWMSYNC_SHIFT, SHIFT(3)},
	{"FTM_MODE_CAPTEST_MASK", FTM_MODE_CAPTEST_MASK, MASK(4,1)},
	{"FTM_MODE_CAPTEST_SHIFT", FTM_MODE_CAPTEST_SHIFT, SHIFT(4)},
	{"FTM_MODE_FAULTM_MASK", FTM_MODE_FAULTM_MASK, MASK(5,2)},
	{"FTM_MODE_FAULTM_SHIFT", FTM_MODE_FAULTM_SHIFT, SHIFT(5)},
	{"FTM_MODE_FAULTM_VALUE", FTM_MODE_FAULTM(1), SHIFT_VALUE(5)},
	{"FTM_MODE_FAULTIE_MASK", FTM_MODE_FAULTIE_MASK, MASK(7,1)},
	{"FTM_MODE_FAULTIE_SHIFT", FTM_MODE_FAULTIE_SHIFT, SHIFT(7)},
	{"FTM_SYNC_CNTMIN_MASK", FTM_SYNC_CNTMIN_MASK, MASK(0,1)},
	{"FTM_SYNC_CNTMIN_SHIFT", FTM_SYNC_CNTMIN_SHIFT, SHIFT(0)},
	{"FTM_SYNC_CNTMAX_MASK", FTM_SYNC_CNTMAX_MASK, MASK(1,1)},
	{"FTM_SYNC_CNTMAX_SHIFT", FTM_SYNC_CNTMAX_SHIFT, SHIFT(1)},
	{"FTM_SYNC_REINIT_MASK", FTM_SYNC_REINIT_MASK, MASK(2,1)},
	{"FTM_SYNC_REINIT_SHIFT", FTM_SYNC_REINIT_SHIFT, SHIFT(2)},
	{"FTM_SYNC_SYNCHOM_MASK", FTM_SYNC_SYNCHOM_MASK, MASK(3,1)},
	{"FTM_SYNC_SYNCHOM_SHIFT", FTM_SYNC_SYNCHOM_SHIFT, SHIFT(3)},
	{"FTM_SYNC_TRIG0_MASK", FTM_SYNC_TRIG0_MASK, MASK(4,1)},
	{"FTM_SYNC_TRIG0_SHIFT", FTM_SYNC_TRIG0_SHIFT, SHIFT(4)},
	{"FTM_SYNC_TRIG1_MASK", FTM_SYNC_TRIG1_MASK, MASK(5,1)},
	{"FTM_SYNC_TRIG1_SHIFT", FTM_SYNC_TRIG1_SHIFT, SHIFT(5)},
	{"FTM_SYNC_TRIG2_MASK", FTM_SYNC_TRIG2_MASK, MASK(6,1)},
	{"FTM_SYNC_TRIG2_SHIFT", FTM_SYNC_TRIG2_SHIFT, SHIFT(6)},
	{"FTM_SYNC_SWSYNC_MASK", FTM_SYNC_SWSYNC_MASK, MASK(7,1)},
	{"FTM_SYNC_SWSYNC_SHIFT", FTM_SYNC_SWSYNC_SHIFT, SHIFT(7)},
	{"FTM_OUTINIT_CH0OI_MASK", FTM_OUTINIT_CH0OI_MASK, MASK(0,1)},
	{"FTM_OUTINIT_CH0OI_SHIFT", FTM_OUTINIT_CH0OI_SHIFT, SHIFT(0)},
	{"FTM_OUTINIT_CH1OI_MASK", FTM_OUTINIT_CH1OI_MASK, MASK(1,1)},
	{"FTM_OUTINIT_CH1OI_SHIFT", FTM_OUTINIT_CH1OI_SHIFT, SHIFT(1)},
	{"FTM_OUTINIT_CH2OI_MASK", FTM_OUTINIT_CH2OI_MASK, MASK(2,1)},
	{"FTM_OUTINIT_CH2OI_SHIFT", FTM_OUTINIT_CH2OI_SHIFT, SHIFT(2)},
	{"FTM_OUTINIT_CH3OI_MASK", FTM_OUTINIT_CH3OI_MASK, MASK(3,1)},
	{"FTM_OUTINIT_CH3OI_SHIFT", FTM_OUTINIT_CH3OI_SHIFT, SHIFT(3)},
	{"FTM_OUTINIT_CH4OI_MASK", FTM_OUTINIT_CH4OI_MASK, MASK(4,1)},
	{"FTM_OUTINIT_CH4OI_SHIFT", FTM_OUTINIT_CH4OI_SHIFT, SHIFT(4)},
	{"FTM_OUTINIT_CH5OI_MASK", FTM_OUTINIT_CH5OI_MASK, MASK(5,1)},
	{"FTM_OUTINIT_CH5OI_SHIFT", FTM_OUTINIT_CH5OI_SHIFT, SHIFT(5)},
	{"FTM_OUTINIT_CH6OI_MASK", FTM_OUTINIT_CH6OI_MASK, MASK(6,1)},
	{"FTM_OUTINIT_CH6OI_SHIFT", FTM_OUTINIT_CH6OI_SHIFT, SHIFT(6)},
	{"FTM_OUTINIT_CH7OI_MASK", FTM_OUTINIT_CH7OI_MASK, MASK(7,1)},
	{"FTM_OUTINIT_CH7OI_SHIFT", FTM_OUTINIT_CH7OI_SHIFT, SHIFT(7)},
	{"FTM_OUTMASK_CH0OM_MASK", FTM_OUTMASK_CH0OM_MASK, MASK(0,1)},
	{"FTM_OUTMASK_CH0OM_SHIFT", FTM_OUTMASK_CH0OM_SHIFT, SHIFT(0)},
	{"FTM_OUTMASK_CH1OM_MASK", FTM_OUTMASK_CH1OM_MASK, MASK(1,1)},
	{"FTM_OUTMASK_CH1OM_SHIFT", FTM_OUTMASK_CH1OM_SHIFT, SHIFT(1)},
	{"FTM_OUTMASK_CH2OM_MASK", FTM_OUTMASK_CH2OM_MASK, MASK(2,1)},
	{"FTM_OUTMASK_CH2OM_SHIFT", FTM_OUTMASK_CH2OM_SHIFT, SHIFT(2)},
	{"FTM_OUTMASK_CH3OM_MASK", FTM_OUTMASK_CH3OM_MASK, MASK(3,1)},
	{"FTM_OUTMASK_CH3OM_SHIFT", FTM_OUTMASK_CH3OM_SHIFT, SHIFT(3)},
	{"FTM_OUTMASK_CH4OM_MASK", FTM_OUTMASK_CH4OM_MASK, MASK(4,1)},
	{"FTM_OUTMASK_CH4OM_SHIFT", FTM_OUTMASK_CH4OM_SHIFT, SHIFT(4)},
	{"FTM_OUTMASK_CH5OM_MASK", FTM_OUTMASK_CH5OM_MASK, MASK(5,1)},
	{"FTM_OUTMASK_CH5OM_SHIFT", FTM_OUTMASK_CH5OM_SHIFT, SHIFT(5)},
	{"FTM_OUTMASK_CH6OM_MASK", FTM_OUTMASK_CH6OM_MASK, MASK(6,1)},
	{"FTM_OUTMASK_CH6OM_SHIFT", FTM_OUTMASK_CH6OM_SHIFT, SHIFT(6)},
	{"FTM_OUTMASK_CH7OM_MASK", FTM_OUTMASK_CH7OM_MASK, MASK(7,1)},
	{"FTM_OUTMASK_CH7OM_SHIFT", FTM_OUTMASK_CH7OM_SHIFT, SHIFT(7)},
	{"FTM_COMBINE_COMBINE0_MASK", FTM_COMBINE_COMBINE0_MASK, MASK(0,1)},
	{"FTM_COMBINE_COMBINE0_SHIFT", FTM_COMBINE_COMBINE0_SHIFT, SHIFT(0)},
	{"FTM_COMBINE_COMP0_MASK", FTM_COMBINE_COMP0_MASK, MASK(1,1)},
	{"FTM_COMBINE_COMP0_SHIFT", FTM_COMBINE_COMP0_SHIFT, SHIFT(1)},
	{"FTM_COMBINE_DECAPEN0_MASK", FTM_COMBINE_DECAPEN0_MASK, MASK(2,1)},
	{"FTM_COMBINE_DECAPEN0_SHIFT", FTM_COMBINE_DECAPEN0_SHIFT, SHIFT(2)},
	{"FTM_COMBINE_DECAP0_MASK", FTM_COMBINE_DECAP0_MASK, MASK(3,1)},
	{"FTM_COMBINE_DECAP0_SHIFT", FTM_COMBINE_DECAP0_SHIFT, SHIFT(3)},
	{"FTM_COMBINE_DTEN0_MASK", FTM_COMBINE_DTEN0_MASK, MASK(4,1)},
	{"FTM_COMBINE_DTEN0_SHIFT", FTM_COMBINE_DTEN0_SHIFT, SHIFT(4)},
	{"FTM_COMBINE_SYNCEN0_MASK", FTM_COMBINE_SYNCEN0_MASK, MASK(5,1)},
	{"FTM_COMBINE_SYNCEN0_SHIFT", FTM_COMBINE_SYNCEN0_SHIFT, SHIFT(5)},
	{"FTM_COMBINE_FAULTEN0_MASK", FTM_COMBINE_FAULTEN0_MASK, MASK(6,1)},
	{"FTM_COMBINE_FAULTEN0_SHIFT", FTM_COMBINE_FAULTEN0_SHIFT, SHIFT(6)},
	{"FTM_COMBINE_COMBINE1_MASK", FTM_COMBINE_COMBINE1_MASK, MASK(8,1)},
	{"FTM_COMBINE_COMBINE1_SHIFT", FTM_COMBINE_COMBINE1_SHIFT, SHIFT(8)},
	{"FTM_COMBINE_COMP1_MASK", FTM_COMBINE_COMP1_MASK, MASK(9,1)},
	{"FTM_COMBINE_COMP1_SHIFT", FTM_COMBINE_COMP1_SHIFT, SHIFT(9)},
	{"FTM_COMBINE_DECAPEN1_MASK", FTM_COMBINE_DECAPEN1_MASK, MASK(10,1)},
	{"FTM_COMBINE_DECAPEN1_SHIFT", FTM_COMBINE_DECAPEN1_SHIFT, SHIFT(10)},
	{"FTM_COMBINE_DECAP1_MASK", FTM_COMBINE_DECAP1_MASK, MASK(11,1)},
	{"FTM_COMBINE_DECAP1_SHIFT", FTM_COMBINE_DECAP1_SHIFT, SHIFT(11)},
	{"FTM_COMBINE_DTEN1_MASK", FTM_COMBINE_DTEN1_MASK, MASK(12,1)},
	{"FTM_COMBINE_DTEN1_SHIFT", FTM_COMBINE_DTEN1_SHIFT, SHIFT(12)},
	{"FTM_COMBINE_SYNCEN1_MASK", FTM_COMBINE_SYNCEN1_MASK, MASK(13,1)},
	{"FTM_COMBINE_SYNCEN1_SHIFT", FTM_COMBINE_SYNCEN1_SHIFT, SHIFT(13)},
	{"FTM_COMBINE_FAULTEN1_MASK", FTM_COMBINE_FAULTEN1_MASK, MASK(14,1)},
	{"FTM_COMBINE_FAULTEN1_SHIFT", FTM_COMBINE_FAULTEN1_SHIFT, SHIFT(14)},
	{"FTM_COMBINE_COMBINE2_MASK", FTM_COMBINE_COMBINE2_MASK, MASK(16,1)},
	{"FTM_COMBINE_COMBINE2_SHIFT", FTM_COMBINE_COMBINE2_SHIFT, SHIFT(16)},
	{"FTM_COMBINE_COMP2_MASK", FTM_COMBINE_COMP2_MASK, MASK(17,1)},
	{"FTM_COMBINE_COMP2_SHIFT", FTM_COMBINE_COMP2_SHIFT, SHIFT(17)},
	{"FTM_COMBINE_DECAPEN2_MASK", FTM_COMBINE_DECAPEN2_MASK, MASK(18,1)},
	{"FTM_COMBINE_DECAPEN2_SHIFT", FTM_COMBINE_DECAPEN2_SHIFT, SHIFT(18)},
	{"FTM_COMBINE_DECAP2_MASK", FTM_COMBINE_DECAP2_MASK, MASK(19,1)},
	{"FTM_COMBINE_DECAP2_SHIFT", FTM_COMBINE_DECAP2_SHIFT, SHIFT(19)},
	{"FTM_COMBINE_DTEN2_MASK", FTM_COMBINE_DTEN2_MASK, MASK(20,1)},
	{"FTM_COMBINE_DTEN2_SHIFT", FTM_COMBINE_DTEN2_SHIFT, SHIFT(20)},
	{"FTM_COMBINE_SYNCEN2_MASK", FTM_COMBINE_SYNCEN2_MASK, MASK(21,1)},
	{"FTM_COMBINE_SYNCEN2_SHIFT", FTM_COMBINE_SYNCEN2_SHIFT, SHIFT(21)},
	{"FTM_COMBINE_FAULTEN2_MASK", FTM_COMBINE_FAULTEN2_MASK, MASK(22,1)},
	{"FTM_COMBINE_FAULTEN2_SHIFT", FTM_COMBINE_FAULTEN2_SHIFT, SHIFT(22)},
	{"FTM_COMBINE_COMBINE3_MASK", FTM_COMBINE_COMBINE3_MASK, MASK(24,1)},
	{"FTM_COMBINE_COMBINE3_SHIFT", FTM_COMBINE_COMBINE3_SHIFT, SHIFT(24)},
	{"FTM_COMBINE_COMP3_MASK", FTM_COMBINE_COMP3_MASK, MASK(25,1)},
	{"FTM_COMBINE_COMP3_SHIFT", FTM_COMBINE_COMP3_SHIFT, SHIFT(25)},
	{"FTM_COMBINE_DECAPEN3_MASK", FTM_COMBINE_DECAPEN3_MASK, MASK(26,1)},
	{"FTM_COMBINE_DECAPEN3_SHIFT", FTM_COMBINE_DECAPEN3_SHIFT, SHIFT(26)},
	{"FTM_COMBINE_DECAP3_MASK", FTM_COMBINE_DECAP3_MASK, MASK(27,1)},
	{"FTM_COMBINE_DECAP3_SHIFT", FTM_COMBINE_DECAP3_SHIFT, SHIFT(27)},
	{"FTM_COMBINE_DTEN3_MASK", FTM_COMBINE_DTEN3_MASK, MASK(28,1)},
	{"FTM_COMBINE_DTEN3_SHIFT", FTM_COMBINE_DTEN3_SHIFT, SHIFT(28)},
	{"FTM_COMBINE_SYNCEN3_MASK", FTM_COMBINE_SYNCEN3_MASK, MASK(29,1)},
	{"FTM_COMBINE_SYNCEN3_SHIFT", FTM_COMBINE_SYNCEN3_SHIFT, SHIFT(29)},
	{"FTM_COMBINE_FAULTEN3_MASK", FTM_COMBINE_FAULTEN3_MASK, MASK(30,1)},
	{"FTM_COMBINE_FAULTEN3_SHIFT", FTM_COMBINE_FAULTEN3_SHIFT, SHIFT(30)},
	{"FTM_DEADTIME_DTVAL_MASK", FTM_DEADTIME_DTVAL_MASK, MASK(0,6)},
	{"FTM_DEADTIME_DTVAL_SHIFT", FTM_DEADTIME_DTVAL_SHIFT, SHIFT(0)},
	{"FTM_DEADTIME_DTVAL_VALUE", FTM_DEADTIME_DTVAL(1), SHIFT_VALUE(0)},
	{"FTM_DEADTIME_DTPS_MASK", FTM_DEADTIME_DTPS_MASK, MASK(6,2)},
	{"FTM_DEADTIME_DTPS_SHIFT", FTM_DEADTIME_DTPS_SHIFT, SHIFT(6)},
	{"FTM_DEADTIME_DTPS_VALUE", FTM_DEADTIME_DTPS(1), SHIFT_VALUE(6)},
	{"FTM_EXTTRIG_CH2TRIG_MASK", FTM_EXTTRIG_CH2TRIG_MASK, MASK(0,1)},
	{"FTM_EXTTRIG_CH2TRIG_SHIFT", FTM_EXTTRIG_CH2TRIG_SHIFT, SHIFT(0)},
	{"FTM_EXTTRIG_CH3TRIG_MASK", FTM_EXTTRIG_CH3TRIG_MASK, MASK(1,1)},
	{"FTM_EXTTRIG_CH3TRIG_SHIFT", FTM_EXTTRIG_CH3TRIG_SHIFT, SHIFT(1)},
	{"FTM_EXTTRIG_CH4TRIG_MASK", FTM_EXTTRIG_CH4TRIG_MASK, MASK(2,1)},
	{"FTM_EXTTRIG_CH4TRIG_SHIFT", FTM_EXTTRIG_CH4TRIG_SHIFT, SHIFT(2)},
	{"FTM_EXTTRIG_CH5TRIG_MASK", FTM_EXTTRIG_CH5TRIG_MASK, MASK(3,1)},
	{"FTM_EXTTRIG_CH5TRIG_SHIFT", FTM_EXTTRIG_CH5TRIG_SHIFT, SHIFT(3)},
	{"FTM_EXTTRIG_CH0TRIG_MASK", FTM_EXTTRIG_CH0TRIG_MASK, MASK(4,1)},
	{"FTM_EXTTRIG_CH0TRIG_SHIFT", FTM_EXTTRIG_CH0TRIG_SHIFT, SHIFT(4)},
	{"FTM_EXTTRIG_CH1TRIG_MASK", FTM_EXTTRIG_CH1TRIG_MASK, MASK(5,1)},
	{"FTM_EXTTRIG_CH1TRIG_SHIFT", FTM_EXTTRIG_CH1TRIG_SHIFT, SHIFT(5)},
	{"FTM_EXTTRIG_TRIGF_MASK", FTM_EXTTRIG_TRIGF_MASK, MASK(7,1)},
	{"FTM_EXTTRIG_TRIGF_SHIFT", FTM_EXTTRIG_TRIGF_SHIFT, SHIFT(7)},
	{"FTM_POL_POL4_MASK", FTM_POL_POL4_MASK, MASK(4,1)},
	{"FTM_POL_POL4_SHIFT", FTM_POL_POL4_SHIFT, SHIFT(4)},
	{"FTM_POL_POL6_MASK", FTM_POL_POL6_MASK, MASK(6,1)},
	{"FTM_POL_POL6_SHIFT", FTM_POL_POL6_SHIFT, SHIFT(6)},
	{"FTM_POL_POL7_MASK", FTM_POL_POL7_MASK, MASK(7,1)},
	{"FTM_POL_POL7_SHIFT", FTM_POL_POL7_SHIFT, SHIFT(7)},
	{"FTM_FMS_FAULTF0_MASK", FTM_FMS_FAULTF0_MASK, MASK(0,1)},
	{"FTM_FMS_FAULTF0_SHIFT", FTM_FMS_FAULTF0_SHIFT, SHIFT(0)},
	{"FTM_FMS_FAULTF1_MASK", FTM_FMS_FAULTF1_MASK, MASK(1,1)},
	{"FTM_FMS_FAULTF1_SHIFT", FTM_FMS_FAULTF1_SHIFT, SHIFT(1)},
	{"FTM_FMS_FAULTF2_MASK", FTM_FMS_FAULTF2_MASK, MASK(2,1)},
	{"FTM_FMS_FAULTF2_SHIFT", FTM_FMS_FAULTF2_SHIFT, SHIFT(2)},
	{"FTM_FMS_FAULTF3_MASK", FTM_FMS_FAULTF3_MASK, MASK(3,1)},
	{"FTM_FMS_FAULTF3_SHIFT", FTM_FMS_FAULTF3_SHIFT, SHIFT(3)},
	{"FTM_FMS_FAULTIN_MASK", FTM_FMS_FAULTIN_MASK, MASK(5,1)},
	{"FTM_FMS_FAULTIN_SHIFT", FTM_FMS_FAULTIN_SHIFT, SHIFT(5)},
	{"FTM_FMS_WPEN_MASK", FTM_FMS_WPEN_MASK, MASK(6,1)},
	{"FTM_FMS_WPEN_SHIFT", FTM_FMS_WPEN_SHIFT, SHIFT(6)},
	{"FTM_FMS_FAULTF_MASK", FTM_FMS_FAULTF_MASK, MASK(7,1)},
	{"FTM_FMS_FAULTF_SHIFT", FTM_FMS_FAULTF_SHIFT, SHIFT(7)},
	{"FTM_FILTER_CH0FVAL_MASK", FTM_FILTER_CH0FVAL_MASK, MASK(0,4)},
	{"FTM_FILTER_CH0FVAL_SHIFT", FTM_FILTER_CH0FVAL_SHIFT, SHIFT(0)},
	{"FTM_FILTER_CH0FVAL_VALUE", FTM_FILTER_CH0FVAL(1), SHIFT_VALUE(0)},
	{"FTM_FILTER_CH1FVAL_MASK", FTM_FILTER_CH1FVAL_MASK, MASK(4,4)},
	{"FTM_FILTER_CH1FVAL_SHIFT", FTM_FILTER_CH1FVAL_SHIFT, SHIFT(4)},
	{"FTM_FILTER_CH1FVAL_VALUE", FTM_FILTER_CH1FVAL(1), SHIFT_VALUE(4)},
	{"FTM_FILTER_CH2FVAL_MASK", FTM_FILTER_CH2FVAL_MASK, MASK(8,4)},
	{"FTM_FILTER_CH2FVAL_SHIFT", FTM_FILTER_CH2FVAL_SHIFT, SHIFT(8)},
	{"FTM_FILTER_CH2FVAL_VALUE", FTM_FILTER_CH2FVAL(1), SHIFT_VALUE(8)},
	{"FTM_FILTER_CH3FVAL_MASK", FTM_FILTER_CH3FVAL_MASK, MASK(12,4)},
	{"FTM_FILTER_CH3FVAL_SHIFT", FTM_FILTER_CH3FVAL_SHIFT, SHIFT(12)},
	{"FTM_FILTER_CH3FVAL_VALUE", FTM_FILTER_CH3FVAL(1), SHIFT_VALUE(12)},
	{"FTM_FLTCTRL_FAULT0EN_MASK", FTM_FLTCTRL_FAULT0EN_MASK, MASK(0,1)},
	{"FTM_FLTCTRL_FAULT0EN_SHIFT", FTM_FLTCTRL_FAULT0EN_SHIFT, SHIFT(0)},
	{"FTM_FLTCTRL_FAULT1EN_MASK", FTM_FLTCTRL_FAULT1EN_MASK, MASK(1,1)},
	{"FTM_FLTCTRL_FAULT1EN_SHIFT", FTM_FLTCTRL_FAULT1EN_SHIFT, SHIFT(1)},
	{"FTM_FLTCTRL_FAULT2EN_MASK", FTM_FLTCTRL_FAULT2EN_MASK, MASK(2,1)},
	{"FTM_FLTCTRL_FAULT2EN_SHIFT", FTM_FLTCTRL_FAULT2EN_SHIFT, SHIFT(2)},
	{"FTM_FLTCTRL_FAULT3EN_MASK", FTM_FLTCTRL_FAULT3EN_MASK, MASK(3,1)},
	{"FTM_FLTCTRL_FAULT3EN_SHIFT", FTM_FLTCTRL_FAULT3EN_SHIFT, SHIFT(3)},
	{"FTM_FLTCTRL_FFLTR0EN_MASK", FTM_FLTCTRL_FFLTR0EN_MASK, MASK(4,1)},
	{"FTM_FLTCTRL_FFLTR0EN_SHIFT", FTM_FLTCTRL_FFLTR0EN_SHIFT, SHIFT(4)},
	{"FTM_FLTCTRL_FFLTR1EN_MASK", FTM_FLTCTRL_FFLTR1EN_MASK, MASK(5,1)},
	{"FTM_FLTCTRL_FFLTR1EN_SHIFT", FTM_FLTCTRL_FFLTR1EN_SHIFT, SHIFT(5)},
	{"FTM_FLTCTRL_FFLTR2EN_MASK", FTM_FLTCTRL_FFLTR2EN_MASK, MASK(6,1)},
	{"FTM_FLTCTRL_FFLTR2EN_SHIFT", FTM_FLTCTRL_FFLTR2EN_SHIFT, SHIFT(6)},
	{"FTM_FLTCTRL_FFLTR3EN_MASK", FTM_FLTCTRL_FFLTR3EN_MASK, MASK(7,1)},
	{"FTM_FLTCTRL_FFLTR3EN_SHIFT", FTM_FLTCTRL_FFLTR3EN_SHIFT, SHIFT(7)},
	{"FTM_FLTCTRL_FFVAL_MASK", FTM_FLTCTRL_FFVAL_MASK, MASK(8,4)},
	{"FTM_FLTCTRL_FFVAL_SHIFT", FTM_FLTCTRL_FFVAL_SHIFT, SHIFT(8)},
	{"FTM_FLTCTRL_FFVAL_VALUE", FTM_FLTCTRL_FFVAL(1), SHIFT_VALUE(8)},
	{"FTM_QDCTRL_QUADEN_MASK", FTM_QDCTRL_QUADEN_MASK, MASK(0,1)},
	{"FTM_QDCTRL_QUADEN_SHIFT", FTM_QDCTRL_QUADEN_SHIFT, SHIFT(0)},
	{"FTM_QDCTRL_TOFDIR_MASK", FTM_QDCTRL_TOFDIR_MASK, MASK(1,1)},
	{"FTM_QDCTRL_TOFDIR_SHIFT", FTM_QDCTRL_TOFDIR_SHIFT, SHIFT(1)},
	{"FTM_QDCTRL_QUADIR_MASK", FTM_QDCTRL_QUADIR_MASK, MASK(2,1)},
	{"FTM_QDCTRL_QUADIR_SHIFT", FTM_QDCTRL_QUADIR_SHIFT, SHIFT(2)},
	{"FTM_QDCTRL_QUADMODE_MASK", FTM_QDCTRL_QUADMODE_MASK, MASK(3,1)},
	{"FTM_QDCTRL_QUADMODE_SHIFT", FTM_QDCTRL_QUADMODE_SHIFT, SHIFT(3)},
	{"FTM_QDCTRL_PHBPOL_MASK", FTM_QDCTRL_PHBPOL_MASK, MASK(4,1)},
	{"FTM_QDCTRL_PHBPOL_SHIFT", FTM_QDCTRL_PHBPOL_SHIFT, SHIFT(4)},
	{"FTM_QDCTRL_PHAPOL_MASK", FTM_QDCTRL_PHAPOL_MASK, MASK(5,1)},
	{"FTM_QDCTRL_PHAPOL_SHIFT", FTM_QDCTRL_PHAPOL_SHIFT, SHIFT(5)},
	{"FTM_QDCTRL_PHBFLTREN_MASK", FTM_QDCTRL_PHBFLTREN_MASK, MASK(6,1)},
	{"FTM_QDCTRL_PHBFLTREN_SHIFT", FTM_QDCTRL_PHBFLTREN_SHIFT, SHIFT(6)},
	{"FTM_QDCTRL_PHAFLTREN_MASK", FTM_QDCTRL_PHAFLTREN_MASK, MASK(7,1)},
	{"FTM_QDCTRL_PHAFLTREN_SHIFT", FTM_QDCTRL_PHAFLTREN_SHIFT, SHIFT(7)},
	{"FTM_CONF_NUMTOF_MASK", FTM_CONF_NUMTOF_MASK, MASK(0,5)},
	{"FTM_CONF_NUMTOF_SHIFT", FTM_CONF_NUMTOF_SHIFT, SHIFT(0)},
	{"FTM_CONF_NUMTOF_VALUE", FTM_CONF_NUMTOF(1), SHIFT_VALUE(0)},
	{"FTM_CONF_BDMMODE_MASK", FTM_CONF_BDMMODE_MASK, MASK(6,2)},
	{"FTM_CONF_BDMMODE_SHIFT", FTM_CONF_BDMMODE_SHIFT, SHIFT(6)},
	{"FTM_CONF_BDMMODE_VALUE", FTM_CONF_BDMMODE(1), SHIFT_VALUE(6)},
	{"FTM_CONF_GTBEOUT_MASK", FTM_CONF_GTBEOUT_MASK, MASK(10,1)},
	{"FTM_CONF_GTBEOUT_SHIFT", FTM_CONF_GTBEOUT_SHIFT, SHIFT(10)},
	{"FTM_FLTPOL_FLT0POL_MASK", FTM_FLTPOL_FLT0POL_MASK, MASK(0,1)},
	{"FTM_FLTPOL_FLT0POL_SHIFT", FTM_FLTPOL_FLT0POL_SHIFT, SHIFT(0)},
	{"FTM_FLTPOL_FLT1POL_MASK", FTM_FLTPOL_FLT1POL_MASK, MASK(1,1)},
	{"FTM_FLTPOL_FLT1POL_SHIFT", FTM_FLTPOL_FLT1POL_SHIFT, SHIFT(1)},
	{"FTM_FLTPOL_FLT2POL_MASK", FTM_FLTPOL_FLT2POL_MASK, MASK(2,1)},
	{"FTM_FLTPOL_FLT2POL_SHIFT", FTM_FLTPOL_FLT2POL_SHIFT, SHIFT(2)},
	{"FTM_FLTPOL_FLT3POL_MASK", FTM_FLTPOL_FLT3POL_MASK, MASK(3,1)},
	{"FTM_FLTPOL_FLT3POL_SHIFT", FTM_FLTPOL_FLT3POL_SHIFT, SHIFT(3)},
	{"FTM_SYNCONF_HWTRIGMODE_MASK", FTM_SYNCONF_HWTRIGMODE_MASK, MASK(0,1)},
	{"FTM_SYNCONF_HWTRIGMODE_SHIFT", FTM_SYNCONF_HWTRIGMODE_SHIFT, SHIFT(0)},
	{"FTM_SYNCONF_CNTINC_MASK", FTM_SYNCONF_CNTINC_MASK, MASK(2,1)},
	{"FTM_SYNCONF_CNTINC_SHIFT", FTM_SYNCONF_CNTINC_SHIFT, SHIFT(2)},
	{"FTM_SYNCONF_INVC_MASK", FTM_SYNCONF_INVC_MASK, MASK(4,1)},
	{"FTM_SYNCONF_INVC_SHIFT", FTM_SYNCONF_INVC_SHIFT, SHIFT(4)},
	{"FTM_SYNCONF_SWOC_MASK", FTM_SYNCONF_SWOC_MASK, MASK(5,1)},
	{"FTM_SYNCONF_SWOC_SHIFT", FTM_SYNCONF_SWOC_SHIFT, SHIFT(5)},
	{"FTM_SYNCONF_SYNCMODE_MASK", FTM_SYNCONF_SYNCMODE_MASK, MASK(7,1)},
	{"FTM_SYNCONF_SYNCMODE_SHIFT", FTM_SYNCONF_SYNCMODE_SHIFT, SHIFT(7)},
	{"FTM_SYNCONF_SWRSTCNT_MASK", FTM_SYNCONF_SWRSTCNT_MASK, MASK(8,1)},
	{"FTM_SYNCONF_SWRSTCNT_SHIFT", FTM_SYNCONF_SWRSTCNT_SHIFT, SHIFT(8)},
	{"FTM_SYNCONF_SWWRBUF_MASK", FTM_SYNCONF_SWWRBUF_MASK, MASK(9,1)},
	{"FTM_SYNCONF_SWWRBUF_SHIFT", FTM_SYNCONF_SWWRBUF_SHIFT, SHIFT(9)},
	{"FTM_SYNCONF_SWOM_MASK", FTM_SYNCONF_SWOM_MASK, MASK(10,1)},
	{"FTM_SYNCONF_SWOM_SHIFT", FTM_SYNCONF_SWOM_SHIFT, SHIFT(10)},
	{"FTM_SYNCONF_SWINVC_MASK", FTM_SYNCONF_SWINVC_MASK, MASK(11,1)},
	{"FTM_SYNCONF_SWINVC_SHIFT", FTM_SYNCONF_SWINVC_SHIFT, SHIFT(11)},
	{"FTM_SYNCONF_SWSOC_MASK", FTM_SYNCONF_SWSOC_MASK, MASK(12,1)},
	{"FTM_SYNCONF_SWSOC_SHIFT", FTM_SYNCONF_SWSOC_SHIFT, SHIFT(12)},
	{"FTM_SYNCONF_HWRSTCNT_MASK", FTM_SYNCONF_HWRSTCNT_MASK, MASK(16,1)},
	{"FTM_SYNCONF_HWRSTCNT_SHIFT", FTM_SYNCONF_HWRSTCNT_SHIFT, SHIFT(16)},
	{"FTM_SYNCONF_HWWRBUF_MASK", FTM_SYNCONF_HWWRBUF_MASK, MASK(17,1)},
	{"FTM_SYNCONF_HWWRBUF_SHIFT", FTM_SYNCONF_HWWRBUF_SHIFT, SHIFT(17)},
	{"FTM_SYNCONF_HWOM_MASK", FTM_SYNCONF_HWOM_MASK, MASK(18,1)},
	{"FTM_SYNCONF_HWOM_SHIFT", FTM_SYNCONF_HWOM_SHIFT, SHIFT(18)},
	{"FTM_SYNCONF_HWINVC_MASK", FTM_SYNCONF_HWINVC_MASK, MASK(19,1)},
	{"FTM_SYNCONF_HWINVC_SHIFT", FTM_SYNCONF_HWINVC_SHIFT, SHIFT(19)},
	{"FTM_SYNCONF_HWSOC_MASK", FTM_SYNCONF_HWSOC_MASK, MASK(20,1)},
	{"FTM_SYNCONF_HWSOC_SHIFT", FTM_SYNCONF_HWSOC_SHIFT, SHIFT(20)},
	{"FTM_INVCTRL_INV0EN_MASK", FTM_INVCTRL_INV0EN_MASK, MASK(0,1)},
	{"FTM_INVCTRL_INV0EN_SHIFT", FTM_INVCTRL_INV0EN_SHIFT, SHIFT(0)},
	{"FTM_INVCTRL_INV1EN_MASK", FTM_INVCTRL_INV1EN_MASK, MASK(1,1)},
	{"FTM_INVCTRL_INV1EN_SHIFT", FTM_INVCTRL_INV1EN_SHIFT, SHIFT(1)},
	{"FTM_INVCTRL_INV2EN_MASK", FTM_INVCTRL_INV2EN_MASK, MASK(2,1)},
	{"FTM_INVCTRL_INV2EN_SHIFT", FTM_INVCTRL_INV2EN_SHIFT, SHIFT(2)},
	{"FTM_INVCTRL_INV3EN_MASK", FTM_INVCTRL_INV3EN_MASK, MASK(3,1)},
	{"FTM_INVCTRL_INV3EN_SHIFT", FTM_INVCTRL_INV3EN_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH0OC_MASK", FTM_SWOCTRL_CH0OC_MASK, MASK(0,1)},
	{"FTM_SWOCTRL_CH0OC_SHIFT", FTM_SWOCTRL_CH0OC_SHIFT, SHIFT(0)},
	{"FTM_SWOCTRL_CH1OC_MASK", FTM_SWOCTRL_CH1OC_MASK, MASK(1,1)},
	{"FTM_SWOCTRL_CH1OC_SHIFT", FTM_SWOCTRL_CH1OC_SHIFT, SHIFT(1)},
	{"FTM_SWOCTRL_CH2OC_MASK", FTM_SWOCTRL_CH2OC_MASK, MASK(2,1)},
	{"FTM_SWOCTRL_CH2OC_SHIFT", FTM_SWOCTRL_CH2OC_SHIFT, SHIFT(2)},
	{"FTM_SWOCTRL_CH3OC_MASK", FTM_SWOCTRL_CH3OC_MASK, MASK(3,1)},
	{"FTM_SWOCTRL_CH3OC_SHIFT", FTM_SWOCTRL_CH3OC_SHIFT, SHIFT(3)},
	{"FTM_SWOCTRL_CH4OC_MASK", FTM_SWOCTRL_CH4OC_MASK, MASK(4,1)},
	{"FTM_SWOCTRL_CH4OC_SHIFT", FTM_SWOCTRL_CH4OC_SHIFT, SHIFT(4)},
	{"FTM_SWOCTRL_CH5OC_MASK", FTM_SWOCTRL_CH5OC_MASK, MASK(5,1)},
	{"FTM_SWOCTRL_CH5OC_SHIFT", FTM_SWOCTRL_CH5OC_SHIFT, SHIFT(5)},
	{"FTM_SWOCTRL_CH6OC_MASK", FTM_SWOCTRL_CH6OC_MASK, MASK(6,1)},
	{"FTM_SWOCTRL_CH6OC_SHIFT", FTM_SWOCTRL_CH6OC_SHIFT, SHIFT(6)},
	{"FTM_SWOCTRL_CH7OC_MASK", FTM_SWOCTRL_CH7OC_MASK, MASK(7,1)},
	{"FTM_SWOCTRL_CH7OC_SHIFT", FTM_SWOCTRL_CH7OC_SHIFT, SHIFT(7)},
	{"FTM_SWOCTRL_CH0OCV_MASK", FTM_SWOCTRL_CH0OCV_MASK, MASK(8,1)},
	{"FTM_SWOCTRL_CH0OCV_SHIFT", FTM_SWOCTRL_CH0OCV_SHIFT, SHIFT(8)},
	{"FTM_SWOCTRL_CH1OCV_MASK", FTM_SWOCTRL_CH1OCV_MASK, MASK(9,1)},
	{"FTM_SWOCTRL_CH1OCV_SHIFT", FTM_SWOCTRL_CH1OCV_SHIFT, SHIFT(9)},
	{"FTM_SWOCTRL_CH2OCV_MASK", FTM_SWOCTRL_CH2OCV_MASK, MASK(10,1)},
	{"FTM_SWOCTRL_CH2OCV_SHIFT", FTM_SWOCTRL_CH2OCV_SHIFT, SHIFT(10)},
	{"FTM_SWOCTRL_CH3OCV_MASK", FTM_SWOCTRL_CH3OCV_MASK, MASK(11,1)},
	{"FTM_SWOCTRL_CH3OCV_SHIFT", FTM_SWOCTRL_CH3OCV_SHIFT, SHIFT(11)},
	{"FTM_SWOCTRL_CH4OCV_MASK", FTM_SWOCTRL_CH4OCV_MASK, MASK(12,1)},
	{"FTM_SWOCTRL_CH4OCV_SHIFT", FTM_SWOCTRL_CH4OCV_SHIFT, SHIFT(12)},
	{"FTM_SWOCTRL_CH5OCV_MASK", FTM_SWOCTRL_CH5OCV_MASK, MASK(13,1)},
	{"FTM_SWOCTRL_CH5OCV_SHIFT", FTM_SWOCTRL_CH5OCV_SHIFT, SHIFT(13)},
	{"FTM_SWOCTRL_CH6OCV_MASK", FTM_SWOCTRL_CH6OCV_MASK, MASK(14,1)},
	{"FTM_SWOCTRL_CH6OCV_SHIFT", FTM_SWOCTRL_CH6OCV_SHIFT, SHIFT(14)},
	{"FTM_SWOCTRL_CH7OCV_MASK", FTM_SWOCTRL_CH7OCV_MASK, MASK(15,1)},
	{"FTM_SWOCTRL_CH7OCV_SHIFT", FTM_SWOCTRL_CH7OCV_SHIFT, SHIFT(15)},
	{"FTM_PWMLOAD_CH0SEL_MASK", FTM_PWMLOAD_CH0SEL_MASK, MASK(0,1)},
	{"FTM_PWMLOAD_CH0SEL_SHIFT", FTM_PWMLOAD_CH0SEL_SHIFT, SHIFT(0)},
	{"FTM_PWMLOAD_CH1SEL_MASK", FTM_PWMLOAD_CH1SEL_MASK, MASK(1,1)},
	{"FTM_PWMLOAD_CH1SEL_SHIFT", FTM_PWMLOAD_CH1SEL_SHIFT, SHIFT(1)},
	{"FTM_PWMLOAD_CH2SEL_MASK", FTM_PWMLOAD_CH2SEL_MASK, MASK(2,1)},
	{"FTM_PWMLOAD_CH2SEL_SHIFT", FTM_PWMLOAD_CH2SEL_SHIFT, SHIFT(2)},
	{"FTM_PWMLOAD_CH3SEL_MASK", FTM_PWMLOAD_CH3SEL_MASK, MASK(3,1)},
	{"FTM_PWMLOAD_CH3SEL_SHIFT", FTM_PWMLOAD_CH3SEL_SHIFT, SHIFT(3)},
	{"FTM_PWMLOAD_CH4SEL_MASK", FTM_PWMLOAD_CH4SEL_MASK, MASK(4,1)},
	{"FTM_PWMLOAD_CH4SEL_SHIFT", FTM_PWMLOAD_CH4SEL_SHIFT, SHIFT(4)},
	{"FTM_PWMLOAD_CH5SEL_MASK", FTM_PWMLOAD_CH5SEL_MASK, MASK(5,1)},
	{"FTM_PWMLOAD_CH5SEL_SHIFT", FTM_PWMLOAD_CH5SEL_SHIFT, SHIFT(5)},
	{"FTM_PWMLOAD_CH6SEL_MASK", FTM_PWMLOAD_CH6SEL_MASK, MASK(6,1)},
	{"FTM_PWMLOAD_CH6SEL_SHIFT", FTM_PWMLOAD_CH6SEL_SHIFT, SHIFT(6)},
	{"FTM_PWMLOAD_CH7SEL_MASK", FTM_PWMLOAD_CH7SEL_MASK, MASK(7,1)},
	{"FTM_PWMLOAD_CH7SEL_SHIFT", FTM_PWMLOAD_CH7SEL_SHIFT, SHIFT(7)},
	{"FTM_PWMLOAD_LDOK_MASK", FTM_PWMLOAD_LDOK_MASK, MASK(9,1)},
	{"FTM_PWMLOAD_LDOK_SHIFT", FTM_PWMLOAD_LDOK_SHIFT, SHIFT(9)}
};