

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Fri Dec  6 23:39:33 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1813|     1813| 18.130 us | 18.130 us |  1813|  1813|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |     1811|     1811|        87|          3|          1|   576|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|   1449|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    8651|   6607|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     661|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    9312|   8263|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       8|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |dut_sdiv_78ns_63seOg_U28  |dut_sdiv_78ns_63seOg  |        0|      0|  8651|  6607|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  8651|  6607|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_461_p2        |     *    |      4|  0|  27|          26|          38|
    |add_ln120_1_fu_477_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln120_fu_483_p2         |     +    |      0|  0|  15|           1|           7|
    |add_ln121_fu_1354_p2        |     +    |      0|  0|  12|           1|           3|
    |add_ln124_fu_561_p2         |     +    |      0|  0|  11|          11|          11|
    |add_ln703_33_fu_1324_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_34_fu_1643_p2     |     +    |      0|  0|  11|          38|          38|
    |add_ln703_35_fu_1649_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_36_fu_1659_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_37_fu_1669_p2     |     +    |      0|  0|  37|          30|          30|
    |add_ln703_38_fu_1726_p2     |     +    |      0|  0|  11|          38|          38|
    |add_ln703_39_fu_1330_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_40_fu_1336_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_41_fu_1681_p2     |     +    |      0|  0|  37|          30|          30|
    |add_ln703_42_fu_1342_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_43_fu_1348_p2     |     +    |      0|  0|  36|          29|          29|
    |add_ln703_44_fu_1697_p2     |     +    |      0|  0|  37|          30|          30|
    |add_ln703_45_fu_1707_p2     |     +    |      0|  0|  38|          31|          31|
    |add_ln703_46_fu_1717_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln703_47_fu_1734_p2     |     +    |      0|  0|  11|          38|          38|
    |add_ln703_fu_1634_p2        |     +    |      0|  0|  11|          38|          38|
    |sub_ln124_fu_555_p2         |     -    |      0|  0|  11|          11|          11|
    |sub_ln701_10_fu_1007_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_11_fu_1073_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_12_fu_1133_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_13_fu_1187_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_14_fu_1214_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_15_fu_1280_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_1_fu_649_p2       |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_2_fu_715_p2       |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_3_fu_1380_p2      |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_4_fu_1434_p2      |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_5_fu_1488_p2      |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_6_fu_1542_p2      |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_7_fu_815_p2       |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_8_fu_875_p2       |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_9_fu_941_p2       |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_fu_595_p2         |     -    |      0|  0|  15|           1|           8|
    |and_ln129_10_fu_1018_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_11_fu_1084_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_12_fu_1144_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_13_fu_1602_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_14_fu_1225_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_15_fu_1291_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_1_fu_660_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln129_2_fu_726_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln129_3_fu_1391_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln129_4_fu_1445_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln129_5_fu_1499_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln129_6_fu_1553_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln129_7_fu_826_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln129_8_fu_886_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln129_9_fu_952_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln129_fu_606_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln120_fu_471_p2        |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln121_1_fu_1741_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln121_fu_489_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln128_10_fu_995_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_11_fu_1061_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_12_fu_1121_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_13_fu_1586_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_14_fu_1202_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_15_fu_1268_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_1_fu_637_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_2_fu_703_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_3_fu_1370_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_4_fu_1424_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_5_fu_1478_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_6_fu_1532_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_7_fu_803_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_8_fu_863_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_9_fu_929_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_fu_583_p2        |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln129_10_fu_1001_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_11_fu_1067_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_12_fu_1127_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_13_fu_1591_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_14_fu_1208_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_15_fu_1274_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_1_fu_643_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_2_fu_709_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_3_fu_1375_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_4_fu_1429_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_5_fu_1483_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_6_fu_1537_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_7_fu_809_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_8_fu_869_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_9_fu_935_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_fu_589_p2        |   icmp   |      0|  0|   9|           2|           3|
    |select_ln124_1_fu_523_p3    |  select  |      0|  0|   7|           1|           7|
    |select_ln124_fu_495_p3      |  select  |      0|  0|   3|           1|           1|
    |select_ln128_10_fu_1024_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_11_fu_1090_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_12_fu_1150_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_13_fu_1608_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_14_fu_1231_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_15_fu_1297_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_1_fu_666_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln128_2_fu_732_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln128_3_fu_1397_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln128_4_fu_1451_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln128_5_fu_1505_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln128_6_fu_1559_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln128_7_fu_832_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln128_8_fu_892_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln128_9_fu_958_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln128_fu_612_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln129_10_fu_1031_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_11_fu_1097_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_12_fu_1157_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_13_fu_1615_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_14_fu_1238_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_15_fu_1304_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_1_fu_673_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_2_fu_739_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_3_fu_1404_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln129_4_fu_1458_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln129_5_fu_1512_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln129_6_fu_1566_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln129_7_fu_839_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_8_fu_899_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_9_fu_965_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_fu_619_p3      |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_10_fu_1012_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_11_fu_1078_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_12_fu_1138_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_13_fu_1596_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_14_fu_1219_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_15_fu_1285_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_1_fu_654_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_2_fu_720_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_3_fu_1385_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_4_fu_1439_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_5_fu_1493_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_6_fu_1547_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_7_fu_820_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_8_fu_880_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_9_fu_946_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_fu_600_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      4|  0|1449|         731|        1101|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter28                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_423_p4  |   9|          2|   10|         20|
    |ap_phi_mux_j_0_0_phi_fu_434_p4           |   9|          2|    7|         14|
    |ap_phi_mux_ko_0_0_phi_fu_446_p4          |   9|          2|    3|          6|
    |indvar_flatten_reg_419                   |   9|          2|   10|         20|
    |j_0_0_reg_430                            |   9|          2|    7|         14|
    |ko_0_0_reg_442                           |   9|          2|    3|          6|
    |output_0_V_address0                      |  15|          3|    7|         21|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 111|         23|   49|        109|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln120_1_reg_1772        |  10|   0|   10|          0|
    |add_ln120_reg_1777          |   7|   0|    7|          0|
    |add_ln121_reg_2067          |   3|   0|    3|          0|
    |add_ln703_33_reg_2042       |   9|   0|   29|         20|
    |add_ln703_34_reg_2073       |  38|   0|   38|          0|
    |add_ln703_37_reg_2078       |  10|   0|   30|         20|
    |add_ln703_39_reg_2047       |   9|   0|   29|         20|
    |add_ln703_40_reg_2052       |   9|   0|   29|         20|
    |add_ln703_42_reg_2057       |   9|   0|   29|         20|
    |add_ln703_43_reg_2062       |   9|   0|   29|         20|
    |add_ln703_46_reg_2083       |  12|   0|   32|         20|
    |add_ln703_47_reg_2088       |  38|   0|   38|          0|
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |   1|   0|    1|          0|
    |icmp_ln120_reg_1768         |   1|   0|    1|          0|
    |icmp_ln121_1_reg_2093       |   1|   0|    1|          0|
    |icmp_ln121_reg_1782         |   1|   0|    1|          0|
    |indvar_flatten_reg_419      |  10|   0|   10|          0|
    |input_0_0_0_V_loa_reg_1900  |   8|   0|    8|          0|
    |input_0_1_0_V_loa_reg_1906  |   8|   0|    8|          0|
    |input_0_2_0_V_loa_reg_1912  |   8|   0|    8|          0|
    |input_0_3_0_V_loa_reg_1918  |   8|   0|    8|          0|
    |input_1_0_0_V_loa_reg_1924  |   8|   0|    8|          0|
    |input_1_1_0_V_loa_reg_1930  |   8|   0|    8|          0|
    |input_1_2_0_V_loa_reg_1936  |   8|   0|    8|          0|
    |input_1_3_0_V_loa_reg_1942  |   8|   0|    8|          0|
    |input_2_0_0_V_loa_reg_1948  |   8|   0|    8|          0|
    |input_2_1_0_V_loa_reg_1954  |   8|   0|    8|          0|
    |input_2_2_0_V_loa_reg_1960  |   8|   0|    8|          0|
    |input_2_3_0_V_loa_reg_1966  |   8|   0|    8|          0|
    |input_3_0_0_V_loa_reg_1972  |   8|   0|    8|          0|
    |input_3_1_0_V_loa_reg_1978  |   8|   0|    8|          0|
    |input_3_2_0_V_loa_reg_1984  |   8|   0|    8|          0|
    |input_3_3_0_V_loa_reg_1990  |   8|   0|    8|          0|
    |j_0_0_reg_430               |   7|   0|    7|          0|
    |ko_0_0_reg_442              |   3|   0|    3|          0|
    |output_0_V_addr_reg_1996    |   7|   0|    7|          0|
    |select_ln124_1_reg_1874     |   7|   0|    7|          0|
    |select_ln124_reg_1787       |   3|   0|    3|          0|
    |select_ln129_reg_2002       |   8|   0|    8|          0|
    |sext_ln1148_reg_1763        |  78|   0|   78|          0|
    |sub_ln701_13_reg_2037       |   8|   0|    8|          0|
    |trunc_ln126_2_reg_2013      |   2|   0|    2|          0|
    |trunc_ln126_8_reg_2019      |   2|   0|    2|          0|
    |trunc_ln126_9_reg_2025      |   2|   0|    2|          0|
    |trunc_ln126_s_reg_2031      |   2|   0|    2|          0|
    |trunc_ln_reg_2007           |   2|   0|    2|          0|
    |icmp_ln120_reg_1768         |  64|  32|    1|          0|
    |icmp_ln121_1_reg_2093       |  64|  32|    1|          0|
    |output_0_V_addr_reg_1996    |  64|  32|    7|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 661|  96|  618|        140|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_done                    | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|input_0_0_0_V_address0     | out |    3|  ap_memory |     input_0_0_0_V    |     array    |
|input_0_0_0_V_ce0          | out |    1|  ap_memory |     input_0_0_0_V    |     array    |
|input_0_0_0_V_q0           |  in |    8|  ap_memory |     input_0_0_0_V    |     array    |
|input_0_1_0_V_address0     | out |    3|  ap_memory |     input_0_1_0_V    |     array    |
|input_0_1_0_V_ce0          | out |    1|  ap_memory |     input_0_1_0_V    |     array    |
|input_0_1_0_V_q0           |  in |    8|  ap_memory |     input_0_1_0_V    |     array    |
|input_0_2_0_V_address0     | out |    3|  ap_memory |     input_0_2_0_V    |     array    |
|input_0_2_0_V_ce0          | out |    1|  ap_memory |     input_0_2_0_V    |     array    |
|input_0_2_0_V_q0           |  in |    8|  ap_memory |     input_0_2_0_V    |     array    |
|input_0_3_0_V_address0     | out |    3|  ap_memory |     input_0_3_0_V    |     array    |
|input_0_3_0_V_ce0          | out |    1|  ap_memory |     input_0_3_0_V    |     array    |
|input_0_3_0_V_q0           |  in |    8|  ap_memory |     input_0_3_0_V    |     array    |
|input_1_0_0_V_address0     | out |    3|  ap_memory |     input_1_0_0_V    |     array    |
|input_1_0_0_V_ce0          | out |    1|  ap_memory |     input_1_0_0_V    |     array    |
|input_1_0_0_V_q0           |  in |    8|  ap_memory |     input_1_0_0_V    |     array    |
|input_1_1_0_V_address0     | out |    3|  ap_memory |     input_1_1_0_V    |     array    |
|input_1_1_0_V_ce0          | out |    1|  ap_memory |     input_1_1_0_V    |     array    |
|input_1_1_0_V_q0           |  in |    8|  ap_memory |     input_1_1_0_V    |     array    |
|input_1_2_0_V_address0     | out |    3|  ap_memory |     input_1_2_0_V    |     array    |
|input_1_2_0_V_ce0          | out |    1|  ap_memory |     input_1_2_0_V    |     array    |
|input_1_2_0_V_q0           |  in |    8|  ap_memory |     input_1_2_0_V    |     array    |
|input_1_3_0_V_address0     | out |    3|  ap_memory |     input_1_3_0_V    |     array    |
|input_1_3_0_V_ce0          | out |    1|  ap_memory |     input_1_3_0_V    |     array    |
|input_1_3_0_V_q0           |  in |    8|  ap_memory |     input_1_3_0_V    |     array    |
|input_2_0_0_V_address0     | out |    3|  ap_memory |     input_2_0_0_V    |     array    |
|input_2_0_0_V_ce0          | out |    1|  ap_memory |     input_2_0_0_V    |     array    |
|input_2_0_0_V_q0           |  in |    8|  ap_memory |     input_2_0_0_V    |     array    |
|input_2_1_0_V_address0     | out |    3|  ap_memory |     input_2_1_0_V    |     array    |
|input_2_1_0_V_ce0          | out |    1|  ap_memory |     input_2_1_0_V    |     array    |
|input_2_1_0_V_q0           |  in |    8|  ap_memory |     input_2_1_0_V    |     array    |
|input_2_2_0_V_address0     | out |    3|  ap_memory |     input_2_2_0_V    |     array    |
|input_2_2_0_V_ce0          | out |    1|  ap_memory |     input_2_2_0_V    |     array    |
|input_2_2_0_V_q0           |  in |    8|  ap_memory |     input_2_2_0_V    |     array    |
|input_2_3_0_V_address0     | out |    3|  ap_memory |     input_2_3_0_V    |     array    |
|input_2_3_0_V_ce0          | out |    1|  ap_memory |     input_2_3_0_V    |     array    |
|input_2_3_0_V_q0           |  in |    8|  ap_memory |     input_2_3_0_V    |     array    |
|input_3_0_0_V_address0     | out |    3|  ap_memory |     input_3_0_0_V    |     array    |
|input_3_0_0_V_ce0          | out |    1|  ap_memory |     input_3_0_0_V    |     array    |
|input_3_0_0_V_q0           |  in |    8|  ap_memory |     input_3_0_0_V    |     array    |
|input_3_1_0_V_address0     | out |    3|  ap_memory |     input_3_1_0_V    |     array    |
|input_3_1_0_V_ce0          | out |    1|  ap_memory |     input_3_1_0_V    |     array    |
|input_3_1_0_V_q0           |  in |    8|  ap_memory |     input_3_1_0_V    |     array    |
|input_3_2_0_V_address0     | out |    3|  ap_memory |     input_3_2_0_V    |     array    |
|input_3_2_0_V_ce0          | out |    1|  ap_memory |     input_3_2_0_V    |     array    |
|input_3_2_0_V_q0           |  in |    8|  ap_memory |     input_3_2_0_V    |     array    |
|input_3_3_0_V_address0     | out |    3|  ap_memory |     input_3_3_0_V    |     array    |
|input_3_3_0_V_ce0          | out |    1|  ap_memory |     input_3_3_0_V    |     array    |
|input_3_3_0_V_q0           |  in |    8|  ap_memory |     input_3_3_0_V    |     array    |
|output_0_V_address0        | out |    7|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce0             | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we0             | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d0              | out |   38|  ap_memory |      output_0_V      |     array    |
|output_0_V_q0              |  in |   38|  ap_memory |      output_0_V      |     array    |
|output_0_V_address1        | out |    7|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce1             | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we1             | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d1              | out |   38|  ap_memory |      output_0_V      |     array    |
|scales_0_V_read            |  in |   38|   ap_none  |    scales_0_V_read   |    scalar    |
|packed_weights_0_address0  | out |   10|  ap_memory |   packed_weights_0   |     array    |
|packed_weights_0_ce0       | out |    1|  ap_memory |   packed_weights_0   |     array    |
|packed_weights_0_q0        |  in |    8|  ap_memory |   packed_weights_0   |     array    |
|packed_weights_1_address0  | out |   10|  ap_memory |   packed_weights_1   |     array    |
|packed_weights_1_ce0       | out |    1|  ap_memory |   packed_weights_1   |     array    |
|packed_weights_1_q0        |  in |    8|  ap_memory |   packed_weights_1   |     array    |
|packed_weights_2_address0  | out |   10|  ap_memory |   packed_weights_2   |     array    |
|packed_weights_2_ce0       | out |    1|  ap_memory |   packed_weights_2   |     array    |
|packed_weights_2_q0        |  in |    8|  ap_memory |   packed_weights_2   |     array    |
|packed_weights_3_address0  | out |   10|  ap_memory |   packed_weights_3   |     array    |
|packed_weights_3_ce0       | out |    1|  ap_memory |   packed_weights_3   |     array    |
|packed_weights_3_q0        |  in |    8|  ap_memory |   packed_weights_3   |     array    |
|w_scale_V                  |  in |   26|   ap_none  |       w_scale_V      |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

