#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 11 15:47:40 2023
# Process ID: 5152
# Current directory: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23420 C:\Users\XTYAO\Desktop\551Final\EC551Project\EC551_project\EC551_project.xpr
# Log file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/vivado.log
# Journal file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project\vivado.jou
# Running On: Adelia-laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/iamge2.mem w ]
add_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/iamge2.mem
launch_simulation -simset [get_filesets sim_4 ]
export_ip_user_files -of_objects  [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/hdl/BRAM_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/hdl/BRAM_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM/BRAM.bd] -top
add_files -norecurse c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/hdl/BRAM_wrapper.v
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM/BRAM.bd]
export_ip_user_files -of_objects [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM/BRAM.bd] -directory C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.ip_user_files -ipstatic_source_dir C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.cache/compile_simlib/modelsim} {questa=C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.cache/compile_simlib/questa} {riviera=C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.cache/compile_simlib/riviera} {activehdl=C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_4 ]
source comprehensive_testbench_v3.tcl
current_wave_config {Untitled 1}
add_wave {{/comprehensive_testbench_v3/top}} 
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property target_constrs_file C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_run impl_1
set_property target_constrs_file C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc [current_fileset -constrset]
set_property target_constrs_file C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc [current_fileset -constrset]
set_property is_enabled false [get_files  C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs BRAM_blk_mem_gen_0_0_synth_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/bd/BRAM/BRAM.bd]
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_sim
