;redcode
;assert 1
	SPL 0, <365
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SPL 2, <10
	JMN @12, #206
	SUB 0, 1
	CMP -209, <-120
	CMP @121, 103
	DJN 0, 0
	MOV -7, <-20
	SUB 100, 40
	SUB 100, 40
	SUB 100, 40
	SUB 100, 40
	MOV -7, <-20
	SLT 0, 0
	SUB 100, 40
	SUB #32, 0
	JMP <121, 106
	SUB @121, 103
	SLT 721, 0
	SLT 20, 12
	SLT 0, 0
	ADD 3, 650
	SUB 100, 40
	JMP <121, 106
	SUB #12, @206
	JMP @72, #200
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP 2, <10
	SUB @127, 106
	SUB @127, 106
	JMP -7, @-20
	SUB #32, 0
	SUB @0, @2
	SUB @127, 106
	SUB 0, 10
	SUB 0, 10
	SPL -1, @-20
	MOV -1, <-20
	SUB @121, 101
	CMP -209, <-120
	ADD 270, 60
	CMP -209, <-120
	CMP -209, <-120
	MOV -1, <-20
