// Seed: 184928138
module module_0 (
    output supply0 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri0 id_4[-1 : -1],
    output supply0 id_5,
    input tri id_6,
    output wor id_7,
    output supply0 id_8,
    output wor id_9,
    output wor id_10["" : 1],
    output wire id_11,
    output tri0 id_12
);
  assign id_0 = id_3 == 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  tri1  id_2
    , id_4
);
  assign id_4 = id_2;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
