Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.180_2.140_20240103\src\IP\tx_vid_fifo.ip --block-symbol-file --output-directory=G:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.180_2.140_20240103\src\IP\tx_vid_fifo --family="Arria 10" --part=10AX032H4F34E3SG
: tx_vid_fifo.fifo_0: Targeting device family: Arria 10.
: tx_vid_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: tx_vid_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: tx_vid_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: tx_vid_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.180_2.140_20240103\src\IP\tx_vid_fifo.ip --synthesis=VERILOG --output-directory=G:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.180_2.140_20240103\src\IP\tx_vid_fifo --family="Arria 10" --part=10AX032H4F34E3SG
: tx_vid_fifo.fifo_0: Targeting device family: Arria 10.
: tx_vid_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: tx_vid_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: tx_vid_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: tx_vid_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: tx_vid_fifo: "Transforming system: tx_vid_fifo"
Info: tx_vid_fifo: "Naming system components in system: tx_vid_fifo"
Info: tx_vid_fifo: "Processing generation queue"
Info: tx_vid_fifo: "Generating: tx_vid_fifo"
Info: tx_vid_fifo: "Generating: tx_vid_fifo_fifo_181_dmhz7fq"
Info: tx_vid_fifo: Done "tx_vid_fifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in tx_vid_fifo. No files generated.
Info: Finished: Generate IP Core Documentation
