# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project MAJOR
_lite/17.1/MAJOR
# Loading project MAJOR
