                   SYNTHESIS REPORT
====================Information====================
commit date: Tue_Oct_12_16:53:22_2021_+0800
top_name: ysyx_210195
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:911: The symbol 'rw_ready' is not defined. (VER-956)
2. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1680: net symbol i_ctrlid_ecall_en has already been defined. (VER-262)
3. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1681: net symbol i_ctrlid_mret_en has already been defined. (VER-262)
4. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1733: net symbol conflict_op1 has already been defined. (VER-262)
5. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1734: net symbol conflict_op2 has already been defined. (VER-262)
6. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1786: net symbol o_id_rd_w_ena has already been defined. (VER-262)
7. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1787: net symbol o_id_rd_w_addr has already been defined. (VER-262)
8. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1797: net symbol o_ctrlid_wb_sel has already been defined. (VER-262)
9. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1803: net symbol o_ifif_pc_out has already been defined. (VER-262)
10. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1937: net symbol i_ctrlexe_load_clint_en has already been defined. (VER-262)
11. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1970: net symbol i_csrunit_csr_r_ena has already been defined. (VER-262)
12. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:1996: net symbol o_ififif_pc_out has already been defined. (VER-262)
13. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2005: net symbol o_idid_rd_w_ena has already been defined. (VER-262)
14. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2006: net symbol o_idid_rd_w_addr has already been defined. (VER-262)
15. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2010: net symbol o_ctrlidctrlid_wb_sel has already been defined. (VER-262)
16. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2014: net symbol o_exe_data has already been defined. (VER-262)
17. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2019: net symbol o_csrunit_csr_r_ena has already been defined. (VER-262)
18. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2020: net symbol o_csrunit_csr_r_data has already been defined. (VER-262)
19. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2023: net symbol o_ctrlexe_load_clint_en has already been defined. (VER-262)
20. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210195.v:2026: net symbol o_clint_load_data has already been defined. (VER-262)
21. Error:  Too many errors; can't continue. (VER-40)
22. Error: divide by zero
Warnings
1. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
2. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
3. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
4. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
5. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
6. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
7. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
8. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
9. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
10. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
11. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
12. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
13. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
14. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
15. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
16. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
17. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
18. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
19. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
20. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
21. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
22. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
23. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
24. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
25. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
26. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
27. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
28. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
29. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
30. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
31. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
32. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
33. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
34. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
35. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
36. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
37. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
38. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
39. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
40. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
41. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
42. Warning: Cannot find the design 'ysyx_210195_cpu' in the library 'WORK'. (LBR-1)
43. Warning: Cannot find the design 'ysyx_210195_clint_reg' in the library 'WORK'. (LBR-1)
44. Warning: Unable to resolve reference 'ysyx_210195_cpu' in 'ysyx_210195'. (LINK-5)
45. Warning: Unable to resolve reference 'ysyx_210195_clint_reg' in 'ysyx_210195'. (LINK-5)
46. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
47. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
48. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
49. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
50. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
51. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
52. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
53. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
54. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
55. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
56. Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 22 Error(s), 56 Warning(s) ******
#========================================================================
# Area
#========================================================================
total  std  mem  ipio  sub_harden
0.0    0.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std  mem  ipio  sub_harden
0      2    0    0     0 
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210195
Date   : Tue Oct 12 19:06:26 2021
****************************************
    No libraries used.
Number of ports:                          519
Number of nets:                           520
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2
Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                     0.000000
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
ysyx_210195                          0.0000      0.0    0.0000     0.0000  0.0000  ysyx_210195
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                   0.0000     0.0000  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210195' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210195
Date   : Tue Oct 12 19:06:26 2021
****************************************
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210195_cpu/aw_valid_o (internal pin)
  Endpoint: io_master_awvalid
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  ysyx_210195_cpu/aw_valid_o (ysyx_210195_cpu)          0.0000    0.0000     0.0000 r
  io_master_awvalid (net)                       1                 0.0000     0.0000 r
  io_master_awvalid (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
  Startpoint: ysyx_210195_cpu/aw_addr_o[31] (internal pin)
  Endpoint: io_master_awaddr[31]
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  ysyx_210195_cpu/aw_addr_o[31] (ysyx_210195_cpu)       0.0000    0.0000     0.0000 r
  io_master_awaddr[31] (net)                    1                 0.0000     0.0000 r
  io_master_awaddr[31] (out)                            0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
  Startpoint: ysyx_210195_cpu/aw_addr_o[30] (internal pin)
  Endpoint: io_master_awaddr[30]
            (output port)
  Path Group: (none)
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  ysyx_210195_cpu/aw_addr_o[30] (ysyx_210195_cpu)       0.0000    0.0000     0.0000 r
  io_master_awaddr[30] (net)                    1                 0.0000     0.0000 r
  io_master_awaddr[30] (out)                            0.0000    0.0000     0.0000 r
  data arrival time                                                          0.0000
  ------------------------------------------------------------------------------------
  (Path is unconstrained)
