{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 01:24:16 2002 " "Info: Processing started: Tue Jan 01 01:24:16 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_cpu -c exp_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_cpu -c exp_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[0\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[0\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[2\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[2\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[6\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[6\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[7\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[7\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[3\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[3\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[5\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[5\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[4\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[4\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[1\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[1\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[4\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[4\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[5\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[5\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[7\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[7\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "exe_unit:G_EXE\|c_z_j_flag~35 " "Info: Detected gated clock \"exe_unit:G_EXE\|c_z_j_flag~35\" as buffer" {  } { { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 20 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "exe_unit:G_EXE\|c_z_j_flag~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|state.s3 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|state.s3\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[6\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[6\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "memory_unit:G_MEMORY\|R_W_Memory_proc~10 " "Info: Detected gated clock \"memory_unit:G_MEMORY\|R_W_Memory_proc~10\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|state.s2 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|state.s2\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instru_fetch:G_INSTRU_FETCH\|IR\[0\] register regfile:G_REGFILE\|reg:Areg02\|q_output\[4\] 31.88 MHz 31.368 ns Internal " "Info: Clock \"clk\" has Internal fmax of 31.88 MHz between source register \"instru_fetch:G_INSTRU_FETCH\|IR\[0\]\" and destination register \"regfile:G_REGFILE\|reg:Areg02\|q_output\[4\]\" (period= 31.368 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.654 ns + Longest register register " "Info: + Longest register to register delay is 15.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 1 REG LCFF_X36_Y6_N21 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y6_N21; Fanout = 19; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(0.615 ns) 3.351 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~116 2 COMB LCCOMB_X36_Y8_N22 1 " "Info: 2: + IC(2.736 ns) + CELL(0.615 ns) = 3.351 ns; Loc. = LCCOMB_X36_Y8_N22; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~116'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "3.351 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.651 ns) 5.137 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~117 3 COMB LCCOMB_X36_Y6_N28 4 " "Info: 3: + IC(1.135 ns) + CELL(0.651 ns) = 5.137 ns; Loc. = LCCOMB_X36_Y6_N28; Fanout = 4; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~117'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.786 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.596 ns) 7.504 ns exe_unit:G_EXE\|add~270 4 COMB LCCOMB_X35_Y8_N4 2 " "Info: 4: + IC(1.771 ns) + CELL(0.596 ns) = 7.504 ns; Loc. = LCCOMB_X35_Y8_N4; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~270'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.367 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.590 ns exe_unit:G_EXE\|add~274 5 COMB LCCOMB_X35_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 7.590 ns; Loc. = LCCOMB_X35_Y8_N6; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~274'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.086 ns" { exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.096 ns exe_unit:G_EXE\|add~277 6 COMB LCCOMB_X35_Y8_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 8.096 ns; Loc. = LCCOMB_X35_Y8_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~277'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.506 ns" { exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~277 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.206 ns) 9.714 ns exe_unit:G_EXE\|result\[4\]~1579 7 COMB LCCOMB_X36_Y7_N30 1 " "Info: 7: + IC(1.412 ns) + CELL(0.206 ns) = 9.714 ns; Loc. = LCCOMB_X36_Y7_N30; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|result\[4\]~1579'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.618 ns" { exe_unit:G_EXE|add~277 exe_unit:G_EXE|result[4]~1579 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.624 ns) 10.710 ns exe_unit:G_EXE\|result\[4\]~1580 8 COMB LCCOMB_X36_Y7_N16 2 " "Info: 8: + IC(0.372 ns) + CELL(0.624 ns) = 10.710 ns; Loc. = LCCOMB_X36_Y7_N16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[4\]~1580'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.996 ns" { exe_unit:G_EXE|result[4]~1579 exe_unit:G_EXE|result[4]~1580 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.370 ns) 12.148 ns memory_unit:G_MEMORY\|DR_data_out\[4\]~884 9 COMB LCCOMB_X36_Y6_N12 4 " "Info: 9: + IC(1.068 ns) + CELL(0.370 ns) = 12.148 ns; Loc. = LCCOMB_X36_Y6_N12; Fanout = 4; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[4\]~884'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.438 ns" { exe_unit:G_EXE|result[4]~1580 memory_unit:G_MEMORY|DR_data_out[4]~884 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.046 ns) + CELL(0.460 ns) 15.654 ns regfile:G_REGFILE\|reg:Areg02\|q_output\[4\] 10 REG LCFF_X36_Y8_N17 3 " "Info: 10: + IC(3.046 ns) + CELL(0.460 ns) = 15.654 ns; Loc. = LCFF_X36_Y8_N17; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg02\|q_output\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "3.506 ns" { memory_unit:G_MEMORY|DR_data_out[4]~884 regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.114 ns ( 26.28 % ) " "Info: Total cell delay = 4.114 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.540 ns ( 73.72 % ) " "Info: Total interconnect delay = 11.540 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "15.654 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~277 exe_unit:G_EXE|result[4]~1579 exe_unit:G_EXE|result[4]~1580 memory_unit:G_MEMORY|DR_data_out[4]~884 regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "15.654 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~277 exe_unit:G_EXE|result[4]~1579 exe_unit:G_EXE|result[4]~1580 memory_unit:G_MEMORY|DR_data_out[4]~884 regfile:G_REGFILE|reg:Areg02|q_output[4] } { 0.000ns 2.736ns 1.135ns 1.771ns 0.000ns 0.000ns 1.412ns 0.372ns 1.068ns 3.046ns } { 0.000ns 0.615ns 0.651ns 0.596ns 0.086ns 0.506ns 0.206ns 0.624ns 0.370ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.234 ns - Smallest " "Info: - Smallest clock skew is 0.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.464 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.970 ns) 3.179 ns instru_fetch:G_INSTRU_FETCH\|state.s3 3 REG LCFF_X38_Y8_N23 5 " "Info: 3: + IC(1.050 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X38_Y8_N23; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|state.s3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.020 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.000 ns) 5.750 ns instru_fetch:G_INSTRU_FETCH\|state.s3~clkctrl 4 COMB CLKCTRL_G15 42 " "Info: 4: + IC(2.571 ns) + CELL(0.000 ns) = 5.750 ns; Loc. = CLKCTRL_G15; Fanout = 42; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|state.s3~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.571 ns" { instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.666 ns) 7.464 ns regfile:G_REGFILE\|reg:Areg02\|q_output\[4\] 5 REG LCFF_X36_Y8_N17 3 " "Info: 5: + IC(1.048 ns) + CELL(0.666 ns) = 7.464 ns; Loc. = LCFF_X36_Y8_N17; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg02\|q_output\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.714 ns" { instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 35.58 % ) " "Info: Total cell delay = 2.656 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.808 ns ( 64.42 % ) " "Info: Total interconnect delay = 4.808 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.464 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.464 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.571ns 1.048ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.230 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.970 ns) 3.179 ns instru_fetch:G_INSTRU_FETCH\|state.s2 3 REG LCFF_X38_Y8_N15 3 " "Info: 3: + IC(1.050 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X38_Y8_N15; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|state.s2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.020 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.000 ns) 5.500 ns instru_fetch:G_INSTRU_FETCH\|state.s2~clkctrl 4 COMB CLKCTRL_G12 8 " "Info: 4: + IC(2.321 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|state.s2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.321 ns" { instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.666 ns) 7.230 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 5 REG LCFF_X36_Y6_N21 19 " "Info: 5: + IC(1.064 ns) + CELL(0.666 ns) = 7.230 ns; Loc. = LCFF_X36_Y6_N21; Fanout = 19; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.730 ns" { instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 36.74 % ) " "Info: Total cell delay = 2.656 ns ( 36.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.574 ns ( 63.26 % ) " "Info: Total interconnect delay = 4.574 ns ( 63.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.230 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.230 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.321ns 1.064ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.464 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.464 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.571ns 1.048ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.230 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.230 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.321ns 1.064ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "15.654 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~277 exe_unit:G_EXE|result[4]~1579 exe_unit:G_EXE|result[4]~1580 memory_unit:G_MEMORY|DR_data_out[4]~884 regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "15.654 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~277 exe_unit:G_EXE|result[4]~1579 exe_unit:G_EXE|result[4]~1580 memory_unit:G_MEMORY|DR_data_out[4]~884 regfile:G_REGFILE|reg:Areg02|q_output[4] } { 0.000ns 2.736ns 1.135ns 1.771ns 0.000ns 0.000ns 1.412ns 0.372ns 1.068ns 3.046ns } { 0.000ns 0.615ns 0.651ns 0.596ns 0.086ns 0.506ns 0.206ns 0.624ns 0.370ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.464 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.464 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg02|q_output[4] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.571ns 1.048ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.230 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.230 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.321ns 1.064ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memory_unit:G_MEMORY\|data_read\[7\] OB\[7\] clk 3.720 ns register " "Info: tsu for register \"memory_unit:G_MEMORY\|data_read\[7\]\" (data pin = \"OB\[7\]\", clock pin = \"clk\") is 3.720 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.714 ns + Longest pin register " "Info: + Longest pin to register delay is 9.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[7\] 1 PIN PIN_231 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_231; Fanout = 1; PIN Node = 'OB\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[7] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns OB\[7\]~0 2 COMB IOC_X7_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X7_Y27_N2; Fanout = 1; COMB Node = 'OB\[7\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.914 ns" { OB[7] OB[7]~0 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.150 ns) + CELL(0.650 ns) 9.714 ns memory_unit:G_MEMORY\|data_read\[7\] 3 REG LCCOMB_X37_Y7_N24 3 " "Info: 3: + IC(8.150 ns) + CELL(0.650 ns) = 9.714 ns; Loc. = LCCOMB_X37_Y7_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "8.800 ns" { OB[7]~0 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.564 ns ( 16.10 % ) " "Info: Total cell delay = 1.564 ns ( 16.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.150 ns ( 83.90 % ) " "Info: Total interconnect delay = 8.150 ns ( 83.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "9.714 ns" { OB[7] OB[7]~0 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.714 ns" { OB[7] OB[7]~0 memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 8.150ns } { 0.000ns 0.914ns 0.650ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.525 ns + " "Info: + Micro setup delay of destination is 1.525 ns" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.519 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.970 ns) 3.179 ns instru_fetch:G_INSTRU_FETCH\|state.s3 3 REG LCFF_X38_Y8_N23 5 " "Info: 3: + IC(1.050 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X38_Y8_N23; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|state.s3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.020 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.572 ns memory_unit:G_MEMORY\|R_W_Memory_proc~10 4 COMB LCCOMB_X38_Y8_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.393 ns) = 3.572 ns; Loc. = LCCOMB_X38_Y8_N22; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.393 ns" { instru_fetch:G_INSTRU_FETCH|state.s3 memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.000 ns) 5.734 ns memory_unit:G_MEMORY\|R_W_Memory_proc~10clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(2.162 ns) + CELL(0.000 ns) = 5.734 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.162 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.206 ns) 7.519 ns memory_unit:G_MEMORY\|data_read\[7\] 6 REG LCCOMB_X37_Y7_N24 3 " "Info: 6: + IC(1.579 ns) + CELL(0.206 ns) = 7.519 ns; Loc. = LCCOMB_X37_Y7_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.785 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 34.43 % ) " "Info: Total cell delay = 2.589 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.930 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.519 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.519 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 0.139ns 1.050ns 0.000ns 2.162ns 1.579ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "9.714 ns" { OB[7] OB[7]~0 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.714 ns" { OB[7] OB[7]~0 memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 8.150ns } { 0.000ns 0.914ns 0.650ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.519 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.519 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 0.139ns 1.050ns 0.000ns 2.162ns 1.579ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AR\[6\] regfile:G_REGFILE\|reg:Areg00\|q_output\[6\] 24.275 ns register " "Info: tco from clock \"clk\" to destination pin \"AR\[6\]\" through register \"regfile:G_REGFILE\|reg:Areg00\|q_output\[6\]\" is 24.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.464 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.970 ns) 3.179 ns instru_fetch:G_INSTRU_FETCH\|state.s3 3 REG LCFF_X38_Y8_N23 5 " "Info: 3: + IC(1.050 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X38_Y8_N23; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|state.s3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.020 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.000 ns) 5.750 ns instru_fetch:G_INSTRU_FETCH\|state.s3~clkctrl 4 COMB CLKCTRL_G15 42 " "Info: 4: + IC(2.571 ns) + CELL(0.000 ns) = 5.750 ns; Loc. = CLKCTRL_G15; Fanout = 42; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|state.s3~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.571 ns" { instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.666 ns) 7.464 ns regfile:G_REGFILE\|reg:Areg00\|q_output\[6\] 5 REG LCFF_X36_Y8_N13 3 " "Info: 5: + IC(1.048 ns) + CELL(0.666 ns) = 7.464 ns; Loc. = LCFF_X36_Y8_N13; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg00\|q_output\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.714 ns" { instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg00|q_output[6] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 35.58 % ) " "Info: Total cell delay = 2.656 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.808 ns ( 64.42 % ) " "Info: Total interconnect delay = 4.808 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.464 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg00|q_output[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.464 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg00|q_output[6] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.571ns 1.048ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.507 ns + Longest register pin " "Info: + Longest register to pin delay is 16.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regfile:G_REGFILE\|reg:Areg00\|q_output\[6\] 1 REG LCFF_X36_Y8_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y8_N13; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg00\|q_output\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { regfile:G_REGFILE|reg:Areg00|q_output[6] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.772 ns) + CELL(0.651 ns) 3.423 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[6\]~124 2 COMB LCCOMB_X36_Y6_N14 1 " "Info: 2: + IC(2.772 ns) + CELL(0.651 ns) = 3.423 ns; Loc. = LCCOMB_X36_Y6_N14; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[6\]~124'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "3.423 ns" { regfile:G_REGFILE|reg:Areg00|q_output[6] regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 5.085 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[6\]~125 3 COMB LCCOMB_X35_Y7_N6 4 " "Info: 3: + IC(1.456 ns) + CELL(0.206 ns) = 5.085 ns; Loc. = LCCOMB_X35_Y7_N6; Fanout = 4; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[6\]~125'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.662 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.651 ns) 8.283 ns exe_unit:G_EXE\|Mem_Addr\[6\]~128 4 COMB LCCOMB_X37_Y9_N6 1 " "Info: 4: + IC(2.547 ns) + CELL(0.651 ns) = 8.283 ns; Loc. = LCCOMB_X37_Y9_N6; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[6\]~128'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "3.198 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 exe_unit:G_EXE|Mem_Addr[6]~128 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.650 ns) 9.316 ns exe_unit:G_EXE\|Mem_Addr\[6\]~129 5 COMB LCCOMB_X37_Y9_N0 1 " "Info: 5: + IC(0.383 ns) + CELL(0.650 ns) = 9.316 ns; Loc. = LCCOMB_X37_Y9_N0; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[6\]~129'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.033 ns" { exe_unit:G_EXE|Mem_Addr[6]~128 exe_unit:G_EXE|Mem_Addr[6]~129 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.165 ns) + CELL(3.026 ns) 16.507 ns AR\[6\] 6 PIN PIN_42 0 " "Info: 6: + IC(4.165 ns) + CELL(3.026 ns) = 16.507 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'AR\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.191 ns" { exe_unit:G_EXE|Mem_Addr[6]~129 AR[6] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.184 ns ( 31.40 % ) " "Info: Total cell delay = 5.184 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.323 ns ( 68.60 % ) " "Info: Total interconnect delay = 11.323 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "16.507 ns" { regfile:G_REGFILE|reg:Areg00|q_output[6] regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 exe_unit:G_EXE|Mem_Addr[6]~128 exe_unit:G_EXE|Mem_Addr[6]~129 AR[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.507 ns" { regfile:G_REGFILE|reg:Areg00|q_output[6] regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 exe_unit:G_EXE|Mem_Addr[6]~128 exe_unit:G_EXE|Mem_Addr[6]~129 AR[6] } { 0.000ns 2.772ns 1.456ns 2.547ns 0.383ns 4.165ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.650ns 3.026ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.464 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg00|q_output[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.464 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s3 instru_fetch:G_INSTRU_FETCH|state.s3~clkctrl regfile:G_REGFILE|reg:Areg00|q_output[6] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.571ns 1.048ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "16.507 ns" { regfile:G_REGFILE|reg:Areg00|q_output[6] regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 exe_unit:G_EXE|Mem_Addr[6]~128 exe_unit:G_EXE|Mem_Addr[6]~129 AR[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.507 ns" { regfile:G_REGFILE|reg:Areg00|q_output[6] regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~124 regfile:G_REGFILE|mux_4_to_1:muxB|output[6]~125 exe_unit:G_EXE|Mem_Addr[6]~128 exe_unit:G_EXE|Mem_Addr[6]~129 AR[6] } { 0.000ns 2.772ns 1.456ns 2.547ns 0.383ns 4.165ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.650ns 3.026ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[1\] reg_content\[2\] 19.850 ns Longest " "Info: Longest tpd from source pin \"reg_sel\[1\]\" to destination pin \"reg_content\[2\]\" is 19.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reg_sel\[1\] 1 PIN PIN_114 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_114; Fanout = 20; PIN Node = 'reg_sel\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { reg_sel[1] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.505 ns) + CELL(0.206 ns) 8.565 ns Mux~1893 2 COMB LCCOMB_X37_Y6_N6 1 " "Info: 2: + IC(7.505 ns) + CELL(0.206 ns) = 8.565 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 1; COMB Node = 'Mux~1893'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "7.711 ns" { reg_sel[1] Mux~1893 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 9.123 ns Mux~1894 3 COMB LCCOMB_X37_Y6_N2 1 " "Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 9.123 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 1; COMB Node = 'Mux~1894'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.558 ns" { Mux~1893 Mux~1894 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.651 ns) 10.864 ns Mux~1895 4 COMB LCCOMB_X38_Y7_N14 1 " "Info: 4: + IC(1.090 ns) + CELL(0.651 ns) = 10.864 ns; Loc. = LCCOMB_X38_Y7_N14; Fanout = 1; COMB Node = 'Mux~1895'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.741 ns" { Mux~1894 Mux~1895 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 11.601 ns Mux~1896 5 COMB LCCOMB_X38_Y7_N24 1 " "Info: 5: + IC(0.371 ns) + CELL(0.366 ns) = 11.601 ns; Loc. = LCCOMB_X38_Y7_N24; Fanout = 1; COMB Node = 'Mux~1896'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.737 ns" { Mux~1895 Mux~1896 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.615 ns) 14.057 ns Mux~1897 6 COMB LCCOMB_X35_Y2_N24 1 " "Info: 6: + IC(1.841 ns) + CELL(0.615 ns) = 14.057 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Mux~1897'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.456 ns" { Mux~1896 Mux~1897 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(3.146 ns) 19.850 ns reg_content\[2\] 7 PIN PIN_84 0 " "Info: 7: + IC(2.647 ns) + CELL(3.146 ns) = 19.850 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'reg_content\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "5.793 ns" { Mux~1897 reg_content[2] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.044 ns ( 30.45 % ) " "Info: Total cell delay = 6.044 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.806 ns ( 69.55 % ) " "Info: Total interconnect delay = 13.806 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "19.850 ns" { reg_sel[1] Mux~1893 Mux~1894 Mux~1895 Mux~1896 Mux~1897 reg_content[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "19.850 ns" { reg_sel[1] reg_sel[1]~combout Mux~1893 Mux~1894 Mux~1895 Mux~1896 Mux~1897 reg_content[2] } { 0.000ns 0.000ns 7.505ns 0.352ns 1.090ns 0.371ns 1.841ns 2.647ns } { 0.000ns 0.854ns 0.206ns 0.206ns 0.651ns 0.366ns 0.615ns 3.146ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "memory_unit:G_MEMORY\|data_read\[2\] OB\[2\] clk 5.320 ns register " "Info: th for register \"memory_unit:G_MEMORY\|data_read\[2\]\" (data pin = \"OB\[2\]\", clock pin = \"clk\") is 5.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.320 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.970 ns) 3.179 ns instru_fetch:G_INSTRU_FETCH\|state.s2 3 REG LCFF_X38_Y8_N15 3 " "Info: 3: + IC(1.050 ns) + CELL(0.970 ns) = 3.179 ns; Loc. = LCFF_X38_Y8_N15; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|state.s2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.020 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.000 ns) 5.500 ns instru_fetch:G_INSTRU_FETCH\|state.s2~clkctrl 4 COMB CLKCTRL_G12 8 " "Info: 4: + IC(2.321 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|state.s2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.321 ns" { instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.970 ns) 7.526 ns instru_fetch:G_INSTRU_FETCH\|IR\[7\] 5 REG LCFF_X37_Y7_N25 20 " "Info: 5: + IC(1.056 ns) + CELL(0.970 ns) = 7.526 ns; Loc. = LCFF_X37_Y7_N25; Fanout = 20; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.026 ns" { instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[7] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.606 ns) 8.618 ns exe_unit:G_EXE\|c_z_j_flag~35 6 COMB LCCOMB_X37_Y7_N16 5 " "Info: 6: + IC(0.486 ns) + CELL(0.606 ns) = 8.618 ns; Loc. = LCCOMB_X37_Y7_N16; Fanout = 5; COMB Node = 'exe_unit:G_EXE\|c_z_j_flag~35'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.092 ns" { instru_fetch:G_INSTRU_FETCH|IR[7] exe_unit:G_EXE|c_z_j_flag~35 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.646 ns) 10.372 ns memory_unit:G_MEMORY\|R_W_Memory_proc~10 7 COMB LCCOMB_X38_Y8_N22 1 " "Info: 7: + IC(1.108 ns) + CELL(0.646 ns) = 10.372 ns; Loc. = LCCOMB_X38_Y8_N22; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.754 ns" { exe_unit:G_EXE|c_z_j_flag~35 memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.000 ns) 12.534 ns memory_unit:G_MEMORY\|R_W_Memory_proc~10clkctrl 8 COMB CLKCTRL_G4 8 " "Info: 8: + IC(2.162 ns) + CELL(0.000 ns) = 12.534 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "2.162 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.206 ns) 14.320 ns memory_unit:G_MEMORY\|data_read\[2\] 9 REG LCCOMB_X37_Y8_N18 3 " "Info: 9: + IC(1.580 ns) + CELL(0.206 ns) = 14.320 ns; Loc. = LCCOMB_X37_Y8_N18; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.786 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 30.85 % ) " "Info: Total cell delay = 4.418 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.902 ns ( 69.15 % ) " "Info: Total interconnect delay = 9.902 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "14.320 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[7] exe_unit:G_EXE|c_z_j_flag~35 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.320 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[7] exe_unit:G_EXE|c_z_j_flag~35 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.321ns 1.056ns 0.486ns 1.108ns 2.162ns 1.580ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.606ns 0.646ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[2\] 1 PIN PIN_236 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_236; Fanout = 1; PIN Node = 'OB\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[2] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OB\[2\]~5 2 COMB IOC_X1_Y27_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOC_X1_Y27_N1; Fanout = 1; COMB Node = 'OB\[2\]~5'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.854 ns" { OB[2] OB[2]~5 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.780 ns) + CELL(0.366 ns) 9.000 ns memory_unit:G_MEMORY\|data_read\[2\] 3 REG LCCOMB_X37_Y8_N18 3 " "Info: 3: + IC(7.780 ns) + CELL(0.366 ns) = 9.000 ns; Loc. = LCCOMB_X37_Y8_N18; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "8.146 ns" { OB[2]~5 memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 13.56 % ) " "Info: Total cell delay = 1.220 ns ( 13.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.780 ns ( 86.44 % ) " "Info: Total interconnect delay = 7.780 ns ( 86.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "9.000 ns" { OB[2] OB[2]~5 memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.000 ns" { OB[2] OB[2]~5 memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 7.780ns } { 0.000ns 0.854ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "14.320 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[7] exe_unit:G_EXE|c_z_j_flag~35 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.320 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|state.s2 instru_fetch:G_INSTRU_FETCH|state.s2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[7] exe_unit:G_EXE|c_z_j_flag~35 memory_unit:G_MEMORY|R_W_Memory_proc~10 memory_unit:G_MEMORY|R_W_Memory_proc~10clkctrl memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 0.139ns 1.050ns 2.321ns 1.056ns 0.486ns 1.108ns 2.162ns 1.580ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.606ns 0.646ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "9.000 ns" { OB[2] OB[2]~5 memory_unit:G_MEMORY|data_read[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.000 ns" { OB[2] OB[2]~5 memory_unit:G_MEMORY|data_read[2] } { 0.000ns 0.000ns 7.780ns } { 0.000ns 0.854ns 0.366ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 01:24:17 2002 " "Info: Processing ended: Tue Jan 01 01:24:17 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
