

================================================================
== Vitis HLS Report for 'pyramidal_hs'
================================================================
* Date:           Thu Dec 18 21:18:57 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.823 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1412689|  1412689|  25.178 ms|  25.178 ms|  1412690|  1412690|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-------------------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |      Interval     |      Pipeline     |
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |   min   |   max   |        Type       |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-------------------+
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164     |pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2     |     2058|     2058|  20.580 us|  20.580 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188    |pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23    |     2050|     2050|  20.500 us|  20.500 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198   |pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2   |      268|      268|   2.680 us|   2.680 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238  |pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24  |      259|      259|   2.590 us|   2.590 us|        0|        0|  loop pipeline stp|
        |grp_compute_derivatives_fu_248                                     |compute_derivatives                                     |    12290|    12290|   0.123 ms|   0.123 ms|        0|        0|  loop pipeline stp|
        |grp_compute_derivatives_16_fu_262                                  |compute_derivatives_16                                  |      267|      267|   2.670 us|   2.670 us|        0|        0|  loop pipeline stp|
        |grp_compute_derivatives_32_fu_292                                  |compute_derivatives_32                                  |     1037|     1037|  10.370 us|  10.370 us|        0|        0|  loop pipeline stp|
        |grp_horn_schunck_16_fu_324                                         |horn_schunck_16                                         |    55207|    55207|   0.958 ms|   0.958 ms|    55207|    55207|                 no|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358   |pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2   |     1034|     1034|  10.340 us|  10.340 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386  |pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25  |     1034|     1034|  10.340 us|  10.340 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414   |pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2   |     1034|     1034|  10.340 us|  10.340 us|        0|        0|  loop pipeline stp|
        |grp_horn_schunck_32_fu_442                                         |horn_schunck_32                                         |   252066|   252066|   4.373 ms|   4.373 ms|   252066|   252066|                 no|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476   |pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2   |     4105|     4105|  41.050 us|  41.050 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494  |pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26  |     4105|     4105|  41.050 us|  41.050 us|        0|        0|  loop pipeline stp|
        |grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512   |pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4   |     4098|     4098|  40.980 us|  40.980 us|        0|        0|  loop pipeline stp|
        |grp_horn_schunck_64_fu_520                                         |horn_schunck_64                                         |  1079741|  1079741|  19.244 ms|  19.244 ms|  1079741|  1079741|                 no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      10|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    53|    28173|   28587|    -|
|Memory               |       42|     -|      432|     225|    0|
|Multiplexer          |        -|     -|        0|    3628|    -|
|Register             |        -|     -|       36|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       42|    53|    28641|   32450|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     1|        4|       9|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|        2|       4|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_derivatives_fu_248                                     |compute_derivatives                                     |        0|   0|   123|   683|    0|
    |grp_compute_derivatives_16_fu_262                                  |compute_derivatives_16                                  |        0|  16|  1101|  1612|    0|
    |grp_compute_derivatives_32_fu_292                                  |compute_derivatives_32                                  |        0|  18|  1431|  1779|    0|
    |grp_horn_schunck_16_fu_324                                         |horn_schunck_16                                         |        0|   6|  7496|  7299|    0|
    |grp_horn_schunck_32_fu_442                                         |horn_schunck_32                                         |        0|   6|  7234|  6291|    0|
    |grp_horn_schunck_64_fu_520                                         |horn_schunck_64                                         |        0|   6|  6529|  5488|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198   |pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2   |        0|   0|   687|  1230|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238  |pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24  |        0|   0|    75|   309|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358   |pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2   |        0|   0|   706|   605|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386  |pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25  |        0|   0|   706|   605|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476   |pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2   |        0|   0|   419|   457|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494  |pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26  |        0|   0|   419|   457|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414   |pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2   |        0|   0|   467|   475|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512   |pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4   |        0|   0|    54|   191|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164     |pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2     |        0|   1|   666|   759|    0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188    |pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23    |        0|   0|    60|   347|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|  53| 28173| 28587|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                         Memory                                         |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |It32_U                                                                                  |It32_RAM_AUTO_1R1W                                                                |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |Ix16_U                                                                                  |Ix16_RAM_AUTO_1R1W                                                                |        1|   0|   0|    0|   256|   16|     1|         4096|
    |Iy16_U                                                                                  |Ix16_RAM_AUTO_1R1W                                                                |        1|   0|   0|    0|   256|   16|     1|         4096|
    |Ix32_U                                                                                  |Ix32_RAM_AUTO_1R1W                                                                |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |Iy32_U                                                                                  |Ix32_RAM_AUTO_1R1W                                                                |        1|   0|   0|    0|  1024|   16|     1|        16384|
    |Ix64_U                                                                                  |Ix64_RAM_AUTO_1R1W                                                                |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |Iy64_U                                                                                  |Ix64_RAM_AUTO_1R1W                                                                |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |It64_U                                                                                  |Ix64_RAM_AUTO_1R1W                                                                |        4|   0|   0|    0|  4096|   16|     1|        65536|
    |img2_16_U                                                                               |img2_16_RAM_AUTO_1R1W                                                             |        1|   0|   0|    0|   256|   16|     1|         4096|
    |It16_U                                                                                  |img2_16_RAM_AUTO_1R1W                                                             |        1|   0|   0|    0|   256|   16|     1|         4096|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa  |        1|   0|   0|    0|   176|   16|     1|         2816|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U     |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb  |        1|   0|   0|    0|   121|   16|     1|         1936|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U   |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM  |        0|  16|   9|    0|    36|   16|     1|          576|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde  |        0|  32|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U  |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy  |        0|  16|  12|    0|    48|   16|     1|          768|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U                        |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W      |        1|   0|   0|    0|   512|   16|     1|         8192|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U                          |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W      |        1|   0|   0|    0|   512|   16|     1|         8192|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                                   |                                                                                  |       42| 432| 225|    0| 21509|  864|    54|       344144|
    +----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                              Name                                             | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |It16_address0                                                                                  |  14|          3|    8|         24|
    |It16_ce0                                                                                       |  14|          3|    1|          3|
    |It16_we0                                                                                       |   9|          2|    1|          2|
    |It32_address0                                                                                  |  14|          3|   10|         30|
    |It32_ce0                                                                                       |  14|          3|    1|          3|
    |It32_we0                                                                                       |   9|          2|    1|          2|
    |It64_address0                                                                                  |  14|          3|   12|         36|
    |It64_ce0                                                                                       |  14|          3|    1|          3|
    |It64_we0                                                                                       |   9|          2|    1|          2|
    |Ix16_address0                                                                                  |  14|          3|    8|         24|
    |Ix16_ce0                                                                                       |  14|          3|    1|          3|
    |Ix16_ce1                                                                                       |   9|          2|    1|          2|
    |Ix16_we0                                                                                       |   9|          2|    1|          2|
    |Ix16_we1                                                                                       |   9|          2|    1|          2|
    |Ix32_address0                                                                                  |  14|          3|   10|         30|
    |Ix32_ce0                                                                                       |  14|          3|    1|          3|
    |Ix32_ce1                                                                                       |   9|          2|    1|          2|
    |Ix32_we0                                                                                       |   9|          2|    1|          2|
    |Ix32_we1                                                                                       |   9|          2|    1|          2|
    |Ix64_address0                                                                                  |  14|          3|   12|         36|
    |Ix64_ce0                                                                                       |  14|          3|    1|          3|
    |Ix64_we0                                                                                       |   9|          2|    1|          2|
    |Iy16_address0                                                                                  |  14|          3|    8|         24|
    |Iy16_ce0                                                                                       |  14|          3|    1|          3|
    |Iy16_ce1                                                                                       |   9|          2|    1|          2|
    |Iy16_we0                                                                                       |   9|          2|    1|          2|
    |Iy16_we1                                                                                       |   9|          2|    1|          2|
    |Iy32_address0                                                                                  |  14|          3|   10|         30|
    |Iy32_ce0                                                                                       |  14|          3|    1|          3|
    |Iy32_ce1                                                                                       |   9|          2|    1|          2|
    |Iy32_we0                                                                                       |   9|          2|    1|          2|
    |Iy32_we1                                                                                       |   9|          2|    1|          2|
    |Iy64_address0                                                                                  |  14|          3|   12|         36|
    |Iy64_ce0                                                                                       |  14|          3|    1|          3|
    |Iy64_we0                                                                                       |   9|          2|    1|          2|
    |ap_NS_fsm                                                                                      |  88|         21|    1|         21|
    |img1_address0                                                                                  |  14|          3|   12|         36|
    |img1_address1                                                                                  |  14|          3|   12|         36|
    |img1_ce0                                                                                       |  14|          3|    1|          3|
    |img1_ce1                                                                                       |  14|          3|    1|          3|
    |img2_16_address0                                                                               |  14|          3|    8|         24|
    |img2_16_ce0                                                                                    |  14|          3|    1|          3|
    |img2_16_we0                                                                                    |   9|          2|    1|          2|
    |img2_address0                                                                                  |  14|          3|   12|         36|
    |img2_ce0                                                                                       |  14|          3|    1|          3|
    |img2_ce1                                                                                       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0  |  26|          5|    8|         40|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1  |  14|          3|    8|         24|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0       |  26|          5|    1|          5|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0        |  20|          4|   16|         64|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0       |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0  |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0       |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0       |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0   |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0        |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0   |  14|          3|    6|         18|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0        |  14|          3|    1|          3|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0        |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0     |  20|          4|    7|         28|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0          |  20|          4|    1|          4|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1          |   9|          2|    1|          2|
    |p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0          |   9|          2|    1|          2|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0                        |  20|          4|    9|         36|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0                             |  20|          4|    1|          4|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1                             |   9|          2|    1|          2|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0                             |   9|          2|    1|          2|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0                          |  20|          4|    9|         36|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0                               |  20|          4|    1|          4|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1                               |   9|          2|    1|          2|
    |pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0                               |   9|          2|    1|          2|
    |u_address0                                                                                     |  20|          4|   12|         48|
    |u_address1                                                                                     |  14|          3|   12|         36|
    |u_ce0                                                                                          |  20|          4|    1|          4|
    |u_ce1                                                                                          |  14|          3|    1|          3|
    |u_d0                                                                                           |  14|          3|   16|         48|
    |u_we0                                                                                          |  14|          3|    1|          3|
    |u_we1                                                                                          |   9|          2|    1|          2|
    |v_address0                                                                                     |  20|          4|   12|         48|
    |v_address1                                                                                     |  14|          3|   12|         36|
    |v_ce0                                                                                          |  20|          4|    1|          4|
    |v_ce1                                                                                          |  14|          3|    1|          3|
    |v_d0                                                                                           |  14|          3|   16|         48|
    |v_we0                                                                                          |  14|          3|    1|          3|
    |v_we1                                                                                          |   9|          2|    1|          2|
    +-----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                          |3628|        757|  915|       3225|
    +-----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  20|   0|   20|          0|
    |grp_compute_derivatives_16_fu_262_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_compute_derivatives_32_fu_292_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_compute_derivatives_fu_248_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_horn_schunck_16_fu_324_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_horn_schunck_32_fu_442_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_horn_schunck_64_fu_520_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg   |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg  |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg   |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg  |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg   |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg   |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg   |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg    |   1|   0|    1|          0|
    |grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg     |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  36|   0|   36|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  pyramidal_hs|  return value|
|img1_address0  |  out|   12|   ap_memory|          img1|         array|
|img1_ce0       |  out|    1|   ap_memory|          img1|         array|
|img1_q0        |   in|   16|   ap_memory|          img1|         array|
|img1_address1  |  out|   12|   ap_memory|          img1|         array|
|img1_ce1       |  out|    1|   ap_memory|          img1|         array|
|img1_q1        |   in|   16|   ap_memory|          img1|         array|
|img2_address0  |  out|   12|   ap_memory|          img2|         array|
|img2_ce0       |  out|    1|   ap_memory|          img2|         array|
|img2_q0        |   in|   16|   ap_memory|          img2|         array|
|img2_address1  |  out|   12|   ap_memory|          img2|         array|
|img2_ce1       |  out|    1|   ap_memory|          img2|         array|
|img2_q1        |   in|   16|   ap_memory|          img2|         array|
|u_address0     |  out|   12|   ap_memory|             u|         array|
|u_ce0          |  out|    1|   ap_memory|             u|         array|
|u_we0          |  out|    1|   ap_memory|             u|         array|
|u_d0           |  out|   16|   ap_memory|             u|         array|
|u_q0           |   in|   16|   ap_memory|             u|         array|
|u_address1     |  out|   12|   ap_memory|             u|         array|
|u_ce1          |  out|    1|   ap_memory|             u|         array|
|u_we1          |  out|    1|   ap_memory|             u|         array|
|u_d1           |  out|   16|   ap_memory|             u|         array|
|u_q1           |   in|   16|   ap_memory|             u|         array|
|v_address0     |  out|   12|   ap_memory|             v|         array|
|v_ce0          |  out|    1|   ap_memory|             v|         array|
|v_we0          |  out|    1|   ap_memory|             v|         array|
|v_d0           |  out|   16|   ap_memory|             v|         array|
|v_q0           |   in|   16|   ap_memory|             v|         array|
|v_address1     |  out|   12|   ap_memory|             v|         array|
|v_ce1          |  out|    1|   ap_memory|             v|         array|
|v_we1          |  out|    1|   ap_memory|             v|         array|
|v_d1           |  out|   16|   ap_memory|             v|         array|
|v_q1           |   in|   16|   ap_memory|             v|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2, i16 %img1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23, i16 %img2, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2, i16 %img1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [1/2] (2.12ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23, i16 %img2, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 2.12> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i16 %img2_16"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln68 = call void @compute_derivatives, i16 %img1, i16 %img2, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/pyramidal_hs.cpp:68]   --->   Operation 27 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i16 %img2_16"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 30 [1/2] (2.15ns)   --->   "%call_ln68 = call void @compute_derivatives, i16 %img1, i16 %img2, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/pyramidal_hs.cpp:68]   --->   Operation 30 'call' 'call_ln68' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln34 = call void @compute_derivatives_16, i16 %Ix16, i16 %Iy16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i16 %img2_16, i16 %It16" [../HS_hls/src/pyramidal_hs.cpp:34]   --->   Operation 31 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln51 = call void @compute_derivatives_32, i16 %Ix32, i16 %Iy32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i16 %It32" [../HS_hls/src/pyramidal_hs.cpp:51]   --->   Operation 32 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln34 = call void @compute_derivatives_16, i16 %Ix16, i16 %Iy16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i16 %img2_16, i16 %It16" [../HS_hls/src/pyramidal_hs.cpp:34]   --->   Operation 33 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln51 = call void @compute_derivatives_32, i16 %Ix32, i16 %Iy32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i16 %It32" [../HS_hls/src/pyramidal_hs.cpp:51]   --->   Operation 34 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln35 = call void @horn_schunck_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i16 %Ix16, i16 %Iy16, i16 %It16" [../HS_hls/src/pyramidal_hs.cpp:35]   --->   Operation 35 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.74>
ST_8 : Operation 36 [1/2] (0.74ns)   --->   "%call_ln35 = call void @horn_schunck_16, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i16 %Ix16, i16 %Iy16, i16 %It16" [../HS_hls/src/pyramidal_hs.cpp:35]   --->   Operation 36 'call' 'call_ln35' <Predicate = true> <Delay = 0.74> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln52 = call void @horn_schunck_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i16 %Ix32, i16 %Iy32, i16 %It32" [../HS_hls/src/pyramidal_hs.cpp:52]   --->   Operation 43 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.74>
ST_14 : Operation 44 [1/2] (0.74ns)   --->   "%call_ln52 = call void @horn_schunck_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i16 %Ix32, i16 %Iy32, i16 %It32" [../HS_hls/src/pyramidal_hs.cpp:52]   --->   Operation 44 'call' 'call_ln52' <Predicate = true> <Delay = 0.74> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, i16 %u, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26, i16 %v, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, i16 %u, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26, i16 %v, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4, i16 %u, i16 %v"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 50 [1/2] (2.15ns)   --->   "%call_ln0 = call void @pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4, i16 %u, i16 %v"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln69 = call void @horn_schunck_64, i16 %u, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/pyramidal_hs.cpp:69]   --->   Operation 51 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.74>
ST_20 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [../HS_hls/src/pyramidal_hs.cpp:6]   --->   Operation 52 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %img1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %img2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %u"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %v"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/2] (0.74ns)   --->   "%call_ln69 = call void @horn_schunck_64, i16 %u, i16 %v, i16 %Ix64, i16 %Iy64, i16 %It64" [../HS_hls/src/pyramidal_hs.cpp:69]   --->   Operation 61 'call' 'call_ln69' <Predicate = true> <Delay = 0.74> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [../HS_hls/src/pyramidal_hs.cpp:70]   --->   Operation 62 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ img2_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Ix16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ Iy16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ It16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Ix32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ Iy32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ It32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Ix64]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Iy64]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ It64]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln68         (call         ) [ 000000000000000000000]
call_ln34         (call         ) [ 000000000000000000000]
call_ln51         (call         ) [ 000000000000000000000]
call_ln35         (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln52         (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
spectopmodule_ln6 (spectopmodule) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
call_ln69         (call         ) [ 000000000000000000000]
ret_ln70          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="img2_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Ix16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix16"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Iy16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy16"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="It16">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="Ix32">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix32"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="Iy32">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy32"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="It32">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It32"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="Ix64">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix64"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="Iy64">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy64"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="It64">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It64"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_derivatives"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_derivatives_16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_derivatives_32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horn_schunck_16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horn_schunck_32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horn_schunck_64"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="16" slack="0"/>
<pin id="169" dir="0" index="4" bw="16" slack="0"/>
<pin id="170" dir="0" index="5" bw="16" slack="0"/>
<pin id="171" dir="0" index="6" bw="16" slack="0"/>
<pin id="172" dir="0" index="7" bw="16" slack="0"/>
<pin id="173" dir="0" index="8" bw="16" slack="0"/>
<pin id="174" dir="0" index="9" bw="16" slack="0"/>
<pin id="175" dir="0" index="10" bw="16" slack="0"/>
<pin id="176" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="0" index="3" bw="16" slack="0"/>
<pin id="203" dir="0" index="4" bw="16" slack="0"/>
<pin id="204" dir="0" index="5" bw="16" slack="0"/>
<pin id="205" dir="0" index="6" bw="16" slack="0"/>
<pin id="206" dir="0" index="7" bw="16" slack="0"/>
<pin id="207" dir="0" index="8" bw="16" slack="0"/>
<pin id="208" dir="0" index="9" bw="16" slack="0"/>
<pin id="209" dir="0" index="10" bw="16" slack="0"/>
<pin id="210" dir="0" index="11" bw="16" slack="0"/>
<pin id="211" dir="0" index="12" bw="16" slack="0"/>
<pin id="212" dir="0" index="13" bw="16" slack="0"/>
<pin id="213" dir="0" index="14" bw="16" slack="0"/>
<pin id="214" dir="0" index="15" bw="16" slack="0"/>
<pin id="215" dir="0" index="16" bw="16" slack="0"/>
<pin id="216" dir="0" index="17" bw="16" slack="0"/>
<pin id="217" dir="0" index="18" bw="16" slack="0"/>
<pin id="218" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="0"/>
<pin id="242" dir="0" index="3" bw="16" slack="0"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_compute_derivatives_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="0" index="3" bw="16" slack="0"/>
<pin id="253" dir="0" index="4" bw="16" slack="0"/>
<pin id="254" dir="0" index="5" bw="16" slack="0"/>
<pin id="255" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_compute_derivatives_16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="16" slack="0"/>
<pin id="267" dir="0" index="4" bw="16" slack="0"/>
<pin id="268" dir="0" index="5" bw="16" slack="0"/>
<pin id="269" dir="0" index="6" bw="16" slack="0"/>
<pin id="270" dir="0" index="7" bw="16" slack="0"/>
<pin id="271" dir="0" index="8" bw="16" slack="0"/>
<pin id="272" dir="0" index="9" bw="16" slack="0"/>
<pin id="273" dir="0" index="10" bw="16" slack="0"/>
<pin id="274" dir="0" index="11" bw="16" slack="0"/>
<pin id="275" dir="0" index="12" bw="16" slack="0"/>
<pin id="276" dir="0" index="13" bw="16" slack="0"/>
<pin id="277" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_compute_derivatives_32_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="0" index="3" bw="16" slack="0"/>
<pin id="297" dir="0" index="4" bw="16" slack="0"/>
<pin id="298" dir="0" index="5" bw="16" slack="0"/>
<pin id="299" dir="0" index="6" bw="16" slack="0"/>
<pin id="300" dir="0" index="7" bw="16" slack="0"/>
<pin id="301" dir="0" index="8" bw="16" slack="0"/>
<pin id="302" dir="0" index="9" bw="16" slack="0"/>
<pin id="303" dir="0" index="10" bw="16" slack="0"/>
<pin id="304" dir="0" index="11" bw="16" slack="0"/>
<pin id="305" dir="0" index="12" bw="16" slack="0"/>
<pin id="306" dir="0" index="13" bw="16" slack="0"/>
<pin id="307" dir="0" index="14" bw="16" slack="0"/>
<pin id="308" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_horn_schunck_16_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="0" index="3" bw="16" slack="0"/>
<pin id="329" dir="0" index="4" bw="16" slack="0"/>
<pin id="330" dir="0" index="5" bw="16" slack="0"/>
<pin id="331" dir="0" index="6" bw="16" slack="0"/>
<pin id="332" dir="0" index="7" bw="16" slack="0"/>
<pin id="333" dir="0" index="8" bw="16" slack="0"/>
<pin id="334" dir="0" index="9" bw="16" slack="0"/>
<pin id="335" dir="0" index="10" bw="16" slack="0"/>
<pin id="336" dir="0" index="11" bw="16" slack="0"/>
<pin id="337" dir="0" index="12" bw="16" slack="0"/>
<pin id="338" dir="0" index="13" bw="16" slack="0"/>
<pin id="339" dir="0" index="14" bw="16" slack="0"/>
<pin id="340" dir="0" index="15" bw="16" slack="0"/>
<pin id="341" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="0" index="3" bw="16" slack="0"/>
<pin id="363" dir="0" index="4" bw="16" slack="0"/>
<pin id="364" dir="0" index="5" bw="16" slack="0"/>
<pin id="365" dir="0" index="6" bw="16" slack="0"/>
<pin id="366" dir="0" index="7" bw="16" slack="0"/>
<pin id="367" dir="0" index="8" bw="16" slack="0"/>
<pin id="368" dir="0" index="9" bw="16" slack="0"/>
<pin id="369" dir="0" index="10" bw="16" slack="0"/>
<pin id="370" dir="0" index="11" bw="16" slack="0"/>
<pin id="371" dir="0" index="12" bw="16" slack="0"/>
<pin id="372" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="0" index="3" bw="16" slack="0"/>
<pin id="391" dir="0" index="4" bw="16" slack="0"/>
<pin id="392" dir="0" index="5" bw="16" slack="0"/>
<pin id="393" dir="0" index="6" bw="16" slack="0"/>
<pin id="394" dir="0" index="7" bw="16" slack="0"/>
<pin id="395" dir="0" index="8" bw="16" slack="0"/>
<pin id="396" dir="0" index="9" bw="16" slack="0"/>
<pin id="397" dir="0" index="10" bw="16" slack="0"/>
<pin id="398" dir="0" index="11" bw="16" slack="0"/>
<pin id="399" dir="0" index="12" bw="16" slack="0"/>
<pin id="400" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="16" slack="0"/>
<pin id="418" dir="0" index="3" bw="16" slack="0"/>
<pin id="419" dir="0" index="4" bw="16" slack="0"/>
<pin id="420" dir="0" index="5" bw="16" slack="0"/>
<pin id="421" dir="0" index="6" bw="16" slack="0"/>
<pin id="422" dir="0" index="7" bw="16" slack="0"/>
<pin id="423" dir="0" index="8" bw="16" slack="0"/>
<pin id="424" dir="0" index="9" bw="16" slack="0"/>
<pin id="425" dir="0" index="10" bw="16" slack="0"/>
<pin id="426" dir="0" index="11" bw="16" slack="0"/>
<pin id="427" dir="0" index="12" bw="16" slack="0"/>
<pin id="428" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_horn_schunck_32_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="16" slack="0"/>
<pin id="446" dir="0" index="3" bw="16" slack="0"/>
<pin id="447" dir="0" index="4" bw="16" slack="0"/>
<pin id="448" dir="0" index="5" bw="16" slack="0"/>
<pin id="449" dir="0" index="6" bw="16" slack="0"/>
<pin id="450" dir="0" index="7" bw="16" slack="0"/>
<pin id="451" dir="0" index="8" bw="16" slack="0"/>
<pin id="452" dir="0" index="9" bw="16" slack="0"/>
<pin id="453" dir="0" index="10" bw="16" slack="0"/>
<pin id="454" dir="0" index="11" bw="16" slack="0"/>
<pin id="455" dir="0" index="12" bw="16" slack="0"/>
<pin id="456" dir="0" index="13" bw="16" slack="0"/>
<pin id="457" dir="0" index="14" bw="16" slack="0"/>
<pin id="458" dir="0" index="15" bw="16" slack="0"/>
<pin id="459" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="0" index="3" bw="16" slack="0"/>
<pin id="481" dir="0" index="4" bw="16" slack="0"/>
<pin id="482" dir="0" index="5" bw="16" slack="0"/>
<pin id="483" dir="0" index="6" bw="16" slack="0"/>
<pin id="484" dir="0" index="7" bw="16" slack="0"/>
<pin id="485" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="0" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="16" slack="0"/>
<pin id="498" dir="0" index="3" bw="16" slack="0"/>
<pin id="499" dir="0" index="4" bw="16" slack="0"/>
<pin id="500" dir="0" index="5" bw="16" slack="0"/>
<pin id="501" dir="0" index="6" bw="16" slack="0"/>
<pin id="502" dir="0" index="7" bw="16" slack="0"/>
<pin id="503" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="0" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="0" index="2" bw="16" slack="0"/>
<pin id="516" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_horn_schunck_64_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="0" index="3" bw="16" slack="0"/>
<pin id="525" dir="0" index="4" bw="16" slack="0"/>
<pin id="526" dir="0" index="5" bw="16" slack="0"/>
<pin id="527" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="116" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="194"><net_src comp="118" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="219"><net_src comp="120" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="198" pin=8"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="198" pin=9"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="198" pin=10"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="198" pin=11"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="198" pin=12"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="198" pin=13"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="198" pin=14"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="198" pin=15"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="198" pin=16"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="198" pin=17"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="198" pin=18"/></net>

<net id="244"><net_src comp="122" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="256"><net_src comp="124" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="110" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="260"><net_src comp="112" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="278"><net_src comp="126" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="262" pin=6"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="262" pin=8"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="262" pin=9"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="262" pin=10"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="262" pin=11"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="262" pin=12"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="262" pin=13"/></net>

<net id="309"><net_src comp="128" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="292" pin=7"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="292" pin=8"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="292" pin=9"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="292" pin=10"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="292" pin=11"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="292" pin=12"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="292" pin=13"/></net>

<net id="323"><net_src comp="108" pin="0"/><net_sink comp="292" pin=14"/></net>

<net id="342"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="324" pin=6"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="324" pin=7"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="324" pin=8"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="324" pin=9"/></net>

<net id="352"><net_src comp="74" pin="0"/><net_sink comp="324" pin=10"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="324" pin=11"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="324" pin=12"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="324" pin=13"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="324" pin=14"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="324" pin=15"/></net>

<net id="373"><net_src comp="132" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="374"><net_src comp="80" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="358" pin=4"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="358" pin=5"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="358" pin=6"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="358" pin=7"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="358" pin=8"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="358" pin=9"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="358" pin=10"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="358" pin=11"/></net>

<net id="385"><net_src comp="90" pin="0"/><net_sink comp="358" pin=12"/></net>

<net id="401"><net_src comp="134" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="386" pin=6"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="386" pin=7"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="386" pin=8"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="386" pin=9"/></net>

<net id="411"><net_src comp="98" pin="0"/><net_sink comp="386" pin=10"/></net>

<net id="412"><net_src comp="100" pin="0"/><net_sink comp="386" pin=11"/></net>

<net id="413"><net_src comp="102" pin="0"/><net_sink comp="386" pin=12"/></net>

<net id="429"><net_src comp="136" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="431"><net_src comp="92" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="434"><net_src comp="86" pin="0"/><net_sink comp="414" pin=5"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="414" pin=6"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="414" pin=7"/></net>

<net id="437"><net_src comp="94" pin="0"/><net_sink comp="414" pin=8"/></net>

<net id="438"><net_src comp="96" pin="0"/><net_sink comp="414" pin=9"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="414" pin=10"/></net>

<net id="440"><net_src comp="100" pin="0"/><net_sink comp="414" pin=11"/></net>

<net id="441"><net_src comp="102" pin="0"/><net_sink comp="414" pin=12"/></net>

<net id="460"><net_src comp="138" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="463"><net_src comp="82" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="464"><net_src comp="84" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="442" pin=5"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="442" pin=6"/></net>

<net id="467"><net_src comp="90" pin="0"/><net_sink comp="442" pin=7"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="442" pin=8"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="442" pin=9"/></net>

<net id="470"><net_src comp="98" pin="0"/><net_sink comp="442" pin=10"/></net>

<net id="471"><net_src comp="100" pin="0"/><net_sink comp="442" pin=11"/></net>

<net id="472"><net_src comp="102" pin="0"/><net_sink comp="442" pin=12"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="442" pin=13"/></net>

<net id="474"><net_src comp="106" pin="0"/><net_sink comp="442" pin=14"/></net>

<net id="475"><net_src comp="108" pin="0"/><net_sink comp="442" pin=15"/></net>

<net id="486"><net_src comp="140" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="80" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="476" pin=4"/></net>

<net id="491"><net_src comp="86" pin="0"/><net_sink comp="476" pin=5"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="476" pin=6"/></net>

<net id="493"><net_src comp="90" pin="0"/><net_sink comp="476" pin=7"/></net>

<net id="504"><net_src comp="142" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="6" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="94" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="494" pin=4"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="494" pin=5"/></net>

<net id="510"><net_src comp="100" pin="0"/><net_sink comp="494" pin=6"/></net>

<net id="511"><net_src comp="102" pin="0"/><net_sink comp="494" pin=7"/></net>

<net id="517"><net_src comp="144" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="4" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="6" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="528"><net_src comp="146" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="4" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="6" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="110" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="532"><net_src comp="112" pin="0"/><net_sink comp="520" pin=4"/></net>

<net id="533"><net_src comp="114" pin="0"/><net_sink comp="520" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {15 16 17 18 19 20 }
	Port: v | {15 16 17 18 19 20 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 | {1 2 }
	Port: pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1 | {1 2 }
	Port: pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64 | {1 2 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10 | {3 4 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9 | {3 4 }
	Port: img2_16 | {3 4 }
	Port: Ix16 | {5 6 }
	Port: Iy16 | {5 6 }
	Port: It16 | {5 6 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24 | {7 8 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {9 10 11 12 13 14 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {9 10 11 12 13 14 }
	Port: Ix32 | {5 6 }
	Port: Iy32 | {5 6 }
	Port: It32 | {5 6 }
	Port: Ix64 | {3 4 }
	Port: Iy64 | {3 4 }
	Port: It64 | {3 4 }
 - Input state : 
	Port: pyramidal_hs : img1 | {1 2 3 4 }
	Port: pyramidal_hs : img2 | {1 2 3 4 }
	Port: pyramidal_hs : u | {17 18 19 20 }
	Port: pyramidal_hs : v | {17 18 19 20 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 | {3 4 5 6 }
	Port: pyramidal_hs : pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1 | {3 4 5 6 }
	Port: pyramidal_hs : pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64 | {3 4 5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10 | {5 6 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9 | {5 6 }
	Port: pyramidal_hs : img2_16 | {5 6 }
	Port: pyramidal_hs : Ix16 | {7 8 }
	Port: pyramidal_hs : Iy16 | {7 8 }
	Port: pyramidal_hs : It16 | {7 8 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24 | {7 8 9 10 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {11 12 13 14 15 16 }
	Port: pyramidal_hs : Ix32 | {13 14 }
	Port: pyramidal_hs : Iy32 | {13 14 }
	Port: pyramidal_hs : It32 | {13 14 }
	Port: pyramidal_hs : Ix64 | {19 20 }
	Port: pyramidal_hs : Iy64 | {19 20 }
	Port: pyramidal_hs : It64 | {19 20 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164  |    1    | 3.04914 |   395   |   501   |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188  |    0    | 1.13714 |   104   |   249   |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 |    0    | 11.1903 |   527   |   1074  |
|          | grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 |    0    |  1.912  |   209   |   267   |
|          |                   grp_compute_derivatives_fu_248                  |    0    | 3.48186 |   169   |   547   |
|          |                 grp_compute_derivatives_16_fu_262                 |    16   |  8.012  |   567   |   1390  |
|          |                 grp_compute_derivatives_32_fu_292                 |    18   |  10.88  |   765   |   1515  |
|   call   |                     grp_horn_schunck_16_fu_324                    |    6    | 17.1024 |   7634  |   6238  |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 |    0    |  3.346  |   282   |   368   |
|          | grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 |    0    |  3.346  |   282   |   368   |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 |    0    |  6.214  |   263   |   420   |
|          |                     grp_horn_schunck_32_fu_442                    |    6    | 16.6244 |   7665  |   6125  |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 |    0    |  3.346  |   200   |   316   |
|          | grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 |    0    |  3.346  |   200   |   316   |
|          |  grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 |    0    |  0.956  |    51   |   133   |
|          |                     grp_horn_schunck_64_fu_520                    |    6    |  8.921  |   6748  |   5159  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    53   | 102.864 |  26061  |  24986  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                        It16                                        |    1   |    0   |    0   |    0   |
|                                        It32                                        |    1   |    0   |    0   |    0   |
|                                        It64                                        |    4   |    0   |    0   |    0   |
|                                        Ix16                                        |    1   |    0   |    0   |    0   |
|                                        Ix32                                        |    1   |    0   |    0   |    0   |
|                                        Ix64                                        |    4   |    0   |    0   |    0   |
|                                        Iy16                                        |    1   |    0   |    0   |    0   |
|                                        Iy32                                        |    1   |    0   |    0   |    0   |
|                                        Iy64                                        |    4   |    0   |    0   |    0   |
|                                       img2_16                                      |    1   |    0   |    0   |    0   |
|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 |    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17|    0   |   16   |    9   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25|    0   |   32   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27|    0   |   32   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29|    0   |   32   |   12   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37|    0   |   32   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39|    0   |   32   |   12   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4|    1   |    0   |    0   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40|    0   |   16   |   12   |    0   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41|    0   |   32   |   12   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5|    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6|    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7|    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8|    1   |    0   |    0   |    0   |
| p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9|    0   |   16   |    9   |    0   |
|            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64            |    1   |    0   |    0   |    0   |
|           pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1           |    1   |    0   |    0   |    0   |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                        Total                                       |   42   |   432  |   225  |    0   |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   53   |   102  |  26061 |  24986 |    -   |
|   Memory  |   42   |    -   |    -   |   432  |   225  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   42   |   53   |   102  |  26493 |  25211 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
