/*
 * This is the t19x specific component of the new SID dt-binding.
 */

#define TEGRA_SID_RCE		0x2a	/* 42 */
#define TEGRA_SID_RCE_1X	0x2b	/* 43 */

#define TEGRA_SID_RCE_VM1	0x2a	/* 42 */
#define TEGRA_SID_RCE_VM1_1X	0x2b	/* 43 */

#define TEGRA_SID_RCE_VM2	0x2d	/* 45 */
#define TEGRA_SID_RCE_VM2_1X	0x2e	/* 46 */

#define TEGRA_SID_MIU		0x50	/* 80 */

#define TEGRA_SID_NVDLA0	0x51	/* 81 */
#define TEGRA_SID_NVDLA1	0x52	/* 82 */

#define TEGRA_SID_PVA0		0x53	/* 83 */
#define TEGRA_SID_PVA1		0x54	/* 84 */

#define TEGRA_SID_NVENC1	0x55	/* 85 */

#define TEGRA_SID_PCIE0		0x56	/* 86 */
#define TEGRA_SID_PCIE1		0x57	/* 87 */
#define TEGRA_SID_PCIE2		0x58	/* 88 */
#define TEGRA_SID_PCIE3		0x59	/* 89 */
#define TEGRA_SID_PCIE4		0x5A	/* 90 */
#define TEGRA_SID_PCIE5		0x5B	/* 91 */

#define TEGRA_SID_NVDEC1	0x5C	/* 92 */

/* Falcon task descriptors */
#define TEGRA_SID_RCE_VM0	0x5D	/* 93 */
#define TEGRA_SID_VIFALC	0x5E	/* 94 */
#define TEGRA_SID_ISPFALC	0x5F	/* 95 */

#define TEGRA_SID_RCE_VM3	0x60	/* 96 */
#define TEGRA_SID_RCE_VM3_1X	0x61	/* 97 */
