Running: xsim.dir/tb_sr_latch_and_flipflop_behav/xsimk.exe -simmode gui -wdb tb_sr_latch_and_flipflop_behav.wdb -simrunnum 0 -socket 62107
Design successfully loaded
Design Loading Memory Usage: 10816 KB (Peak: 10816 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 12124 KB (Peak: 12124 KB)
Simulation CPU Usage: 108 ms
