<!doctype html>
<html>
<head>
<title>DPDMA_GBL (DPDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___dpdma.html")>DPDMA Module</a> &gt; DPDMA_GBL (DPDMA) Register</p><h1>DPDMA_GBL (DPDMA) Register</h1>
<h2>DPDMA_GBL (DPDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DPDMA_GBL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000104</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4C0104 (DPDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Global control register provides control to start or redirect any channel</td></tr>
</table>
<p></p>
<h2>DPDMA_GBL (DPDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:12</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reseved for future use</td></tr>
<tr valign=top><td>RTRG_CH5</td><td class="center">11</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 5 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>RTRG_CH4</td><td class="center">10</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 4 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>RTRG_CH3</td><td class="center"> 9</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 3 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>RTRG_CH2</td><td class="center"> 8</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 2 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>RTRG_CH1</td><td class="center"> 7</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 1 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>RTRG_CH0</td><td class="center"> 6</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can redirect channel 0 by writing 1<br/>to this bit.<br/>Instead of using NEXT ADDRESS at the end of FRAME, DPDMA uses start address to fetch the next descriptor if this bit is written (hardware has a internal sticky copy). This is self clearing bit.</td></tr>
<tr valign=top><td>TRG_CH5</td><td class="center"> 5</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 5 by writing 1 to this bit</td></tr>
<tr valign=top><td>TRG_CH4</td><td class="center"> 4</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 4 by writing 1 to this bit</td></tr>
<tr valign=top><td>TRG_CH3</td><td class="center"> 3</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 3 by writing 1 to this bit</td></tr>
<tr valign=top><td>TRG_CH2</td><td class="center"> 2</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 2 by writing 1 to this bit</td></tr>
<tr valign=top><td>TRG_CH1</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 1 by writing 1 to this bit</td></tr>
<tr valign=top><td>TRG_CH0</td><td class="center"> 0</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Software can start operation on Channel 0 by writing 1 to this bit</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>