diff -ur gcc-9.2.0.orig/libgcc/config/i386/sol2-unwind.h gcc-9.2.0/libgcc/config/i386/sol2-unwind.h
--- gcc-9.2.0.orig/libgcc/config/i386/sol2-unwind.h	2020-02-18 13:02:21.854061388 +0000
+++ gcc-9.2.0/libgcc/config/i386/sol2-unwind.h	2020-02-18 13:09:10.135506689 +0000
@@ -207,7 +207,7 @@
   else
     return _URC_END_OF_STACK;
 
-  new_cfa = mctx->gregs[UESP];
+  new_cfa = mctx->gregs[REG32_UESP];
 
   fs->regs.cfa_how = CFA_REG_OFFSET;
   fs->regs.cfa_reg = 4;
@@ -215,21 +215,21 @@
 
   /* The SVR4 register numbering macros aren't usable in libgcc.  */
   fs->regs.reg[0].how = REG_SAVED_OFFSET;
-  fs->regs.reg[0].loc.offset = (long)&mctx->gregs[EAX] - new_cfa;
+  fs->regs.reg[0].loc.offset = (long)&mctx->gregs[REG32_EAX] - new_cfa;
   fs->regs.reg[3].how = REG_SAVED_OFFSET;
-  fs->regs.reg[3].loc.offset = (long)&mctx->gregs[EBX] - new_cfa;
+  fs->regs.reg[3].loc.offset = (long)&mctx->gregs[REG32_EBX] - new_cfa;
   fs->regs.reg[1].how = REG_SAVED_OFFSET;
-  fs->regs.reg[1].loc.offset = (long)&mctx->gregs[ECX] - new_cfa;
+  fs->regs.reg[1].loc.offset = (long)&mctx->gregs[REG32_ECX] - new_cfa;
   fs->regs.reg[2].how = REG_SAVED_OFFSET;
-  fs->regs.reg[2].loc.offset = (long)&mctx->gregs[EDX] - new_cfa;
+  fs->regs.reg[2].loc.offset = (long)&mctx->gregs[REG32_EDX] - new_cfa;
   fs->regs.reg[6].how = REG_SAVED_OFFSET;
-  fs->regs.reg[6].loc.offset = (long)&mctx->gregs[ESI] - new_cfa;
+  fs->regs.reg[6].loc.offset = (long)&mctx->gregs[REG32_ESI] - new_cfa;
   fs->regs.reg[7].how = REG_SAVED_OFFSET;
-  fs->regs.reg[7].loc.offset = (long)&mctx->gregs[EDI] - new_cfa;
+  fs->regs.reg[7].loc.offset = (long)&mctx->gregs[REG32_EDI] - new_cfa;
   fs->regs.reg[5].how = REG_SAVED_OFFSET;
-  fs->regs.reg[5].loc.offset = (long)&mctx->gregs[EBP] - new_cfa;
+  fs->regs.reg[5].loc.offset = (long)&mctx->gregs[REG32_EBP] - new_cfa;
   fs->regs.reg[8].how = REG_SAVED_OFFSET;
-  fs->regs.reg[8].loc.offset = (long)&mctx->gregs[EIP] - new_cfa;
+  fs->regs.reg[8].loc.offset = (long)&mctx->gregs[REG32_EIP] - new_cfa;
   fs->retaddr_column = 8;
 
   /* SIGFPE for IEEE-754 exceptions is delivered after the faulting insn
