--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml scheme.twx scheme.ncd -o scheme.twr scheme.pcf

Design file:              scheme.ncd
Physical constraint file: scheme.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
B<0>           |Res_B<0>       |    5.457|
B<0>           |Res_B<1>       |    7.129|
B<0>           |Res_B<2>       |    7.691|
B<0>           |Res_B<3>       |    7.600|
B<0>           |Res_G<0>       |    5.506|
B<0>           |Res_G<1>       |    7.314|
B<0>           |Res_G<2>       |    7.421|
B<0>           |Res_G<3>       |    7.594|
B<0>           |mistake        |    6.838|
B<1>           |Res_B<1>       |    7.074|
B<1>           |Res_B<2>       |    7.636|
B<1>           |Res_B<3>       |    7.407|
B<1>           |Res_G<1>       |    7.079|
B<1>           |Res_G<2>       |    7.366|
B<1>           |Res_G<3>       |    7.401|
B<1>           |mistake        |    6.583|
B<2>           |Res_B<1>       |    7.154|
B<2>           |Res_B<2>       |    7.716|
B<2>           |Res_B<3>       |    7.273|
B<2>           |Res_G<2>       |    7.446|
B<2>           |Res_G<3>       |    7.267|
B<2>           |mistake        |    6.706|
B<3>           |Res_B<3>       |    7.085|
B<3>           |Res_G<3>       |    7.079|
---------------+---------------+---------+


Analysis completed Tue Feb 27 00:42:10 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



