#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 25 19:07:09 2017
# Process ID: 7103
# Current directory: /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1
# Command line: vivado -log block_diagram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source block_diagram_wrapper.tcl -notrace
# Log file: /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper.vdi
# Journal file: /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source block_diagram_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1.dcp' for cell 'block_diagram_i/btns_5bit'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.dcp' for cell 'block_diagram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0.dcp' for cell 'block_diagram_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0.dcp' for cell 'block_diagram_i/sw_8bit'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_xbar_0/block_diagram_xbar_0.dcp' for cell 'block_diagram_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_auto_pc_0/block_diagram_auto_pc_0.dcp' for cell 'block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/btns_5bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_5/block_diagram_axi_gpio_0_1.edf:4128]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/btns_5bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_5/block_diagram_axi_gpio_0_1.edf:4135]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/btns_5bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_5/block_diagram_axi_gpio_0_1.edf:4142]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/btns_5bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_5/block_diagram_axi_gpio_0_1.edf:4149]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/btns_5bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_5/block_diagram_axi_gpio_0_1.edf:4156]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5151]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5158]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5165]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5172]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5179]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5193]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'block_diagram_i/sw_8bit/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/.Xil/Vivado-7103-Elsa/dcp_3/block_diagram_axi_gpio_0_0.edf:5200]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.xdc] for cell 'block_diagram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.xdc] for cell 'block_diagram_i/processing_system7_0/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0_board.xdc] for cell 'block_diagram_i/sw_8bit/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0_board.xdc] for cell 'block_diagram_i/sw_8bit/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0.xdc] for cell 'block_diagram_i/sw_8bit/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0.xdc] for cell 'block_diagram_i/sw_8bit/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0_board.xdc] for cell 'block_diagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0_board.xdc] for cell 'block_diagram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0.xdc] for cell 'block_diagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0.xdc] for cell 'block_diagram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1_board.xdc] for cell 'block_diagram_i/btns_5bit/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1_board.xdc] for cell 'block_diagram_i/btns_5bit/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1.xdc] for cell 'block_diagram_i/btns_5bit/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1.xdc] for cell 'block_diagram_i/btns_5bit/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_processing_system7_0_0/block_diagram_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_0/block_diagram_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/block_diagram_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_axi_gpio_0_1/block_diagram_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_xbar_0/block_diagram_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_auto_pc_0/block_diagram_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.594 ; gain = 304.609 ; free physical = 2450 ; free virtual = 8981
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file block_diagram_processing_system7_0_0.hwdef does not exist for instance block_diagram_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1356.609 ; gain = 54.016 ; free physical = 2423 ; free virtual = 8955
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 21a5b5827

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20bf43a13

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1952 ; free virtual = 8519

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 122 cells.
Phase 2 Constant propagation | Checksum: 2195b7285

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1950 ; free virtual = 8516

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 189 unconnected nets.
INFO: [Opt 31-11] Eliminated 216 unconnected cells.
Phase 3 Sweep | Checksum: 215f7f354

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1915 ; free virtual = 8489

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1c4f9c88d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1914 ; free virtual = 8488

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1914 ; free virtual = 8488
Ending Logic Optimization Task | Checksum: 1c4f9c88d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1919 ; free virtual = 8493

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c4f9c88d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1769.102 ; gain = 0.000 ; free physical = 1919 ; free virtual = 8493
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1769.102 ; gain = 466.508 ; free physical = 1919 ; free virtual = 8493
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1793.113 ; gain = 0.000 ; free physical = 1917 ; free virtual = 8493
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1801.117 ; gain = 0.000 ; free physical = 1892 ; free virtual = 8484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1801.117 ; gain = 0.000 ; free physical = 1892 ; free virtual = 8485

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c88004c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.117 ; gain = 22.000 ; free physical = 1917 ; free virtual = 8508

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 211d940fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.762 ; gain = 32.645 ; free physical = 1904 ; free virtual = 8497

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 211d940fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.762 ; gain = 32.645 ; free physical = 1904 ; free virtual = 8497
Phase 1 Placer Initialization | Checksum: 211d940fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.762 ; gain = 32.645 ; free physical = 1902 ; free virtual = 8496

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15d1a685a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1916 ; free virtual = 8512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d1a685a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1916 ; free virtual = 8512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b4009f5b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1915 ; free virtual = 8512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ffa7512d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1915 ; free virtual = 8512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ffa7512d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1915 ; free virtual = 8512

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a1c825af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1915 ; free virtual = 8512

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14fb38ee9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1910 ; free virtual = 8508

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16ec8b454

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1910 ; free virtual = 8508

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16ec8b454

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1910 ; free virtual = 8508
Phase 3 Detail Placement | Checksum: 16ec8b454

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1910 ; free virtual = 8507

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.995. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ac2e01da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1907 ; free virtual = 8505
Phase 4.1 Post Commit Optimization | Checksum: 1ac2e01da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1907 ; free virtual = 8505

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac2e01da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ac2e01da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1927ae050

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1927ae050

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505
Ending Placer Task | Checksum: b8049521

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.773 ; gain = 56.656 ; free physical = 1906 ; free virtual = 8505
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1857.773 ; gain = 0.000 ; free physical = 1903 ; free virtual = 8505
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1857.773 ; gain = 0.000 ; free physical = 1901 ; free virtual = 8500
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1857.773 ; gain = 0.000 ; free physical = 1900 ; free virtual = 8499
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1857.773 ; gain = 0.000 ; free physical = 1900 ; free virtual = 8499
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 987fb779 ConstDB: 0 ShapeSum: 1f84dda8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 101302fd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.438 ; gain = 85.664 ; free physical = 1768 ; free virtual = 8378

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101302fd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.438 ; gain = 85.664 ; free physical = 1767 ; free virtual = 8377

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101302fd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.438 ; gain = 85.664 ; free physical = 1760 ; free virtual = 8372

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101302fd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.438 ; gain = 85.664 ; free physical = 1760 ; free virtual = 8372
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e101bd87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.992  | TNS=0.000  | WHS=-0.167 | THS=-19.046|

Phase 2 Router Initialization | Checksum: 1170f0dec

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1899cb3f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19e397a59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.423  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f162546

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 20f5379cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.423  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e2203ba6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1654c4281

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.423  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c912a2ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: edaa2e4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1738 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.423  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1a19876aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.423  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
Phase 4 Rip-up And Reroute | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
Phase 5 Delay and Skew Optimization | Checksum: 125ab94b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: aa081fc0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.538  | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1367d57d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
Phase 6 Post Hold Fix | Checksum: 1367d57d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.182873 %
  Global Horizontal Routing Utilization  = 0.263776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 98a2b0c4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 98a2b0c4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cf7a4470

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.538  | TNS=0.000  | WHS=0.075  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cf7a4470

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.141 ; gain = 108.367 ; free physical = 1737 ; free virtual = 8350
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1966.141 ; gain = 0.000 ; free physical = 1733 ; free virtual = 8350
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/block_diagram_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file block_diagram_wrapper_power_routed.rpt -pb block_diagram_wrapper_power_summary_routed.pb -rpx block_diagram_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile block_diagram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./block_diagram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/nikolas/Git_Repos/CE435/lab4/lab4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 25 19:08:30 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2297.828 ; gain = 275.645 ; free physical = 1376 ; free virtual = 8018
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 19:08:30 2017...
