#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1693180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1693310 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x169d0e0 .functor NOT 1, L_0x16c70c0, C4<0>, C4<0>, C4<0>;
L_0x16c6e50 .functor XOR 1, L_0x16c6cf0, L_0x16c6db0, C4<0>, C4<0>;
L_0x16c6fb0 .functor XOR 1, L_0x16c6e50, L_0x16c6f10, C4<0>, C4<0>;
v0x16c39a0_0 .net *"_ivl_10", 0 0, L_0x16c6f10;  1 drivers
v0x16c3aa0_0 .net *"_ivl_12", 0 0, L_0x16c6fb0;  1 drivers
v0x16c3b80_0 .net *"_ivl_2", 0 0, L_0x16c6790;  1 drivers
v0x16c3c40_0 .net *"_ivl_4", 0 0, L_0x16c6cf0;  1 drivers
v0x16c3d20_0 .net *"_ivl_6", 0 0, L_0x16c6db0;  1 drivers
v0x16c3e50_0 .net *"_ivl_8", 0 0, L_0x16c6e50;  1 drivers
v0x16c3f30_0 .net "a", 0 0, v0x16c1650_0;  1 drivers
v0x16c3fd0_0 .net "b", 0 0, v0x16c16f0_0;  1 drivers
v0x16c4070_0 .net "c", 0 0, v0x16c1790_0;  1 drivers
v0x16c4110_0 .var "clk", 0 0;
v0x16c41b0_0 .net "d", 0 0, v0x16c1900_0;  1 drivers
v0x16c4250_0 .net "out_dut", 0 0, L_0x16c6ad0;  1 drivers
v0x16c42f0_0 .net "out_ref", 0 0, L_0x16c52c0;  1 drivers
v0x16c4390_0 .var/2u "stats1", 159 0;
v0x16c4430_0 .var/2u "strobe", 0 0;
v0x16c44d0_0 .net "tb_match", 0 0, L_0x16c70c0;  1 drivers
v0x16c4590_0 .net "tb_mismatch", 0 0, L_0x169d0e0;  1 drivers
v0x16c4760_0 .net "wavedrom_enable", 0 0, v0x16c19f0_0;  1 drivers
v0x16c4800_0 .net "wavedrom_title", 511 0, v0x16c1a90_0;  1 drivers
L_0x16c6790 .concat [ 1 0 0 0], L_0x16c52c0;
L_0x16c6cf0 .concat [ 1 0 0 0], L_0x16c52c0;
L_0x16c6db0 .concat [ 1 0 0 0], L_0x16c6ad0;
L_0x16c6f10 .concat [ 1 0 0 0], L_0x16c52c0;
L_0x16c70c0 .cmp/eeq 1, L_0x16c6790, L_0x16c6fb0;
S_0x16934a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1693310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1693c20 .functor NOT 1, v0x16c1790_0, C4<0>, C4<0>, C4<0>;
L_0x169d9a0 .functor NOT 1, v0x16c16f0_0, C4<0>, C4<0>, C4<0>;
L_0x16c4a10 .functor AND 1, L_0x1693c20, L_0x169d9a0, C4<1>, C4<1>;
L_0x16c4ab0 .functor NOT 1, v0x16c1900_0, C4<0>, C4<0>, C4<0>;
L_0x16c4be0 .functor NOT 1, v0x16c1650_0, C4<0>, C4<0>, C4<0>;
L_0x16c4ce0 .functor AND 1, L_0x16c4ab0, L_0x16c4be0, C4<1>, C4<1>;
L_0x16c4dc0 .functor OR 1, L_0x16c4a10, L_0x16c4ce0, C4<0>, C4<0>;
L_0x16c4e80 .functor AND 1, v0x16c1650_0, v0x16c1790_0, C4<1>, C4<1>;
L_0x16c4f40 .functor AND 1, L_0x16c4e80, v0x16c1900_0, C4<1>, C4<1>;
L_0x16c5000 .functor OR 1, L_0x16c4dc0, L_0x16c4f40, C4<0>, C4<0>;
L_0x16c5170 .functor AND 1, v0x16c16f0_0, v0x16c1790_0, C4<1>, C4<1>;
L_0x16c51e0 .functor AND 1, L_0x16c5170, v0x16c1900_0, C4<1>, C4<1>;
L_0x16c52c0 .functor OR 1, L_0x16c5000, L_0x16c51e0, C4<0>, C4<0>;
v0x169d350_0 .net *"_ivl_0", 0 0, L_0x1693c20;  1 drivers
v0x169d3f0_0 .net *"_ivl_10", 0 0, L_0x16c4ce0;  1 drivers
v0x16bfe40_0 .net *"_ivl_12", 0 0, L_0x16c4dc0;  1 drivers
v0x16bff00_0 .net *"_ivl_14", 0 0, L_0x16c4e80;  1 drivers
v0x16bffe0_0 .net *"_ivl_16", 0 0, L_0x16c4f40;  1 drivers
v0x16c0110_0 .net *"_ivl_18", 0 0, L_0x16c5000;  1 drivers
v0x16c01f0_0 .net *"_ivl_2", 0 0, L_0x169d9a0;  1 drivers
v0x16c02d0_0 .net *"_ivl_20", 0 0, L_0x16c5170;  1 drivers
v0x16c03b0_0 .net *"_ivl_22", 0 0, L_0x16c51e0;  1 drivers
v0x16c0490_0 .net *"_ivl_4", 0 0, L_0x16c4a10;  1 drivers
v0x16c0570_0 .net *"_ivl_6", 0 0, L_0x16c4ab0;  1 drivers
v0x16c0650_0 .net *"_ivl_8", 0 0, L_0x16c4be0;  1 drivers
v0x16c0730_0 .net "a", 0 0, v0x16c1650_0;  alias, 1 drivers
v0x16c07f0_0 .net "b", 0 0, v0x16c16f0_0;  alias, 1 drivers
v0x16c08b0_0 .net "c", 0 0, v0x16c1790_0;  alias, 1 drivers
v0x16c0970_0 .net "d", 0 0, v0x16c1900_0;  alias, 1 drivers
v0x16c0a30_0 .net "out", 0 0, L_0x16c52c0;  alias, 1 drivers
S_0x16c0b90 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1693310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x16c1650_0 .var "a", 0 0;
v0x16c16f0_0 .var "b", 0 0;
v0x16c1790_0 .var "c", 0 0;
v0x16c1860_0 .net "clk", 0 0, v0x16c4110_0;  1 drivers
v0x16c1900_0 .var "d", 0 0;
v0x16c19f0_0 .var "wavedrom_enable", 0 0;
v0x16c1a90_0 .var "wavedrom_title", 511 0;
S_0x16c0e30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x16c0b90;
 .timescale -12 -12;
v0x16c1090_0 .var/2s "count", 31 0;
E_0x168e040/0 .event negedge, v0x16c1860_0;
E_0x168e040/1 .event posedge, v0x16c1860_0;
E_0x168e040 .event/or E_0x168e040/0, E_0x168e040/1;
E_0x168e290 .event negedge, v0x16c1860_0;
E_0x16789f0 .event posedge, v0x16c1860_0;
S_0x16c1190 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x16c0b90;
 .timescale -12 -12;
v0x16c1390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16c1470 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x16c0b90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16c1bf0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1693310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x16c5420 .functor NOT 1, v0x16c1650_0, C4<0>, C4<0>, C4<0>;
L_0x16c5490 .functor NOT 1, v0x16c16f0_0, C4<0>, C4<0>, C4<0>;
L_0x16c5520 .functor AND 1, L_0x16c5420, L_0x16c5490, C4<1>, C4<1>;
L_0x16c5630 .functor NOT 1, v0x16c1790_0, C4<0>, C4<0>, C4<0>;
L_0x16c56d0 .functor AND 1, L_0x16c5520, L_0x16c5630, C4<1>, C4<1>;
L_0x16c57e0 .functor AND 1, L_0x16c56d0, v0x16c1900_0, C4<1>, C4<1>;
L_0x16c58e0 .functor NOT 1, v0x16c1650_0, C4<0>, C4<0>, C4<0>;
L_0x16c5950 .functor AND 1, L_0x16c58e0, v0x16c16f0_0, C4<1>, C4<1>;
L_0x16c5a60 .functor NOT 1, v0x16c1790_0, C4<0>, C4<0>, C4<0>;
L_0x16c5be0 .functor AND 1, L_0x16c5950, L_0x16c5a60, C4<1>, C4<1>;
L_0x16c5d50 .functor NOT 1, v0x16c1900_0, C4<0>, C4<0>, C4<0>;
L_0x16c5ed0 .functor AND 1, L_0x16c5be0, L_0x16c5d50, C4<1>, C4<1>;
L_0x16c6000 .functor OR 1, L_0x16c57e0, L_0x16c5ed0, C4<0>, C4<0>;
L_0x16c6110 .functor NOT 1, v0x16c1650_0, C4<0>, C4<0>, C4<0>;
L_0x16c5f90 .functor AND 1, L_0x16c6110, v0x16c16f0_0, C4<1>, C4<1>;
L_0x16c6470 .functor AND 1, L_0x16c5f90, v0x16c1790_0, C4<1>, C4<1>;
L_0x16c65c0 .functor AND 1, L_0x16c6470, v0x16c1900_0, C4<1>, C4<1>;
L_0x16c6680 .functor OR 1, L_0x16c6000, L_0x16c65c0, C4<0>, C4<0>;
L_0x16c6830 .functor AND 1, v0x16c1650_0, v0x16c16f0_0, C4<1>, C4<1>;
L_0x16c68a0 .functor AND 1, L_0x16c6830, v0x16c1790_0, C4<1>, C4<1>;
L_0x16c6a10 .functor AND 1, L_0x16c68a0, v0x16c1900_0, C4<1>, C4<1>;
L_0x16c6ad0 .functor OR 1, L_0x16c6680, L_0x16c6a10, C4<0>, C4<0>;
v0x16c1ee0_0 .net *"_ivl_0", 0 0, L_0x16c5420;  1 drivers
v0x16c1fc0_0 .net *"_ivl_10", 0 0, L_0x16c57e0;  1 drivers
v0x16c20a0_0 .net *"_ivl_12", 0 0, L_0x16c58e0;  1 drivers
v0x16c2190_0 .net *"_ivl_14", 0 0, L_0x16c5950;  1 drivers
v0x16c2270_0 .net *"_ivl_16", 0 0, L_0x16c5a60;  1 drivers
v0x16c23a0_0 .net *"_ivl_18", 0 0, L_0x16c5be0;  1 drivers
v0x16c2480_0 .net *"_ivl_2", 0 0, L_0x16c5490;  1 drivers
v0x16c2560_0 .net *"_ivl_20", 0 0, L_0x16c5d50;  1 drivers
v0x16c2640_0 .net *"_ivl_22", 0 0, L_0x16c5ed0;  1 drivers
v0x16c2720_0 .net *"_ivl_24", 0 0, L_0x16c6000;  1 drivers
v0x16c2800_0 .net *"_ivl_26", 0 0, L_0x16c6110;  1 drivers
v0x16c28e0_0 .net *"_ivl_28", 0 0, L_0x16c5f90;  1 drivers
v0x16c29c0_0 .net *"_ivl_30", 0 0, L_0x16c6470;  1 drivers
v0x16c2aa0_0 .net *"_ivl_32", 0 0, L_0x16c65c0;  1 drivers
v0x16c2b80_0 .net *"_ivl_34", 0 0, L_0x16c6680;  1 drivers
v0x16c2c60_0 .net *"_ivl_36", 0 0, L_0x16c6830;  1 drivers
v0x16c2d40_0 .net *"_ivl_38", 0 0, L_0x16c68a0;  1 drivers
v0x16c2f30_0 .net *"_ivl_4", 0 0, L_0x16c5520;  1 drivers
v0x16c3010_0 .net *"_ivl_40", 0 0, L_0x16c6a10;  1 drivers
v0x16c30f0_0 .net *"_ivl_6", 0 0, L_0x16c5630;  1 drivers
v0x16c31d0_0 .net *"_ivl_8", 0 0, L_0x16c56d0;  1 drivers
v0x16c32b0_0 .net "a", 0 0, v0x16c1650_0;  alias, 1 drivers
v0x16c3350_0 .net "b", 0 0, v0x16c16f0_0;  alias, 1 drivers
v0x16c3440_0 .net "c", 0 0, v0x16c1790_0;  alias, 1 drivers
v0x16c3530_0 .net "d", 0 0, v0x16c1900_0;  alias, 1 drivers
v0x16c3620_0 .net "out", 0 0, L_0x16c6ad0;  alias, 1 drivers
S_0x16c3780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1693310;
 .timescale -12 -12;
E_0x168dde0 .event anyedge, v0x16c4430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16c4430_0;
    %nor/r;
    %assign/vec4 v0x16c4430_0, 0;
    %wait E_0x168dde0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16c0b90;
T_3 ;
    %fork t_1, S_0x16c0e30;
    %jmp t_0;
    .scope S_0x16c0e30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16c1090_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c1900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c16f0_0, 0;
    %assign/vec4 v0x16c1650_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16789f0;
    %load/vec4 v0x16c1090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x16c1090_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16c1900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c16f0_0, 0;
    %assign/vec4 v0x16c1650_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x168e290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16c1470;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168e040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x16c1650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c16f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c1790_0, 0;
    %assign/vec4 v0x16c1900_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x16c0b90;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1693310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c4110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c4430_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1693310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16c4110_0;
    %inv;
    %store/vec4 v0x16c4110_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1693310;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16c1860_0, v0x16c4590_0, v0x16c3f30_0, v0x16c3fd0_0, v0x16c4070_0, v0x16c41b0_0, v0x16c42f0_0, v0x16c4250_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1693310;
T_7 ;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1693310;
T_8 ;
    %wait E_0x168e040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16c4390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c4390_0, 4, 32;
    %load/vec4 v0x16c44d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c4390_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16c4390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c4390_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16c42f0_0;
    %load/vec4 v0x16c42f0_0;
    %load/vec4 v0x16c4250_0;
    %xor;
    %load/vec4 v0x16c42f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c4390_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16c4390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c4390_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/kmap2/iter5/response0/top_module.sv";
