MIG: 15:41:39 : xml_input_file: board.prj
MIG: 15:41:39 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:41:39 : xml_input_file: board.prj
MIG: 15:41:39 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:41:39 : In updateAllModelParams
MIG: 15:41:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:41:39 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 15:41:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:41:39 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 15:41:39 : vivado_mode: xpg_bd
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:39 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 1
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 : isPortInterface: 0
MIG: 15:41:40 :  locked false  
MIG: 15:41:40 : HDL Language: Verilog
MIG: 15:41:40 : compInfo: true
MIG: 15:41:40 : Vivado Options xc7a100t csg324 -1
MIG: 15:41:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:41:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:41:40 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 15:41:40 : I am in catch area
MIG: 15:41:40 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 15:41:51 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:41:51 : Component_Name: ASL_mig_7series_0_0
MIG: 15:41:51 : Moving ASL_mig_7series_0_0 ...
MIG: 15:41:51 : Moving ASL_mig_7series_0_0.veo ...
MIG: 15:41:51 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 15:41:51 : XGUI hdlLanguage: Verilog
MIG: 15:41:51 : xgui vivado_mode: xpg_bd
MIG: 15:41:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:41:51 : Reading W:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 15:41:52 : 1
MIG: 15:41:52 : Inside fn mem: DDR2
MIG: 15:41:52 : QDRII+ Inside fn ui: 81000000
MIG: 15:41:52 : cntrl:  memtype: DDR2
MIG: 15:41:52 : 1200
MIG: 15:41:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:41:52 : DDR2
MIG: 15:41:52 : 1
MIG: 15:41:52 : 81000000
MIG: 15:41:52 : 
MIG: 15:41:52 :  polarity_value: 1
MIG: 15:41:52 : 
MIG: 15:41:52 : 
MIG: 15:41:52 : cntrl:  memtype: DDR2
MIG: 15:41:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:41:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:41:52 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:41:52 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:41:52 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:41:52 : 2
MIG: 15:41:52 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:41:52 : 16
MIG: 15:41:52 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:41:52 : 2
MIG: 15:41:52 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:41:52 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: ECC ==> OFF
MIG: 15:41:52 : 16
MIG: 15:41:52 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:41:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:41:52 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:41:52 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:41:52 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:41:52 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:41:52 : 13
MIG: 15:41:52 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:41:52 : 27
MIG: 15:41:52 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:41:52 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:41:52 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:41:52 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:41:52 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:41:52 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:41:52 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:41:52 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:41:52 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:41:52 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:41:52 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:41:52 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:41:52 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:41:52 : 
MIG: 15:41:52 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:41:52 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:41:52 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:41:52 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:41:52 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:41:52 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:41:52 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:41:52 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:41:52 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:41:52 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:41:52 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:41:52 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:41:52 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:41:52 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:41:52 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:41:52 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:41:52 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:41:52 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:41:52 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:41:52 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:41:52 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:41:52 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:41:52 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:41:52 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:41:52 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:41:52 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:41:52 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:41:52 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:41:52 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:41:52 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:41:52 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:41:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:41:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:41:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:41:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:41:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:41:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:41:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:41:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:41:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:41:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:41:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:41:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:41:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:41:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:41:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:41:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:41:53 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:41:53 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:41:53 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:41:53 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:41:53 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:41:53 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:41:53 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:41:53 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:41:53 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:41:53 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:41:53 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:41:53 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:41:53 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:41:53 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:41:53 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:41:53 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:41:53 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:41:53 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:41:53 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:41:53 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:41:53 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:41:53 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:41:53 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:41:53 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:41:53 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:41:53 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:41:53 : 4
MIG: 15:41:53 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:41:53 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:41:53 : 
MIG: 15:41:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:41:53 : 1
MIG: 15:41:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:41:53 : 134217728
MIG: 15:41:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:41:53 : 
MIG: 15:41:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:41:53 : 64
MIG: 15:41:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:41:53 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:41:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:41:53 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:41:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:41:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:41:53 : 
MIG: 15:41:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:41:53 : 
MIG: 15:41:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:41:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:41:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:41:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:41:53 : 
MIG: 15:41:53 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:41:53 : 
MIG: 15:41:53 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:41:53 : NOBUF
MIG: 15:41:53 : NONE
MIG: 15:41:53 : 
MIG: 15:41:53 : Same Interface
MIG: 15:41:53 : xml_input_file: board.prj
MIG: 15:41:53 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:41:53 : In updateAllModelParams
MIG: 15:41:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 15:41:53 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 15:41:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:41:53 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 15:41:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:41:53 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 15:41:53 : vivado_mode: xpg_bd
MIG: 15:41:53 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 1
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 : isPortInterface: 0
MIG: 15:41:54 :  locked false  
MIG: 15:41:54 : HDL Language: Verilog
MIG: 15:41:54 : compInfo: true
MIG: 15:41:54 : Vivado Options xc7a100t csg324 -1
MIG: 15:41:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:41:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:41:54 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 15:41:54 : I am in catch area
MIG: 15:41:54 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 15:42:02 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:42:02 : Component_Name: ASL_mig_7series_0_0
MIG: 15:42:02 : Moving ASL_mig_7series_0_0 ...
MIG: 15:42:05 : Moving ASL_mig_7series_0_0.veo ...
MIG: 15:42:05 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 15:42:05 : XGUI hdlLanguage: Verilog
MIG: 15:42:05 : xgui vivado_mode: xpg_bd
MIG: 15:42:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:42:05 : Reading W:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 15:42:06 : 
MIG: 15:42:06 : Inside fn mem: DDR2
MIG: 15:42:06 : QDRII+ Inside fn ui: 81000000
MIG: 15:42:06 : cntrl:  memtype: DDR2
MIG: 15:42:06 : 
MIG: 15:42:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:42:06 : 
MIG: 15:42:06 : 
MIG: 15:42:06 : 
MIG: 15:42:06 : 
MIG: 15:42:06 :  polarity_value: 1
MIG: 15:42:06 : 
MIG: 15:42:06 : 
MIG: 15:42:06 : cntrl:  memtype: DDR2
MIG: 15:42:06 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:42:06 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:42:06 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:42:06 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:42:06 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: ECC ==> OFF
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:42:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:42:06 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:42:06 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:42:06 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:42:06 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:42:06 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:42:06 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:42:06 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:42:06 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:42:06 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:42:06 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:42:06 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:42:06 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:42:06 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:42:06 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:42:06 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:42:06 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:42:06 : 
MIG: 15:42:06 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:42:06 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:42:06 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:42:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:42:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:42:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:42:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:42:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:42:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:42:06 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:42:06 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:42:06 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:42:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:42:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:42:06 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:42:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:42:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:42:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:42:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:42:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:42:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:42:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:42:06 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:42:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:42:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:42:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:42:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:42:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:42:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:42:06 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:42:06 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:42:06 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:42:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:42:06 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:42:06 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:42:06 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:42:06 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:42:06 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:42:06 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:42:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:42:06 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:42:06 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:42:06 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:06 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:42:07 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:42:07 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:42:07 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:42:07 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:42:07 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:42:07 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:42:07 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:42:07 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:42:07 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:42:07 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:42:07 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:42:07 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:42:07 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:42:07 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:42:07 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:42:07 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:42:07 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:42:07 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:42:07 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:42:07 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:42:07 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:42:07 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:42:07 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:42:07 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:42:07 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:42:07 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:42:07 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:42:07 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:42:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:42:07 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:42:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:42:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:42:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:42:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:42:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:42:07 : 
MIG: 15:42:07 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:42:07 : 
MIG: 15:42:07 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:42:07 : 
MIG: 15:42:07 : 
MIG: 15:42:07 : 
MIG: 15:42:07 : Same Interface
MIG: 15:42:49 : xml_input_file: board.prj
MIG: 15:42:49 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:42:49 : In updateAllModelParams
MIG: 15:42:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 15:42:49 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 15:42:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:42:49 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 15:42:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:42:49 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 15:42:49 : vivado_mode: xpg_bd
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:49 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 1
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 : isPortInterface: 0
MIG: 15:42:50 :  locked false  
MIG: 15:42:50 : HDL Language: Verilog
MIG: 15:42:50 : compInfo: true
MIG: 15:42:50 : Vivado Options xc7a100t csg324 -1
MIG: 15:42:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:42:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:42:50 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 15:42:50 : I am in catch area
MIG: 15:42:50 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 15:42:58 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 15:42:58 : Component_Name: ASL_mig_7series_0_0
MIG: 15:42:58 : Moving ASL_mig_7series_0_0 ...
MIG: 15:43:01 : Moving ASL_mig_7series_0_0.veo ...
MIG: 15:43:01 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 15:43:01 : XGUI hdlLanguage: Verilog
MIG: 15:43:01 : xgui vivado_mode: xpg_bd
MIG: 15:43:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:43:01 : Reading W:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 15:43:02 : 
MIG: 15:43:02 : Inside fn mem: DDR2
MIG: 15:43:02 : QDRII+ Inside fn ui: 81000000
MIG: 15:43:02 : cntrl:  memtype: DDR2
MIG: 15:43:02 : 
MIG: 15:43:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:43:02 : 
MIG: 15:43:02 : 
MIG: 15:43:02 : 
MIG: 15:43:02 : 
MIG: 15:43:02 :  polarity_value: 1
MIG: 15:43:02 : 
MIG: 15:43:02 : 
MIG: 15:43:02 : cntrl:  memtype: DDR2
MIG: 15:43:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:43:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:43:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:43:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:43:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: ECC ==> OFF
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:43:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:43:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:43:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:43:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:43:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:43:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:43:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:43:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:43:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:43:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:43:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:43:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:43:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:43:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:43:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:43:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:43:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:43:02 : 
MIG: 15:43:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:43:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:43:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:43:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:43:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:43:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:43:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:43:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:43:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:43:02 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:43:02 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:43:02 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:43:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:43:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:43:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:43:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:43:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:43:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:43:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:43:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:43:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:43:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:43:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:43:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:43:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:43:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:43:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:43:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:43:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:43:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:43:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:43:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:43:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:43:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:43:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:43:03 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:43:03 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:43:03 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:43:03 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:43:03 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:43:03 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:43:03 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:43:03 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:43:03 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:43:03 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:43:03 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:43:03 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:43:03 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:43:03 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:43:03 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:43:03 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:43:03 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:43:03 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:43:03 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:43:03 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:43:03 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:43:03 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:43:03 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:43:03 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:43:03 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:43:03 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:43:03 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:43:03 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:43:03 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:43:03 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:43:03 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:43:03 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:43:03 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:43:03 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:43:03 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:43:03 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:43:03 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:43:03 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:43:03 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:43:03 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:43:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:43:03 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:43:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:43:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:43:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:43:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:43:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:43:03 : 
MIG: 15:43:03 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:43:03 : 
MIG: 15:43:03 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:43:03 : 
MIG: 15:43:03 : 
MIG: 15:43:03 : 
MIG: 15:43:03 : Same Interface
MIG: 16:22:53 : Running synthesis.xit
MIG: 16:22:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:22:53 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:22:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:22:53 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:22:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:22:53 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:22:53 : vivado_mode: xpg_bd
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:53 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 1
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 : isPortInterface: 0
MIG: 16:22:54 :  locked false  
MIG: 16:22:54 : HDL Language: Verilog
MIG: 16:22:54 : compInfo: false
MIG: 16:22:54 : Vivado Options xc7a100t csg324 -1
MIG: 16:22:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:22:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:22:54 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 16:22:54 : I am in catch area
MIG: 16:22:54 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:23:02 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:23:02 : Component_Name: ASL_mig_7series_0_0
MIG: 16:23:02 : Moving ASL_mig_7series_0_0 ...
MIG: 16:23:05 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:23:05 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:23:06 : Running vlog_synth_rpr.xit
MIG: 16:23:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:23:06 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:23:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:23:06 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:23:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:23:06 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:23:06 : vivado_mode: xpg_bd
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 1
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 : isPortInterface: 0
MIG: 16:23:06 :  locked false  
MIG: 16:23:06 : HDL Language: Verilog
MIG: 16:23:06 : compInfo: false
MIG: 16:23:06 : Vivado Options xc7a100t csg324 -1
MIG: 16:23:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:23:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:23:06 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 16:23:07 : I am in catch area
MIG: 16:23:07 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:23:15 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:23:15 : Component_Name: ASL_mig_7series_0_0
MIG: 16:23:15 : Moving ASL_mig_7series_0_0 ...
MIG: 16:23:17 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:23:17 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:23:17 : Running implementation.xit
MIG: 16:23:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:23:17 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:23:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:23:17 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:23:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:23:17 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:23:17 : vivado_mode: xpg_bd
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:17 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 1
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 : isPortInterface: 0
MIG: 16:23:18 :  locked false  
MIG: 16:23:18 : HDL Language: Verilog
MIG: 16:23:18 : compInfo: false
MIG: 16:23:18 : Vivado Options xc7a100t csg324 -1
MIG: 16:23:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:23:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:23:18 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 16:23:18 : I am in catch area
MIG: 16:23:18 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:23:26 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:23:26 : Component_Name: ASL_mig_7series_0_0
MIG: 16:23:26 : Moving ASL_mig_7series_0_0 ...
MIG: 16:23:28 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:23:28 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:12 : xml_input_file: board.prj
MIG: 12:38:13 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:38:13 : xml_input_file: board.prj
MIG: 12:38:13 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:52:26 : Running synthesis.xit
MIG: 12:52:26 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:26 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 12:52:26 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:26 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 12:52:26 : vivado_mode: xpg_bd
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 1
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 : isPortInterface: 0
MIG: 12:52:26 :  locked false  
MIG: 12:52:26 : HDL Language: Verilog
MIG: 12:52:26 : compInfo: false
MIG: 12:52:26 : Vivado Options xc7a100t csg324 -1
MIG: 12:52:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:52:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:52:26 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 12:52:26 : I am in catch area
MIG: 12:52:27 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:52:55 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:52:55 : Component_Name: ASL_mig_7series_0_0
MIG: 12:52:55 : Moving ASL_mig_7series_0_0 ...
MIG: 12:52:55 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:52:55 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:57 : Running vlog_synth_rpr.xit
MIG: 12:52:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:52:58 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:52:58 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:58 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 12:52:58 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:58 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 12:52:58 : vivado_mode: xpg_bd
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 1
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 : isPortInterface: 0
MIG: 12:52:58 :  locked false  
MIG: 12:52:58 : HDL Language: Verilog
MIG: 12:52:58 : compInfo: false
MIG: 12:52:58 : Vivado Options xc7a100t csg324 -1
MIG: 12:52:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:52:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:52:58 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 12:52:58 : I am in catch area
MIG: 12:52:58 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:53:11 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:53:11 : Component_Name: ASL_mig_7series_0_0
MIG: 12:53:11 : Moving ASL_mig_7series_0_0 ...
MIG: 12:53:11 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:53:11 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:53:12 : Running implementation.xit
MIG: 12:53:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:53:12 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:53:12 : ################# RUNNING MIG BATCH ###################
MIG: 12:53:12 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 12:53:12 : synp_flow:  -- synthesis_mode: Other
MIG: 12:53:12 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 12:53:12 : vivado_mode: xpg_bd
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:12 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 1
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 : isPortInterface: 0
MIG: 12:53:13 :  locked false  
MIG: 12:53:13 : HDL Language: Verilog
MIG: 12:53:13 : compInfo: false
MIG: 12:53:13 : Vivado Options xc7a100t csg324 -1
MIG: 12:53:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:53:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:53:13 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 12:53:13 : I am in catch area
MIG: 12:53:13 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:53:37 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:53:37 : Component_Name: ASL_mig_7series_0_0
MIG: 12:53:37 : Moving ASL_mig_7series_0_0 ...
MIG: 12:53:37 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:53:37 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:45 : xml_input_file: board.prj
MIG: 16:19:46 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:19:46 : xml_input_file: board.prj
MIG: 16:19:46 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:19:48 : xml_input_file: board.prj
MIG: 16:19:48 : Absolute path of xml_input_file: board.prj
MIG: 16:19:48 : xml_input_file: board.prj
MIG: 16:19:48 : Absolute path of xml_input_file: board.prj
MIG: 16:19:48 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:19:48 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:19:48 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:19:48 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:19:48 : In updateAllModelParams
MIG: 16:19:48 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:19:48 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:19:48 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:48 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:19:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:48 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:19:48 : vivado_mode: xpg_bd
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:48 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 1
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 : isPortInterface: 0
MIG: 16:19:49 :  locked false  
MIG: 16:19:49 : HDL Language: Verilog
MIG: 16:19:49 : compInfo: true
MIG: 16:19:49 : Vivado Options xc7a100t csg324 -1
MIG: 16:19:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:19:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:19:49 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:19:49 : I am in catch area
MIG: 16:19:49 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:08 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:20:08 : Component_Name: ASL_mig_7series_0_0
MIG: 16:20:08 : Moving ASL_mig_7series_0_0 ...
MIG: 16:20:09 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:20:09 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:09 : XGUI hdlLanguage: Verilog
MIG: 16:20:09 : xgui vivado_mode: xpg_bd
MIG: 16:20:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:20:09 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 16:20:10 : 
MIG: 16:20:10 : Inside fn mem: DDR2
MIG: 16:20:10 : QDRII+ Inside fn ui: 81000000
MIG: 16:20:10 : cntrl:  memtype: DDR2
MIG: 16:20:10 : 
MIG: 16:20:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:20:10 : 
MIG: 16:20:10 : 
MIG: 16:20:10 : 
MIG: 16:20:10 : 
MIG: 16:20:10 :  polarity_value: 1
MIG: 16:20:10 : 
MIG: 16:20:10 : 
MIG: 16:20:10 : cntrl:  memtype: DDR2
MIG: 16:20:10 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:20:10 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:20:10 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:20:10 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:20:10 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:20:10 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: ECC ==> OFF
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:20:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:20:10 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:20:10 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:20:10 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:20:10 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:20:10 : 
MIG: 16:20:10 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:20:10 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:20:10 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:20:10 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:20:10 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:20:10 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:20:10 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:20:10 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:20:10 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:20:11 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:20:11 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:20:11 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:20:11 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:20:11 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:20:11 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:20:11 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:20:11 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:20:11 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:20:11 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:20:11 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:20:11 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:20:11 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:20:11 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:20:11 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:20:11 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:20:11 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:20:11 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:20:11 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:20:11 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:20:11 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:20:11 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:20:11 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:20:11 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:20:11 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:20:11 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:20:11 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:20:11 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:20:11 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:20:11 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:20:11 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:20:11 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:20:11 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:20:11 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:20:11 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:20:11 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:20:11 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:20:11 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:20:11 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:20:11 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:20:11 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:20:11 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:20:11 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:20:11 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:20:11 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:20:11 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:20:11 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:20:11 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:20:11 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:20:11 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:20:11 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:20:11 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:20:11 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:20:11 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:20:11 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:20:11 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:20:11 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:20:11 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:20:11 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:20:11 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:20:11 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:20:11 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:20:11 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:20:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:20:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:20:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:20:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:20:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:20:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:20:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:20:11 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:20:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:20:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:20:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:20:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:20:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:20:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:20:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:20:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:20:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:20:11 : 
MIG: 16:20:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:20:11 : 
MIG: 16:20:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:20:11 : 
MIG: 16:20:11 : 
MIG: 16:20:11 : 
MIG: 16:20:11 : Same Interface
MIG: 16:21:21 : xml_input_file: board.prj
MIG: 16:21:21 : Absolute path of xml_input_file: board.prj
MIG: 16:21:21 : xml_input_file: board.prj
MIG: 16:21:21 : Absolute path of xml_input_file: board.prj
MIG: 16:21:21 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:21:21 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:21:21 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:21:21 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:21:21 : In updateAllModelParams
MIG: 16:21:21 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:21:21 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:21:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:21:21 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:21:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:21:21 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:21:21 : vivado_mode: xpg_bd
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:21 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 1
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 : isPortInterface: 0
MIG: 16:21:22 :  locked false  
MIG: 16:21:22 : HDL Language: Verilog
MIG: 16:21:22 : compInfo: true
MIG: 16:21:22 : Vivado Options xc7a100t csg324 -1
MIG: 16:21:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:21:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:21:22 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:21:22 : I am in catch area
MIG: 16:21:22 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:21:34 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:21:34 : Component_Name: ASL_mig_7series_0_0
MIG: 16:21:34 : Moving ASL_mig_7series_0_0 ...
MIG: 16:21:34 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:21:34 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:21:34 : XGUI hdlLanguage: Verilog
MIG: 16:21:34 : xgui vivado_mode: xpg_bd
MIG: 16:21:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:21:34 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 16:21:36 : 
MIG: 16:21:36 : Inside fn mem: DDR2
MIG: 16:21:36 : QDRII+ Inside fn ui: 81000000
MIG: 16:21:36 : cntrl:  memtype: DDR2
MIG: 16:21:36 : 
MIG: 16:21:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 :  polarity_value: 1
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 : cntrl:  memtype: DDR2
MIG: 16:21:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:21:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:21:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: ECC ==> OFF
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:21:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:21:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:21:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:21:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:21:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:21:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:21:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:21:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:21:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:21:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:21:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:21:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:21:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:21:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:21:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:21:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:21:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:21:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:21:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:21:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:21:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:21:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:21:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:21:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:21:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:21:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:21:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:21:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:21:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:21:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:21:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:21:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:21:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:21:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:21:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:21:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:21:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:21:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:21:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:21:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:21:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:21:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:21:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:21:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:21:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:21:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:21:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:21:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:21:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:21:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:21:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:21:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:21:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:21:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:21:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:21:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:21:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:21:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:21:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:21:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:21:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:21:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:21:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:21:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:21:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:21:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:21:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:21:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:21:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:21:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:21:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:21:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:21:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:21:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:21:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:21:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:21:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:21:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:21:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:21:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:21:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:21:36 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:21:36 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:21:36 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:21:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:21:36 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:21:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:21:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:21:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:21:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:21:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:21:36 : 
MIG: 16:21:36 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:21:36 : 
MIG: 16:21:36 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 : 
MIG: 16:21:36 : Same Interface
MIG: 16:37:52 : xml_input_file: board.prj
MIG: 16:37:53 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:37:53 : xml_input_file: board.prj
MIG: 16:37:53 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:37:54 : xml_input_file: board.prj
MIG: 16:37:54 : Absolute path of xml_input_file: board.prj
MIG: 16:37:54 : xml_input_file: board.prj
MIG: 16:37:54 : Absolute path of xml_input_file: board.prj
MIG: 16:37:54 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:37:54 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:37:54 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:37:54 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:37:54 : In updateAllModelParams
MIG: 16:37:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:37:54 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:37:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:37:54 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:37:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:37:54 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:37:54 : vivado_mode: xpg_bd
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:54 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 1
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 : isPortInterface: 0
MIG: 16:37:55 :  locked false  
MIG: 16:37:55 : HDL Language: Verilog
MIG: 16:37:55 : compInfo: true
MIG: 16:37:55 : Vivado Options xc7a100t csg324 -1
MIG: 16:37:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:37:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:37:55 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:37:55 : I am in catch area
MIG: 16:37:55 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:14 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:38:14 : Component_Name: ASL_mig_7series_0_0
MIG: 16:38:14 : Moving ASL_mig_7series_0_0 ...
MIG: 16:38:14 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:38:14 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:14 : XGUI hdlLanguage: Verilog
MIG: 16:38:14 : xgui vivado_mode: xpg_bd
MIG: 16:38:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:38:14 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 16:38:16 : 
MIG: 16:38:16 : Inside fn mem: DDR2
MIG: 16:38:16 : QDRII+ Inside fn ui: 81000000
MIG: 16:38:16 : cntrl:  memtype: DDR2
MIG: 16:38:16 : 
MIG: 16:38:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:38:16 : 
MIG: 16:38:16 : 
MIG: 16:38:16 : 
MIG: 16:38:16 : 
MIG: 16:38:16 :  polarity_value: 1
MIG: 16:38:16 : 
MIG: 16:38:16 : 
MIG: 16:38:16 : cntrl:  memtype: DDR2
MIG: 16:38:16 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:38:16 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:38:16 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:38:16 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:38:16 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:38:16 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: ECC ==> OFF
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:38:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:38:16 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:38:16 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:38:16 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:38:16 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:38:16 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:38:16 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:38:16 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:38:16 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:38:16 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:38:16 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:38:16 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:38:16 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:38:16 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:38:16 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:38:16 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:38:16 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:38:16 : 
MIG: 16:38:16 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:38:16 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:38:16 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:38:16 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:38:16 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:38:16 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:38:16 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:38:16 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:38:16 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:38:16 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:38:16 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:38:16 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:38:16 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:38:16 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:38:16 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:38:16 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:38:17 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:38:17 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:38:17 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:38:17 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:38:17 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:38:17 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:38:17 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:38:17 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:38:17 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:38:17 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:38:17 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:38:17 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:38:17 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:38:17 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:38:17 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:38:17 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:38:17 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:38:17 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:38:17 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:38:17 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:38:17 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:38:17 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:38:17 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:38:17 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:38:17 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:38:17 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:38:17 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:38:17 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:38:17 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:38:17 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:38:17 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:38:17 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:38:17 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:38:17 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:38:17 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:38:17 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:38:17 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:38:17 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:38:17 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:38:17 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:38:17 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:38:17 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:38:17 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:38:17 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:38:17 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:38:17 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:38:17 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:38:17 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:38:17 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:38:17 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:38:17 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:38:17 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:38:17 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:38:17 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:38:17 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:38:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:38:17 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:38:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:38:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:38:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:38:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:38:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:38:17 : 
MIG: 16:38:17 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:38:17 : 
MIG: 16:38:17 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:38:17 : 
MIG: 16:38:17 : 
MIG: 16:38:17 : 
MIG: 16:38:17 : Same Interface
MIG: 16:41:22 : xml_input_file: board.prj
MIG: 16:41:22 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:41:22 : xml_input_file: board.prj
MIG: 16:41:22 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:41:23 : xml_input_file: board.prj
MIG: 16:41:24 : Absolute path of xml_input_file: board.prj
MIG: 16:41:24 : xml_input_file: board.prj
MIG: 16:41:24 : Absolute path of xml_input_file: board.prj
MIG: 16:41:24 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:41:24 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:41:24 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 16:41:24 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:41:24 : In updateAllModelParams
MIG: 16:41:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:41:24 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 16:41:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:41:24 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:41:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:41:24 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:41:24 : vivado_mode: xpg_bd
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 1
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 : isPortInterface: 0
MIG: 16:41:24 :  locked false  
MIG: 16:41:24 : HDL Language: Verilog
MIG: 16:41:24 : compInfo: true
MIG: 16:41:24 : Vivado Options xc7a100t csg324 -1
MIG: 16:41:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:41:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:41:24 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:41:24 : I am in catch area
MIG: 16:41:24 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:41:36 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 16:41:36 : Component_Name: ASL_mig_7series_0_0
MIG: 16:41:36 : Moving ASL_mig_7series_0_0 ...
MIG: 16:41:36 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:41:36 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:41:36 : XGUI hdlLanguage: Verilog
MIG: 16:41:36 : xgui vivado_mode: xpg_bd
MIG: 16:41:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:41:36 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 16:41:38 : 
MIG: 16:41:38 : Inside fn mem: DDR2
MIG: 16:41:38 : QDRII+ Inside fn ui: 81000000
MIG: 16:41:38 : cntrl:  memtype: DDR2
MIG: 16:41:38 : 
MIG: 16:41:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:41:38 : 
MIG: 16:41:38 : 
MIG: 16:41:38 : 
MIG: 16:41:38 : 
MIG: 16:41:38 :  polarity_value: 1
MIG: 16:41:38 : 
MIG: 16:41:38 : 
MIG: 16:41:38 : cntrl:  memtype: DDR2
MIG: 16:41:38 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:41:38 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:41:38 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:41:38 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:41:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: ECC ==> OFF
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:41:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:41:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:41:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:41:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:41:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:41:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:41:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:41:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:41:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:41:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:41:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:41:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:41:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:41:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:41:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:41:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:41:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:41:38 : 
MIG: 16:41:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:41:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:41:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:41:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:41:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:41:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:41:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:41:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:41:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:41:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:41:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:41:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:41:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:41:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:41:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:41:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:41:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:41:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:41:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:41:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:41:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:41:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:41:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:41:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:41:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:41:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:41:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:41:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:41:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:41:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:41:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:41:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:41:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:41:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:41:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:41:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:41:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:41:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:41:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:41:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:41:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:41:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:41:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:41:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:41:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:41:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:41:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:41:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:41:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:41:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:41:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:41:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:41:38 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:41:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:41:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:41:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:41:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:41:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:41:39 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:41:39 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:41:39 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:41:39 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:41:39 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:41:39 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:41:39 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:41:39 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:41:39 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:41:39 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:41:39 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:41:39 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:41:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:41:39 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:41:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:41:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:41:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:41:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:41:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:41:39 : 
MIG: 16:41:39 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:41:39 : 
MIG: 16:41:39 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:41:39 : 
MIG: 16:41:39 : 
MIG: 16:41:39 : 
MIG: 16:41:39 : Same Interface
MIG: 01:08:36 : xml_input_file: board.prj
MIG: 01:08:36 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:08:36 : xml_input_file: board.prj
MIG: 01:08:36 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:08:37 : xml_input_file: board.prj
MIG: 01:08:38 : Absolute path of xml_input_file: board.prj
MIG: 01:08:38 : xml_input_file: board.prj
MIG: 01:08:38 : Absolute path of xml_input_file: board.prj
MIG: 01:08:38 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 01:08:38 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:08:38 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 01:08:38 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:08:38 : In updateAllModelParams
MIG: 01:08:38 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 01:08:38 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:08:38 : ################# RUNNING MIG BATCH ###################
MIG: 01:08:38 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 01:08:38 : synp_flow:  -- synthesis_mode: Other
MIG: 01:08:38 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 01:08:38 : vivado_mode: xpg_bd
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 1
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 : isPortInterface: 0
MIG: 01:08:38 :  locked false  
MIG: 01:08:38 : HDL Language: Verilog
MIG: 01:08:38 : compInfo: true
MIG: 01:08:38 : Vivado Options xc7a100t csg324 -1
MIG: 01:08:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:08:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:08:38 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 01:08:38 : I am in catch area
MIG: 01:08:38 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 01:08:57 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:08:57 : Component_Name: ASL_mig_7series_0_0
MIG: 01:08:57 : Moving ASL_mig_7series_0_0 ...
MIG: 01:08:57 : Moving ASL_mig_7series_0_0.veo ...
MIG: 01:08:57 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 01:08:57 : XGUI hdlLanguage: Verilog
MIG: 01:08:57 : xgui vivado_mode: xpg_bd
MIG: 01:08:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:08:57 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 01:08:59 : 
MIG: 01:08:59 : Inside fn mem: DDR2
MIG: 01:08:59 : QDRII+ Inside fn ui: 81000000
MIG: 01:08:59 : cntrl:  memtype: DDR2
MIG: 01:08:59 : 
MIG: 01:08:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 :  polarity_value: 1
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 : cntrl:  memtype: DDR2
MIG: 01:08:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:08:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 01:08:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: ECC ==> OFF
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 01:08:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:08:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:08:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:08:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 01:08:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:08:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 01:08:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 01:08:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 01:08:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 01:08:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 01:08:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 01:08:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 01:08:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 01:08:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 01:08:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 01:08:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 01:08:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 01:08:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 01:08:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 01:08:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 01:08:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 01:08:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 01:08:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 01:08:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 01:08:59 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 01:08:59 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 01:08:59 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 01:08:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 01:08:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 01:08:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 01:08:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 01:08:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 01:08:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 01:08:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 01:08:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 01:08:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 01:08:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 01:08:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:08:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 01:08:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:08:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 01:08:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 01:08:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 01:08:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 01:08:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 01:08:59 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 01:08:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:08:59 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 01:08:59 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 01:08:59 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 01:08:59 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 01:08:59 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 01:08:59 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 01:08:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 01:08:59 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 01:08:59 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 01:08:59 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 01:08:59 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:08:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:08:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:08:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:08:59 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 01:08:59 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:08:59 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 01:08:59 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 01:08:59 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 01:08:59 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 01:08:59 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:08:59 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 01:08:59 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 01:08:59 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 01:08:59 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 01:08:59 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:08:59 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 01:08:59 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 01:08:59 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:08:59 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 01:08:59 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 01:08:59 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 01:08:59 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 01:08:59 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:08:59 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 01:08:59 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 01:08:59 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 01:08:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 01:08:59 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:08:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:08:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:08:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:08:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:08:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:08:59 : 
MIG: 01:08:59 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 01:08:59 : 
MIG: 01:08:59 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 : 
MIG: 01:08:59 : Same Interface
MIG: 01:10:09 : Running synthesis.xit
MIG: 01:10:09 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:09 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 01:10:09 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:09 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 01:10:09 : vivado_mode: xpg_bd
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 1
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:09 : isPortInterface: 0
MIG: 01:10:10 :  locked false  
MIG: 01:10:10 : HDL Language: Verilog
MIG: 01:10:10 : compInfo: false
MIG: 01:10:10 : Vivado Options xc7a100t csg324 -1
MIG: 01:10:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:10:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:10:10 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 01:10:10 : I am in catch area
MIG: 01:10:10 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:25 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:10:25 : Component_Name: ASL_mig_7series_0_0
MIG: 01:10:25 : Moving ASL_mig_7series_0_0 ...
MIG: 01:11:04 : Running synthesis.xit
MIG: 01:11:04 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:04 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 01:11:04 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:04 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 01:11:04 : vivado_mode: xpg_bd
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:04 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 1
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 : isPortInterface: 0
MIG: 01:11:05 :  locked false  
MIG: 01:11:05 : HDL Language: Verilog
MIG: 01:11:05 : compInfo: false
MIG: 01:11:05 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:11:05 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 01:11:05 : I am in catch area
MIG: 01:11:05 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:18 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:11:18 : Component_Name: ASL_mig_7series_0_0
MIG: 01:11:18 : Moving ASL_mig_7series_0_0 ...
MIG: 01:11:18 : Moving ASL_mig_7series_0_0.veo ...
MIG: 01:11:19 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:20 : Running vlog_synth_rpr.xit
MIG: 01:11:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 01:11:20 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:11:20 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:20 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 01:11:21 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:21 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 01:11:21 : vivado_mode: xpg_bd
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 1
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 : isPortInterface: 0
MIG: 01:11:21 :  locked false  
MIG: 01:11:21 : HDL Language: Verilog
MIG: 01:11:21 : compInfo: false
MIG: 01:11:21 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:11:21 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 01:11:21 : I am in catch area
MIG: 01:11:21 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:33 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:11:33 : Component_Name: ASL_mig_7series_0_0
MIG: 01:11:33 : Moving ASL_mig_7series_0_0 ...
MIG: 01:11:33 : Moving ASL_mig_7series_0_0.veo ...
MIG: 01:11:33 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:33 : Running implementation.xit
MIG: 01:11:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 01:11:34 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:11:34 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:34 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 01:11:34 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:34 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 01:11:34 : vivado_mode: xpg_bd
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 1
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 : isPortInterface: 0
MIG: 01:11:34 :  locked false  
MIG: 01:11:34 : HDL Language: Verilog
MIG: 01:11:34 : compInfo: false
MIG: 01:11:34 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:11:34 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 01:11:34 : I am in catch area
MIG: 01:11:34 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:47 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 01:11:47 : Component_Name: ASL_mig_7series_0_0
MIG: 01:11:47 : Moving ASL_mig_7series_0_0 ...
MIG: 01:11:47 : Moving ASL_mig_7series_0_0.veo ...
MIG: 01:11:47 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 06:33:21 : xml_input_file: board.prj
MIG: 06:33:22 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 06:33:22 : xml_input_file: board.prj
MIG: 06:33:22 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 06:33:23 : xml_input_file: board.prj
MIG: 06:33:23 : Absolute path of xml_input_file: board.prj
MIG: 06:33:23 : xml_input_file: board.prj
MIG: 06:33:23 : Absolute path of xml_input_file: board.prj
MIG: 06:33:23 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 06:33:23 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 06:33:23 : xml_input_file: ..\..\..\..\..\..\..\..\Documents\Document\2015-2016\ECE532\Project\ASL_Project\ASL_Project.srcs\sources_1\bd\ASL\ip\ASL_mig_7series_0_0\board.prj
MIG: 06:33:23 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 06:33:23 : In updateAllModelParams
MIG: 06:33:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 06:33:23 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 06:33:23 : ################# RUNNING MIG BATCH ###################
MIG: 06:33:23 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 06:33:23 : synp_flow:  -- synthesis_mode: Other
MIG: 06:33:23 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 06:33:23 : vivado_mode: xpg_bd
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:23 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 1
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 : isPortInterface: 0
MIG: 06:33:24 :  locked false  
MIG: 06:33:24 : HDL Language: Verilog
MIG: 06:33:24 : compInfo: true
MIG: 06:33:24 : Vivado Options xc7a100t csg324 -1
MIG: 06:33:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 06:33:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 06:33:24 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 06:33:24 : I am in catch area
MIG: 06:33:24 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 06:33:48 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 06:33:48 : Component_Name: ASL_mig_7series_0_0
MIG: 06:33:48 : Moving ASL_mig_7series_0_0 ...
MIG: 06:33:48 : Moving ASL_mig_7series_0_0.veo ...
MIG: 06:33:48 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 06:33:48 : XGUI hdlLanguage: Verilog
MIG: 06:33:48 : xgui vivado_mode: xpg_bd
MIG: 06:33:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 06:33:48 : Reading C:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 06:33:50 : 
MIG: 06:33:50 : Inside fn mem: DDR2
MIG: 06:33:50 : QDRII+ Inside fn ui: 81000000
MIG: 06:33:50 : cntrl:  memtype: DDR2
MIG: 06:33:50 : 
MIG: 06:33:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 :  polarity_value: 1
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 : cntrl:  memtype: DDR2
MIG: 06:33:50 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 06:33:50 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 06:33:50 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: ECC ==> OFF
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 06:33:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 06:33:50 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 06:33:50 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 06:33:50 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 06:33:50 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 06:33:50 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 06:33:50 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 06:33:50 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 06:33:50 :  Invalid Param: DDR2_AL ==> "0"
MIG: 06:33:50 :  Invalid Param: DDR2_nAL ==> 0
MIG: 06:33:50 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 06:33:50 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 06:33:50 :  Invalid Param: DDR2_CL ==> 5
MIG: 06:33:50 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 06:33:50 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 06:33:50 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 06:33:50 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 06:33:50 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 06:33:50 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 06:33:50 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 06:33:50 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 06:33:50 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 06:33:50 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 06:33:50 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 06:33:50 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 06:33:50 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 06:33:50 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 06:33:50 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 06:33:50 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 06:33:50 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 06:33:50 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 06:33:50 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 06:33:50 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 06:33:50 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 06:33:50 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 06:33:50 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 06:33:50 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 06:33:50 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 06:33:50 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 06:33:50 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 06:33:50 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 06:33:50 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 06:33:50 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 06:33:50 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 06:33:50 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 06:33:50 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 06:33:50 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 06:33:50 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 06:33:50 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 06:33:50 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 06:33:50 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 06:33:50 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 06:33:50 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 06:33:50 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 06:33:50 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 06:33:50 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 06:33:50 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 06:33:50 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 06:33:50 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 06:33:50 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 06:33:50 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 06:33:50 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 06:33:50 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 06:33:50 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 06:33:50 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 06:33:50 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 06:33:50 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 06:33:50 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 06:33:50 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 06:33:50 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 06:33:50 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 06:33:50 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 06:33:50 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 06:33:50 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 06:33:50 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 06:33:50 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 06:33:50 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 06:33:50 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 06:33:50 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 06:33:50 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 06:33:50 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 06:33:50 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 06:33:50 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 06:33:50 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 06:33:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 06:33:50 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 06:33:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 06:33:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 06:33:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 06:33:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 06:33:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 06:33:50 : 
MIG: 06:33:50 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 06:33:50 : 
MIG: 06:33:50 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 : 
MIG: 06:33:50 : Same Interface
MIG: 12:44:22 : xml_input_file: board.prj
MIG: 12:44:22 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:22 : xml_input_file: board.prj
MIG: 12:44:22 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:23 : xml_input_file: board.prj
MIG: 12:44:23 : Absolute path of xml_input_file: board.prj
MIG: 12:44:23 : xml_input_file: board.prj
MIG: 12:44:23 : Absolute path of xml_input_file: board.prj
MIG: 12:44:23 : xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:23 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:23 : xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:23 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:23 : In updateAllModelParams
MIG: 12:44:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:44:23 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 12:44:23 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:23 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 12:44:23 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:23 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 12:44:23 : vivado_mode: xpg_bd
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 1
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 : isPortInterface: 0
MIG: 12:44:23 :  locked false  
MIG: 12:44:23 : HDL Language: Verilog
MIG: 12:44:24 : compInfo: true
MIG: 12:44:24 : Vivado Options xc7a100t csg324 -1
MIG: 12:44:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:44:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:44:24 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:44:24 : I am in catch area
MIG: 12:44:24 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:44:34 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/board.prj
MIG: 12:44:34 : Component_Name: ASL_mig_7series_0_0
MIG: 12:44:34 : Moving ASL_mig_7series_0_0 ...
MIG: 12:44:35 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:44:35 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:35 : XGUI hdlLanguage: Verilog
MIG: 12:44:35 : xgui vivado_mode: xpg_bd
MIG: 12:44:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:44:35 : Reading W:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 12:44:36 : 
MIG: 12:44:36 : Inside fn mem: DDR2
MIG: 12:44:36 : QDRII+ Inside fn ui: 81000000
MIG: 12:44:36 : cntrl:  memtype: DDR2
MIG: 12:44:36 : 
MIG: 12:44:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:44:36 : 
MIG: 12:44:36 : 
MIG: 12:44:36 : 
MIG: 12:44:36 : 
MIG: 12:44:36 :  polarity_value: 1
MIG: 12:44:36 : 
MIG: 12:44:36 : 
MIG: 12:44:36 : cntrl:  memtype: DDR2
MIG: 12:44:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:44:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:44:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:44:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:44:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:44:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: ECC ==> OFF
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:44:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:44:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:44:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:44:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:44:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:44:36 : 
MIG: 12:44:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:44:37 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:44:37 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:44:37 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:44:37 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:44:37 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:44:37 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:44:37 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:44:37 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:44:37 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:44:37 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:44:37 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:44:37 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:44:37 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:44:37 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:44:37 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:44:37 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:44:37 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:44:37 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:44:37 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:44:37 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:44:37 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:44:37 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:44:37 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:44:37 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:44:37 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:44:37 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:44:37 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:44:37 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:44:37 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:44:37 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:44:37 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:44:37 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:44:37 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:44:37 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:44:37 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:44:37 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:44:37 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:44:37 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:44:37 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:44:37 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:44:37 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:44:37 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:44:37 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:44:37 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:44:37 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:44:37 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:44:37 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:44:37 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:44:37 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:44:37 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:44:37 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:44:37 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:44:37 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:44:37 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:44:37 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:44:37 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:44:37 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:44:37 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:44:37 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:44:37 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:44:37 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:44:37 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:44:37 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:44:37 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:44:37 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:44:37 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:44:37 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:44:37 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:44:37 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:44:37 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:44:37 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:44:37 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:44:37 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:44:37 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:44:37 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:44:37 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:44:37 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:44:37 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:44:37 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:44:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:44:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:44:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:44:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:44:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:44:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:44:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:44:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:44:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:44:37 : 
MIG: 12:44:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:44:37 : 
MIG: 12:44:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:44:37 : 
MIG: 12:44:37 : 
MIG: 12:44:37 : 
MIG: 12:44:37 : Same Interface
MIG: 12:44:40 : Running customizer.xit
MIG: 12:44:40 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:44:40 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/miaoemil/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3260-BA3155WS03/coregen/ASL_mig_7series_0_0
MIG: 12:44:40 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:40 : outputDirectory: c:/Users/miaoemil/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3260-BA3155WS03/coregen/ASL_mig_7series_0_0/_tmp/
MIG: 12:44:40 : vivado_mode: xpg_bd
MIG: 12:44:40 :  locked false  
MIG: 12:44:40 : HDL Language: Verilog
MIG: 12:44:40 : compInfo: false
MIG: 12:44:40 : Vivado Options xc7a100t csg324 -1
MIG: 12:44:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:44:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:44:40 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:44:40 : I am in catch area
MIG: 12:44:40 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/miaoemil/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3260-BA3155WS03/coregen/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/miaoemil/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3260-BA3155WS03/coregen/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:45:42 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 12:45:42 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:45:42 : XML_INPUT_FILE: c:/Users/miaoemil/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3260-BA3155WS03/coregen/ASL_mig_7series_0_0/mig_a.prj
MIG: 12:45:42 : Component_Name: ASL_mig_7series_0_0
MIG: 12:45:42 : Moving ASL_mig_7series_0_0 ...
MIG: 12:45:42 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:45:42 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:45:42 : Sending back 0
MIG: 12:45:44 : xml_input_file: mig_a.prj
MIG: 12:45:44 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 12:45:44 : xml_input_file: mig_a.prj
MIG: 12:45:44 : Absolute path of xml_input_file: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 12:45:44 : In updateAllModelParams
MIG: 12:45:44 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:45:44 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:45:44 : XGUI hdlLanguage: Verilog
MIG: 12:45:44 : xgui vivado_mode: xpg_bd
MIG: 12:45:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:45:44 : Reading W:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/ASL_mig_7series_0_0/user_design/rtl/ASL_mig_7series_0_0_mig.v ...
MIG: 12:45:45 : 
MIG: 12:45:45 : Inside fn mem: DDR2
MIG: 12:45:45 : QDRII+ Inside fn ui: 81000000
MIG: 12:45:45 : cntrl:  memtype: DDR2
MIG: 12:45:45 : 
MIG: 12:45:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:45:45 : 
MIG: 12:45:45 : 
MIG: 12:45:45 : 
MIG: 12:45:45 : 
MIG: 12:45:45 :  polarity_value: 1
MIG: 12:45:45 : 
MIG: 12:45:45 : EXTERNAL
MIG: 12:45:45 : cntrl:  memtype: DDR2
MIG: 12:45:45 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:45:45 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:45:45 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:45:45 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:45:45 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:45:45 : 
MIG: 12:45:45 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:45:46 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: ECC ==> OFF
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:45:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:45:46 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:45:46 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:45:46 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:45:46 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:45:46 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:45:46 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:45:46 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:45:46 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:45:46 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:45:46 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:45:46 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:45:46 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:45:46 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:45:46 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:45:46 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:45:46 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:45:46 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:45:46 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:45:46 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:45:46 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:45:46 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:45:46 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:45:46 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:45:46 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:45:46 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:45:46 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:45:46 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:45:46 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:45:46 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:45:46 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:45:46 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:45:46 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:45:46 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:45:46 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:45:46 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:45:46 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:45:46 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:45:46 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:45:46 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:45:46 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:45:46 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:45:46 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:45:46 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:45:46 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:45:46 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:45:46 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:45:46 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:45:46 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:45:46 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:45:46 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:45:46 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:45:46 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:45:46 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:45:46 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:45:46 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:45:46 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:45:46 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:45:46 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:45:46 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:45:46 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:45:46 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:45:46 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:45:46 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:45:46 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:45:46 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:45:46 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:45:46 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:45:46 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:45:46 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:45:46 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:45:46 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:45:46 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:45:46 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "ASL_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:45:46 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:45:46 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:45:46 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:45:46 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:45:46 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:45:46 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:45:46 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:45:46 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:45:46 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:45:46 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:45:46 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:45:46 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:45:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:45:46 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:45:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:45:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:45:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:45:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:45:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:45:46 : 
MIG: 12:45:46 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:45:46 : 
MIG: 12:45:46 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 12:45:46 : 
MIG: 12:45:46 : 
MIG: 12:45:46 : 
MIG: 12:45:46 : Same Interface
MIG: 12:50:37 : Running synthesis.xit
MIG: 12:50:37 : ################# RUNNING MIG BATCH ###################
MIG: 12:50:37 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 12:50:37 : synp_flow:  -- synthesis_mode: Other
MIG: 12:50:37 : outputDirectory: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 12:50:37 : vivado_mode: xpg_bd
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:37 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 1
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 : isPortInterface: 0
MIG: 12:50:38 :  locked false  
MIG: 12:50:38 : HDL Language: Verilog
MIG: 12:50:38 : compInfo: false
MIG: 12:50:38 : Vivado Options xc7a100t csg324 -1
MIG: 12:50:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:50:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 12:50:38 : xilinx_path: C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE
MIG: 12:50:38 : I am in catch area
MIG: 12:50:38 : Running C:/DESL_Installs/Xilinx-Vivado-15/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 12:50:45 : XML_INPUT_FILE: w:/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 12:50:45 : Component_Name: ASL_mig_7series_0_0
MIG: 12:50:45 : Moving ASL_mig_7series_0_0 ...
MIG: 12:50:46 : Moving ASL_mig_7series_0_0.veo ...
MIG: 12:50:46 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 12:50:46 : Running vlog_synth_rpr.xit
MIG: 12:50:46 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:50:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 12:50:47 : Running implementation.xit
MIG: 12:50:47 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 12:50:47 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 13:36:37 : xml_input_file: mig_a.prj
MIG: 13:36:37 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 13:36:37 : xml_input_file: mig_a.prj
MIG: 13:36:37 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 16:47:46 : xml_input_file: mig_a.prj
MIG: 16:47:46 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 16:47:46 : xml_input_file: mig_a.prj
MIG: 16:47:46 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 02:21:52 : xml_input_file: mig_a.prj
MIG: 02:21:52 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 02:21:52 : xml_input_file: mig_a.prj
MIG: 02:21:52 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project_new/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 04:09:17 : xml_input_file: mig_a.prj
MIG: 04:09:17 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 04:09:17 : xml_input_file: mig_a.prj
MIG: 04:09:17 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 04:11:04 : Running synthesis.xit
MIG: 04:11:05 : ################# RUNNING MIG BATCH ###################
MIG: 04:11:05 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 04:11:05 : synp_flow:  -- synthesis_mode: Other
MIG: 04:11:05 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 04:11:05 : vivado_mode: xpg_bd
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 1
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 : isPortInterface: 0
MIG: 04:11:05 :  locked false  
MIG: 04:11:05 : HDL Language: Verilog
MIG: 04:11:05 : compInfo: false
MIG: 04:11:05 : Vivado Options xc7a100t csg324 -1
MIG: 04:11:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 04:11:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 04:11:05 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 04:11:05 : I am in catch area
MIG: 04:11:05 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 04:11:40 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 04:11:40 : Component_Name: ASL_mig_7series_0_0
MIG: 04:11:40 : Moving ASL_mig_7series_0_0 ...
MIG: 04:11:41 : Moving ASL_mig_7series_0_0.veo ...
MIG: 04:11:41 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 04:11:42 : Running vlog_synth_rpr.xit
MIG: 04:11:43 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 04:11:43 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 04:11:43 : Running implementation.xit
MIG: 04:11:44 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 04:11:44 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 14:57:54 : xml_input_file: mig_a.prj
MIG: 14:57:54 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 14:57:54 : xml_input_file: mig_a.prj
MIG: 14:57:54 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 15:01:40 : Running synthesis.xit
MIG: 15:01:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:40 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 15:01:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:40 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 15:01:40 : vivado_mode: xpg_bd
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 1
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 : isPortInterface: 0
MIG: 15:01:41 :  locked false  
MIG: 15:01:41 : HDL Language: Verilog
MIG: 15:01:41 : compInfo: false
MIG: 15:01:41 : Vivado Options xc7a100t csg324 -1
MIG: 15:01:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:01:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:01:41 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 15:01:41 : I am in catch area
MIG: 15:01:41 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:03 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 15:02:03 : Component_Name: ASL_mig_7series_0_0
MIG: 15:02:03 : Moving ASL_mig_7series_0_0 ...
MIG: 15:02:03 : Moving ASL_mig_7series_0_0.veo ...
MIG: 15:02:03 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:05 : Running vlog_synth_rpr.xit
MIG: 15:02:05 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 15:02:05 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 15:02:06 : Running implementation.xit
MIG: 15:02:06 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 15:02:06 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:30:03 : Running synthesis.xit
MIG: 16:30:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:03 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:30:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:03 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:30:03 : vivado_mode: xpg_bd
MIG: 16:30:03 : isPortInterface: 0
MIG: 16:30:03 : isPortInterface: 0
MIG: 16:30:03 : isPortInterface: 0
MIG: 16:30:03 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 1
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 : isPortInterface: 0
MIG: 16:30:04 :  locked false  
MIG: 16:30:04 : HDL Language: Verilog
MIG: 16:30:04 : compInfo: false
MIG: 16:30:04 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:30:04 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:30:04 : I am in catch area
MIG: 16:30:04 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:19 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 16:30:19 : Component_Name: ASL_mig_7series_0_0
MIG: 16:30:19 : Moving ASL_mig_7series_0_0 ...
MIG: 16:31:09 : Running synthesis.xit
MIG: 16:31:10 : ################# RUNNING MIG BATCH ###################
MIG: 16:31:10 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 16:31:10 : synp_flow:  -- synthesis_mode: Other
MIG: 16:31:10 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 16:31:10 : vivado_mode: xpg_bd
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 1
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 : isPortInterface: 0
MIG: 16:31:10 :  locked false  
MIG: 16:31:10 : HDL Language: Verilog
MIG: 16:31:10 : compInfo: false
MIG: 16:31:10 : Vivado Options xc7a100t csg324 -1
MIG: 16:31:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:31:10 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 16:31:10 : I am in catch area
MIG: 16:31:10 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 16:31:25 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 16:31:25 : Component_Name: ASL_mig_7series_0_0
MIG: 16:31:25 : Moving ASL_mig_7series_0_0 ...
MIG: 16:31:25 : Moving ASL_mig_7series_0_0.veo ...
MIG: 16:31:25 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 16:31:27 : Running vlog_synth_rpr.xit
MIG: 16:31:27 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:31:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:31:28 : Running implementation.xit
MIG: 16:31:28 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 16:31:28 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 22:19:17 : Running synthesis.xit
MIG: 22:19:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:19:17 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 22:19:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:19:17 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 22:19:17 : vivado_mode: xpg_bd
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:17 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 1
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 : isPortInterface: 0
MIG: 22:19:18 :  locked false  
MIG: 22:19:18 : HDL Language: Verilog
MIG: 22:19:18 : compInfo: false
MIG: 22:19:18 : Vivado Options xc7a100t csg324 -1
MIG: 22:19:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:19:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 22:19:18 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 22:19:18 : I am in catch area
MIG: 22:19:24 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:57 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 22:19:57 : Component_Name: ASL_mig_7series_0_0
MIG: 22:19:57 : Moving ASL_mig_7series_0_0 ...
MIG: 22:19:57 : Moving ASL_mig_7series_0_0.veo ...
MIG: 22:19:57 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:59 : Running vlog_synth_rpr.xit
MIG: 22:20:00 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 22:20:00 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 22:20:00 : Running implementation.xit
MIG: 22:20:01 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 22:20:01 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 00:30:29 : xml_input_file: mig_a.prj
MIG: 00:30:29 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 00:30:29 : xml_input_file: mig_a.prj
MIG: 00:30:29 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 11:35:43 : xml_input_file: mig_a.prj
MIG: 11:35:43 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 11:35:43 : xml_input_file: mig_a.prj
MIG: 11:35:43 : Absolute path of xml_input_file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 11:36:41 : Running synthesis.xit
MIG: 11:36:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:41 : Writing IN file for 'ASL_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0
MIG: 11:36:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:41 : outputDirectory: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/_tmp/
MIG: 11:36:41 : vivado_mode: xpg_bd
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 1
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 : isPortInterface: 0
MIG: 11:36:41 :  locked false  
MIG: 11:36:41 : HDL Language: Verilog
MIG: 11:36:41 : compInfo: false
MIG: 11:36:41 : Vivado Options xc7a100t csg324 -1
MIG: 11:36:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:36:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:36:41 : xilinx_path: C:/Xilinx/Vivado/2015.1/ids_lite/ISE
MIG: 11:36:41 : I am in catch area
MIG: 11:36:41 : Running C:/Xilinx/Vivado/2015.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/xil_txt.out ... 
MIG: 11:37:03 : XML_INPUT_FILE: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ASL_Project/ASL_Project.srcs/sources_1/bd/ASL/ip/ASL_mig_7series_0_0/mig_a.prj
MIG: 11:37:03 : Component_Name: ASL_mig_7series_0_0
MIG: 11:37:03 : Moving ASL_mig_7series_0_0 ...
MIG: 11:37:04 : Moving ASL_mig_7series_0_0.veo ...
MIG: 11:37:04 : Moving ASL_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:06 : Running vlog_synth_rpr.xit
MIG: 11:37:07 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 11:37:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:37:07 : Running implementation.xit
MIG: 11:37:07 : IGN:     <ModuleName>ASL_mig_7series_0_0</ModuleName> <==>     <ModuleName>ASL_mig_7series_0_0</ModuleName> 
MIG: 11:37:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
