$date
	Sat Jan 31 22:21:46 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$var reg 1 & mode $end
$scope module uut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % cin $end
$var wire 1 & mode $end
$var wire 4 ) s [3:0] $end
$var wire 1 " cout $end
$var wire 3 * c [2:0] $end
$scope module bit0 $end
$var wire 1 + P $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . beff $end
$var wire 1 % cin $end
$var wire 1 / cout $end
$var wire 1 & mode $end
$var wire 1 0 s $end
$upscope $end
$scope module bit1 $end
$var wire 1 1 P $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 beff $end
$var wire 1 5 cin $end
$var wire 1 6 cout $end
$var wire 1 & mode $end
$var wire 1 7 s $end
$upscope $end
$scope module bit2 $end
$var wire 1 8 P $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; beff $end
$var wire 1 < cin $end
$var wire 1 = cout $end
$var wire 1 & mode $end
$var wire 1 > s $end
$upscope $end
$scope module bit3 $end
$var wire 1 ? P $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 B beff $end
$var wire 1 C cin $end
$var wire 1 " cout $end
$var wire 1 & mode $end
$var wire 1 D s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1D
0C
1B
0A
0@
1?
1>
0=
0<
1;
0:
09
18
17
06
15
04
13
02
01
10
1/
1.
0-
1,
0+
b1 *
b1111 )
b10 (
b1 '
1&
1%
b10 $
b1 #
0"
b1111 !
$end
#10000000000
1"
0D
1C
1=
0>
1<
05
16
10
b110 *
0/
b1 !
b1 )
07
0.
14
0+
01
1-
03
0,
12
b1 $
b1 (
b10 #
b10 '
#20000000000
1"
0D
1<
15
1C
07
16
1/
b111 *
1=
11
00
b0 !
b0 )
0>
04
0;
1+
18
13
1:
1,
19
b111 $
b111 (
b111 #
b111 '
#30000000000
0<
0C
06
b1 *
0=
17
0>
0"
01
08
0D
0+
0?
03
0:
02
09
b10 !
b10 )
00
1.
04
0;
0B
b1 $
b1 (
b1 #
b1 '
0%
0&
#40000000000
0>
0<
05
06
10
b0 *
0/
b11 !
b11 )
17
1+
11
0,
12
b10 #
b10 '
#50000000000
