Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: napoje_beh.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "napoje_beh.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "napoje_beh"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : napoje_beh
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" into library work
Parsing entity <napoje_beh>.
Parsing architecture <Napoje_beh> of entity <napoje_beh>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <napoje_beh> (architecture <Napoje_beh>) from library <work>.
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 96: stan should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 97: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 98: moc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 99: kawa_ile should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 101: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 102: moc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 103: herb_ile should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 105: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 106: moc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 107: sok_ile should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 111: stan should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 152: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 153: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 192: monety_ile should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 196: monety_ile should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 221: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 222: napoj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 224: moc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd" Line 225: moc should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <napoje_beh>.
    Related source file is "E:\PWR\sem 6\WSC\PROJEKT\Projekt\napoje.vhd".
    Found 4-bit register for signal <HERB_cena>.
    Found 4-bit register for signal <SOK_cena>.
    Found 4-bit register for signal <KAWA_cena>.
    Found 2-bit register for signal <nr_podajnika>.
    Found 2-bit register for signal <moc_tmp>.
    Found 3-bit register for signal <STAN>.
    Found 1-bit register for signal <podajnik_trig>.
    Found 1-bit register for signal <podajnik_tmp>.
    Found 1-bit register for signal <napoj_gotowy>.
    Found 1-bit register for signal <OK_a>.
    Found 1-bit register for signal <OK_aa>.
    Found 1-bit register for signal <sel_a>.
    Found 1-bit register for signal <sel_aa>.
    Found 1-bit register for signal <moneta_in_a>.
    Found 1-bit register for signal <moneta_in_aa>.
    Found 1-bit register for signal <KAWA_ile<7>>.
    Found 1-bit register for signal <KAWA_ile<6>>.
    Found 1-bit register for signal <KAWA_ile<5>>.
    Found 1-bit register for signal <KAWA_ile<4>>.
    Found 1-bit register for signal <KAWA_ile<3>>.
    Found 1-bit register for signal <KAWA_ile<2>>.
    Found 1-bit register for signal <KAWA_ile<1>>.
    Found 1-bit register for signal <KAWA_ile<0>>.
    Found 1-bit register for signal <HERB_ile<7>>.
    Found 1-bit register for signal <HERB_ile<6>>.
    Found 1-bit register for signal <HERB_ile<5>>.
    Found 1-bit register for signal <HERB_ile<4>>.
    Found 1-bit register for signal <HERB_ile<3>>.
    Found 1-bit register for signal <HERB_ile<2>>.
    Found 1-bit register for signal <HERB_ile<1>>.
    Found 1-bit register for signal <HERB_ile<0>>.
    Found 1-bit register for signal <SOK_ile<7>>.
    Found 1-bit register for signal <SOK_ile<6>>.
    Found 1-bit register for signal <SOK_ile<5>>.
    Found 1-bit register for signal <SOK_ile<4>>.
    Found 1-bit register for signal <SOK_ile<3>>.
    Found 1-bit register for signal <SOK_ile<2>>.
    Found 1-bit register for signal <SOK_ile<1>>.
    Found 1-bit register for signal <SOK_ile<0>>.
    Found finite state machine <FSM_0> for signal <STAN>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <MONETY_ile[7]_GND_5_o_add_82_OUT> created at line 192.
    Found 2-bit adder for signal <napoj[1]_GND_5_o_add_94_OUT> created at line 221.
    Found 2-bit adder for signal <moc[1]_GND_5_o_add_100_OUT> created at line 224.
    Found 2-bit adder for signal <moc_tmp[1]_GND_5_o_add_113_OUT> created at line 248.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_38_OUT<7:0>> created at line 99.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_41_OUT<7:0>> created at line 103.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_44_OUT<7:0>> created at line 107.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_87_OUT<7:0>> created at line 196.
    Found 2x4-bit multiplier for signal <moc[1]_KAWA_cena[3]_MuLt_36_OUT> created at line 98.
    Found 2x4-bit multiplier for signal <moc[1]_HERB_cena[3]_MuLt_39_OUT> created at line 102.
    Found 2x4-bit multiplier for signal <moc[1]_SOK_cena[3]_MuLt_42_OUT> created at line 106.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<5>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<4>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<3>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<2>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<1>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <naleznosc[7]_GND_5_o_mux_46_OUT<0>> created at line 96.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <naleznosc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ile_sub_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MONETY_ile<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <napoj<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <napoj<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <n0129> created at line 159
    Found 2-bit comparator lessequal for signal <n0172> created at line 221
    Found 2-bit comparator lessequal for signal <n0176> created at line 224
    Found 2-bit comparator greater for signal <moc_tmp[1]_moc[1]_LessThan_113_o> created at line 242
    Found 2-bit comparator not equal for signal <moc_tmp[1]_moc[1]_equal_116_o> created at line 251
    Summary:
	inferred   3 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  21 Latch(s).
	inferred   5 Comparator(s).
	inferred  89 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <napoje_beh> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 4x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 4
# Registers                                            : 38
 1-bit register                                        : 33
 2-bit register                                        : 2
 4-bit register                                        : 3
# Latches                                              : 21
 1-bit latch                                           : 21
# Comparators                                          : 5
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 4-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <napoje_beh>.
The following registers are absorbed into counter <moc_tmp>: 1 register on signal <moc_tmp>.
Unit <napoje_beh> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 4x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 4
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 5
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 88
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 4-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <podajnik_trig> in Unit <napoje_beh> is equivalent to the following FF/Latch, which will be removed : <podajnik_tmp> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STAN[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 001   | 001
 011   | 011
 100   | 100
 110   | 110
 010   | 010
-------------------
WARNING:Xst:1710 - FF/Latch <naleznosc_7> (without init value) has a constant value of 0 in block <napoje_beh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <naleznosc_6> (without init value) has a constant value of 0 in block <napoje_beh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    SOK_ile_0 in unit <napoje_beh>
    HERB_ile_0 in unit <napoje_beh>
    SOK_ile_1 in unit <napoje_beh>
    SOK_ile_2 in unit <napoje_beh>
    SOK_ile_3 in unit <napoje_beh>
    SOK_ile_4 in unit <napoje_beh>
    SOK_ile_6 in unit <napoje_beh>
    SOK_ile_7 in unit <napoje_beh>
    SOK_ile_5 in unit <napoje_beh>
    HERB_ile_1 in unit <napoje_beh>
    HERB_ile_3 in unit <napoje_beh>
    HERB_ile_4 in unit <napoje_beh>
    HERB_ile_2 in unit <napoje_beh>
    HERB_ile_5 in unit <napoje_beh>
    HERB_ile_6 in unit <napoje_beh>
    KAWA_ile_0 in unit <napoje_beh>
    KAWA_ile_1 in unit <napoje_beh>
    HERB_ile_7 in unit <napoje_beh>
    KAWA_ile_2 in unit <napoje_beh>
    KAWA_ile_3 in unit <napoje_beh>
    KAWA_ile_5 in unit <napoje_beh>
    KAWA_ile_6 in unit <napoje_beh>
    KAWA_ile_4 in unit <napoje_beh>
    KAWA_ile_7 in unit <napoje_beh>


Optimizing unit <napoje_beh> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block napoje_beh, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : napoje_beh.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 255
#      INV                         : 3
#      LUT2                        : 18
#      LUT3                        : 34
#      LUT4                        : 27
#      LUT5                        : 40
#      LUT6                        : 116
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 118
#      FDC                         : 34
#      FDCE                        : 16
#      FDP                         : 25
#      LD                          : 6
#      LDC                         : 35
#      LDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 17
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  126800     0%  
 Number of Slice LUTs:                  238  out of  63400     0%  
    Number used as Logic:               238  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    286
   Number with an unused Flip Flop:     168  out of    286    58%  
   Number with an unused LUT:            48  out of    286    16%  
   Number of fully used LUT-FF pairs:    70  out of    286    24%  
   Number of unique control sets:        83

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk                                                              | BUFGP                  | 75    |
moneta_in_edge_STAN[2]_OR_57_o(moneta_in_edge_STAN[2]_OR_57_o1:O)| NONE(*)(MONETY_ile_7)  | 8     |
sel_edge_STAN[2]_AND_41_o(sel_edge_STAN[2]_AND_41_o1:O)          | NONE(*)(moc_1)         | 2     |
sel_edge_STAN[2]_AND_46_o(sel_edge_STAN[2]_AND_46_o1:O)          | NONE(*)(napoj_0)       | 2     |
reset_napoj[1]_MUX_48_o(Mmux_reset_napoj[1]_MUX_48_o11:O)        | NONE(*)(naleznosc_5)   | 7     |
reset_GND_5_o_AND_52_o(reset_GND_5_o_AND_52_o1:O)                | NONE(*)(KAWA_ile_7_LDC)| 1     |
reset_GND_5_o_AND_58_o(reset_GND_5_o_AND_58_o1:O)                | NONE(*)(KAWA_ile_4_LDC)| 1     |
reset_GND_5_o_AND_54_o(reset_GND_5_o_AND_54_o1:O)                | NONE(*)(KAWA_ile_6_LDC)| 1     |
reset_GND_5_o_AND_56_o(reset_GND_5_o_AND_56_o1:O)                | NONE(*)(KAWA_ile_5_LDC)| 1     |
reset_GND_5_o_AND_60_o(reset_GND_5_o_AND_60_o1:O)                | NONE(*)(KAWA_ile_3_LDC)| 1     |
reset_GND_5_o_AND_62_o(reset_GND_5_o_AND_62_o1:O)                | NONE(*)(KAWA_ile_2_LDC)| 1     |
reset_GND_5_o_AND_68_o(reset_GND_5_o_AND_68_o1:O)                | NONE(*)(HERB_ile_7_LDC)| 1     |
reset_GND_5_o_AND_64_o(reset_GND_5_o_AND_64_o1:O)                | NONE(*)(KAWA_ile_1_LDC)| 1     |
reset_GND_5_o_AND_66_o(reset_GND_5_o_AND_66_o1:O)                | NONE(*)(KAWA_ile_0_LDC)| 1     |
reset_GND_5_o_AND_70_o(reset_GND_5_o_AND_70_o1:O)                | NONE(*)(HERB_ile_6_LDC)| 1     |
reset_GND_5_o_AND_72_o(reset_GND_5_o_AND_72_o1:O)                | NONE(*)(HERB_ile_5_LDC)| 1     |
reset_GND_5_o_AND_78_o(reset_GND_5_o_AND_78_o1:O)                | NONE(*)(HERB_ile_2_LDC)| 1     |
reset_GND_5_o_AND_74_o(reset_GND_5_o_AND_74_o1:O)                | NONE(*)(HERB_ile_4_LDC)| 1     |
reset_GND_5_o_AND_76_o(reset_GND_5_o_AND_76_o1:O)                | NONE(*)(HERB_ile_3_LDC)| 1     |
reset_GND_5_o_AND_80_o(reset_GND_5_o_AND_80_o1:O)                | NONE(*)(HERB_ile_1_LDC)| 1     |
reset_GND_5_o_AND_88_o(reset_GND_5_o_AND_88_o1:O)                | NONE(*)(SOK_ile_5_LDC) | 1     |
reset_GND_5_o_AND_84_o(reset_GND_5_o_AND_84_o1:O)                | NONE(*)(SOK_ile_7_LDC) | 1     |
reset_GND_5_o_AND_86_o(reset_GND_5_o_AND_86_o1:O)                | NONE(*)(SOK_ile_6_LDC) | 1     |
reset_GND_5_o_AND_90_o(reset_GND_5_o_AND_90_o1:O)                | NONE(*)(SOK_ile_4_LDC) | 1     |
reset_GND_5_o_AND_92_o(reset_GND_5_o_AND_92_o1:O)                | NONE(*)(SOK_ile_3_LDC) | 1     |
reset_GND_5_o_AND_94_o(reset_GND_5_o_AND_94_o1:O)                | NONE(*)(SOK_ile_2_LDC) | 1     |
reset_GND_5_o_AND_96_o(reset_GND_5_o_AND_96_o1:O)                | NONE(*)(SOK_ile_1_LDC) | 1     |
reset_GND_5_o_AND_82_o(reset_GND_5_o_AND_82_o1:O)                | NONE(*)(HERB_ile_0_LDC)| 1     |
reset_GND_5_o_AND_98_o(reset_GND_5_o_AND_98_o1:O)                | NONE(*)(SOK_ile_0_LDC) | 1     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 28 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.531ns (Maximum Frequency: 395.054MHz)
   Minimum input arrival time before clock: 1.604ns
   Maximum output required time after clock: 2.809ns
   Maximum combinational path delay: 3.269ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.531ns (frequency: 395.054MHz)
  Total number of paths / destination ports: 586 / 110
-------------------------------------------------------------------------
Delay:               2.531ns (Levels of Logic = 3)
  Source:            HERB_ile_2_C_2 (FF)
  Destination:       HERB_ile_7_C_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: HERB_ile_2_C_2 to HERB_ile_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.389  HERB_ile_2_C_2 (HERB_ile_2_C_2)
     LUT3:I1->O            3   0.097   0.521  HERB_ile_21 (HERB_ile_2)
     LUT5:I2->O           10   0.097   0.337  Msub_GND_5_o_GND_5_o_sub_41_OUT<7:0>_cy<2>11 (Msub_GND_5_o_GND_5_o_sub_41_OUT<7:0>_cy<2>)
     LUT5:I4->O            2   0.097   0.283  reset_GND_5_o_AND_74_o1 (reset_GND_5_o_AND_74_o)
     FDP:PRE                   0.349          HERB_ile_4_P_4
    ----------------------------------------
    Total                      2.531ns (1.001ns logic, 1.530ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'moneta_in_edge_STAN[2]_OR_57_o'
  Clock period: 2.159ns (frequency: 463.199MHz)
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Delay:               2.159ns (Levels of Logic = 10)
  Source:            MONETY_ile_0 (LATCH)
  Destination:       MONETY_ile_7 (LATCH)
  Source Clock:      moneta_in_edge_STAN[2]_OR_57_o falling
  Destination Clock: moneta_in_edge_STAN[2]_OR_57_o falling

  Data Path: MONETY_ile_0 to MONETY_ile_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             10   0.472   0.337  MONETY_ile_0 (MONETY_ile_0)
     LUT2:I1->O            1   0.097   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_lut<0> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<0> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<1> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<2> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<3> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<4> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<5> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<6> (Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_cy<6>)
     XORCY:CI->O           1   0.370   0.295  Msub_GND_5_o_GND_5_o_sub_87_OUT<7:0>_xor<7> (GND_5_o_GND_5_o_sub_87_OUT<7>)
     LUT6:I5->O            1   0.097   0.000  Mmux_MONETY_ile[7]_MONETY_ile[7]_MUX_117_o11 (MONETY_ile[7]_MONETY_ile[7]_MUX_117_o)
     LDC:D                    -0.028          MONETY_ile_7
    ----------------------------------------
    Total                      2.159ns (1.527ns logic, 0.632ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sel_edge_STAN[2]_AND_41_o'
  Clock period: 1.057ns (frequency: 946.153MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.057ns (Levels of Logic = 1)
  Source:            moc_0 (LATCH)
  Destination:       moc_1 (LATCH)
  Source Clock:      sel_edge_STAN[2]_AND_41_o falling
  Destination Clock: sel_edge_STAN[2]_AND_41_o falling

  Data Path: moc_0 to moc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             44   0.472   0.488  moc_0 (moc_0)
     LUT2:I0->O            1   0.097   0.000  Mmux_moc[1]_moc[1]_MUX_147_o11 (moc[1]_moc[1]_MUX_147_o)
     LDC:D                    -0.028          moc_1
    ----------------------------------------
    Total                      1.057ns (0.569ns logic, 0.488ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sel_edge_STAN[2]_AND_46_o'
  Clock period: 1.056ns (frequency: 946.564MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.056ns (Levels of Logic = 1)
  Source:            napoj_0 (LATCH)
  Destination:       napoj_1 (LATCH)
  Source Clock:      sel_edge_STAN[2]_AND_46_o falling
  Destination Clock: sel_edge_STAN[2]_AND_46_o falling

  Data Path: napoj_0 to napoj_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             41   0.472   0.487  napoj_0 (napoj_0)
     LUT2:I0->O            1   0.097   0.000  Mmux_napoj[1]_napoj[1]_MUX_157_o11 (napoj[1]_napoj[1]_MUX_157_o)
     LDC:D                    -0.028          napoj_1
    ----------------------------------------
    Total                      1.056ns (0.569ns logic, 0.487ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_napoj[1]_MUX_48_o'
  Clock period: 1.903ns (frequency: 525.541MHz)
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Delay:               1.903ns (Levels of Logic = 2)
  Source:            ile_sub_done (LATCH)
  Destination:       naleznosc_5 (LATCH)
  Source Clock:      reset_napoj[1]_MUX_48_o falling
  Destination Clock: reset_napoj[1]_MUX_48_o falling

  Data Path: ile_sub_done to naleznosc_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.472   0.539  ile_sub_done (ile_sub_done)
     LUT3:I0->O            2   0.097   0.697  STAN[2]_ile_sub_done_AND_7_o1 (STAN[2]_ile_sub_done_AND_7_o)
     LUT6:I0->O            1   0.097   0.000  Mmux_naleznosc[7]_naleznosc[7]_MUX_56_o23 (naleznosc[7]_naleznosc[7]_MUX_56_o)
     LD:D                     -0.028          naleznosc_5
    ----------------------------------------
    Total                      1.903ns (0.666ns logic, 1.237ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_52_o'
  Clock period: 2.340ns (frequency: 427.350MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.340ns (Levels of Logic = 2)
  Source:            KAWA_ile_7_LDC (LATCH)
  Destination:       KAWA_ile_7_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_52_o falling
  Destination Clock: reset_GND_5_o_AND_52_o falling

  Data Path: KAWA_ile_7_LDC to KAWA_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_7_LDC (KAWA_ile_7_LDC)
     LUT3:I0->O            5   0.097   0.530  KAWA_ile_71 (KAWA_ile_7)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_53_o1 (reset_GND_5_o_AND_53_o)
     LDC:CLR                   0.349          KAWA_ile_7_LDC
    ----------------------------------------
    Total                      2.340ns (1.015ns logic, 1.325ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_58_o'
  Clock period: 2.231ns (frequency: 448.209MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.231ns (Levels of Logic = 2)
  Source:            KAWA_ile_4_LDC (LATCH)
  Destination:       KAWA_ile_4_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_58_o falling
  Destination Clock: reset_GND_5_o_AND_58_o falling

  Data Path: KAWA_ile_4_LDC to KAWA_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  KAWA_ile_4_LDC (KAWA_ile_4_LDC)
     LUT3:I0->O            8   0.097   0.412  KAWA_ile_41 (KAWA_ile_4)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_59_o1 (reset_GND_5_o_AND_59_o)
     LDC:CLR                   0.349          KAWA_ile_4_LDC
    ----------------------------------------
    Total                      2.231ns (1.015ns logic, 1.216ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_54_o'
  Clock period: 2.344ns (frequency: 426.585MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.344ns (Levels of Logic = 2)
  Source:            KAWA_ile_6_LDC (LATCH)
  Destination:       KAWA_ile_6_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_54_o falling
  Destination Clock: reset_GND_5_o_AND_54_o falling

  Data Path: KAWA_ile_6_LDC to KAWA_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  KAWA_ile_6_LDC (KAWA_ile_6_LDC)
     LUT3:I0->O            5   0.097   0.530  KAWA_ile_61 (KAWA_ile_6)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_55_o1 (reset_GND_5_o_AND_55_o)
     LDC:CLR                   0.349          KAWA_ile_6_LDC
    ----------------------------------------
    Total                      2.344ns (1.015ns logic, 1.329ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_56_o'
  Clock period: 2.221ns (frequency: 450.187MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 2)
  Source:            KAWA_ile_5_LDC (LATCH)
  Destination:       KAWA_ile_5_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_56_o falling
  Destination Clock: reset_GND_5_o_AND_56_o falling

  Data Path: KAWA_ile_5_LDC to KAWA_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_5_LDC (KAWA_ile_5_LDC)
     LUT3:I0->O            8   0.097   0.412  KAWA_ile_51 (KAWA_ile_5)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_57_o1 (reset_GND_5_o_AND_57_o)
     LDC:CLR                   0.349          KAWA_ile_5_LDC
    ----------------------------------------
    Total                      2.221ns (1.015ns logic, 1.206ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_60_o'
  Clock period: 2.240ns (frequency: 446.389MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.240ns (Levels of Logic = 2)
  Source:            KAWA_ile_3_LDC (LATCH)
  Destination:       KAWA_ile_3_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_60_o falling
  Destination Clock: reset_GND_5_o_AND_60_o falling

  Data Path: KAWA_ile_3_LDC to KAWA_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  KAWA_ile_3_LDC (KAWA_ile_3_LDC)
     LUT3:I0->O            9   0.097   0.416  KAWA_ile_31 (KAWA_ile_3)
     LUT5:I3->O            2   0.097   0.283  reset_GND_5_o_AND_61_o1 (reset_GND_5_o_AND_61_o)
     LDC:CLR                   0.349          KAWA_ile_3_LDC
    ----------------------------------------
    Total                      2.240ns (1.015ns logic, 1.225ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_62_o'
  Clock period: 2.124ns (frequency: 470.810MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.124ns (Levels of Logic = 2)
  Source:            KAWA_ile_2_LDC (LATCH)
  Destination:       KAWA_ile_2_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_62_o falling
  Destination Clock: reset_GND_5_o_AND_62_o falling

  Data Path: KAWA_ile_2_LDC to KAWA_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_2_LDC (KAWA_ile_2_LDC)
     LUT3:I0->O            5   0.097   0.314  KAWA_ile_21 (KAWA_ile_2)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_63_o (reset_GND_5_o_AND_63_o)
     LDC:CLR                   0.349          KAWA_ile_2_LDC
    ----------------------------------------
    Total                      2.124ns (1.015ns logic, 1.109ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_68_o'
  Clock period: 2.335ns (frequency: 428.247MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.335ns (Levels of Logic = 2)
  Source:            HERB_ile_7_LDC (LATCH)
  Destination:       HERB_ile_7_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_68_o falling
  Destination Clock: reset_GND_5_o_AND_68_o falling

  Data Path: HERB_ile_7_LDC to HERB_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  HERB_ile_7_LDC (HERB_ile_7_LDC)
     LUT3:I0->O            3   0.097   0.521  HERB_ile_71 (HERB_ile_7)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_69_o1 (reset_GND_5_o_AND_69_o)
     LDC:CLR                   0.349          HERB_ile_7_LDC
    ----------------------------------------
    Total                      2.335ns (1.015ns logic, 1.320ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_64_o'
  Clock period: 1.903ns (frequency: 525.458MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.903ns (Levels of Logic = 2)
  Source:            KAWA_ile_1_LDC (LATCH)
  Destination:       KAWA_ile_1_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_64_o falling
  Destination Clock: reset_GND_5_o_AND_64_o falling

  Data Path: KAWA_ile_1_LDC to KAWA_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  KAWA_ile_1_LDC (KAWA_ile_1_LDC)
     LUT4:I3->O            3   0.097   0.305  Msub_GND_5_o_GND_5_o_sub_38_OUT<7:0>_lut<1>1 (Msub_GND_5_o_GND_5_o_sub_38_OUT<7:0>_lut<1>)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_65_o1 (reset_GND_5_o_AND_65_o)
     LDC:CLR                   0.349          KAWA_ile_1_LDC
    ----------------------------------------
    Total                      1.903ns (1.015ns logic, 0.888ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_66_o'
  Clock period: 1.772ns (frequency: 564.398MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.772ns (Levels of Logic = 1)
  Source:            KAWA_ile_0_LDC (LATCH)
  Destination:       KAWA_ile_0_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_66_o falling
  Destination Clock: reset_GND_5_o_AND_66_o falling

  Data Path: KAWA_ile_0_LDC to KAWA_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.570  KAWA_ile_0_LDC (KAWA_ile_0_LDC)
     LUT6:I2->O            2   0.097   0.283  reset_GND_5_o_AND_67_o1 (reset_GND_5_o_AND_67_o)
     LDC:CLR                   0.349          KAWA_ile_0_LDC
    ----------------------------------------
    Total                      1.772ns (0.918ns logic, 0.854ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_70_o'
  Clock period: 2.345ns (frequency: 426.457MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.345ns (Levels of Logic = 2)
  Source:            HERB_ile_6_LDC (LATCH)
  Destination:       HERB_ile_6_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_70_o falling
  Destination Clock: reset_GND_5_o_AND_70_o falling

  Data Path: HERB_ile_6_LDC to HERB_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  HERB_ile_6_LDC (HERB_ile_6_LDC)
     LUT3:I0->O            4   0.097   0.525  HERB_ile_61 (HERB_ile_6)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_71_o1 (reset_GND_5_o_AND_71_o)
     LDC:CLR                   0.349          HERB_ile_6_LDC
    ----------------------------------------
    Total                      2.345ns (1.015ns logic, 1.330ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_72_o'
  Clock period: 2.221ns (frequency: 450.187MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 2)
  Source:            HERB_ile_5_LDC (LATCH)
  Destination:       HERB_ile_5_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_72_o falling
  Destination Clock: reset_GND_5_o_AND_72_o falling

  Data Path: HERB_ile_5_LDC to HERB_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  HERB_ile_5_LDC (HERB_ile_5_LDC)
     LUT3:I0->O            7   0.097   0.407  HERB_ile_51 (HERB_ile_5)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_73_o1 (reset_GND_5_o_AND_73_o)
     LDC:CLR                   0.349          HERB_ile_5_LDC
    ----------------------------------------
    Total                      2.221ns (1.015ns logic, 1.206ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_78_o'
  Clock period: 2.125ns (frequency: 470.655MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.125ns (Levels of Logic = 2)
  Source:            HERB_ile_2_LDC (LATCH)
  Destination:       HERB_ile_2_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_78_o falling
  Destination Clock: reset_GND_5_o_AND_78_o falling

  Data Path: HERB_ile_2_LDC to HERB_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  HERB_ile_2_LDC (HERB_ile_2_LDC)
     LUT3:I0->O            3   0.097   0.305  HERB_ile_21 (HERB_ile_2)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_79_o (reset_GND_5_o_AND_79_o)
     LDC:CLR                   0.349          HERB_ile_2_LDC
    ----------------------------------------
    Total                      2.125ns (1.015ns logic, 1.110ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_74_o'
  Clock period: 2.231ns (frequency: 448.209MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.231ns (Levels of Logic = 2)
  Source:            HERB_ile_4_LDC (LATCH)
  Destination:       HERB_ile_4_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_74_o falling
  Destination Clock: reset_GND_5_o_AND_74_o falling

  Data Path: HERB_ile_4_LDC to HERB_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  HERB_ile_4_LDC (HERB_ile_4_LDC)
     LUT3:I0->O            7   0.097   0.407  HERB_ile_41 (HERB_ile_4)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_75_o1 (reset_GND_5_o_AND_75_o)
     LDC:CLR                   0.349          HERB_ile_4_LDC
    ----------------------------------------
    Total                      2.231ns (1.015ns logic, 1.216ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_76_o'
  Clock period: 2.240ns (frequency: 446.389MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.240ns (Levels of Logic = 2)
  Source:            HERB_ile_3_LDC (LATCH)
  Destination:       HERB_ile_3_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_76_o falling
  Destination Clock: reset_GND_5_o_AND_76_o falling

  Data Path: HERB_ile_3_LDC to HERB_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.534  HERB_ile_3_LDC (HERB_ile_3_LDC)
     LUT3:I0->O            7   0.097   0.407  HERB_ile_31 (HERB_ile_3)
     LUT5:I3->O            2   0.097   0.283  reset_GND_5_o_AND_77_o1 (reset_GND_5_o_AND_77_o)
     LDC:CLR                   0.349          HERB_ile_3_LDC
    ----------------------------------------
    Total                      2.240ns (1.015ns logic, 1.225ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_80_o'
  Clock period: 1.913ns (frequency: 522.766MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 2)
  Source:            HERB_ile_1_LDC (LATCH)
  Destination:       HERB_ile_1_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_80_o falling
  Destination Clock: reset_GND_5_o_AND_80_o falling

  Data Path: HERB_ile_1_LDC to HERB_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  HERB_ile_1_LDC (HERB_ile_1_LDC)
     LUT4:I3->O            3   0.097   0.305  Msub_GND_5_o_GND_5_o_sub_41_OUT<7:0>_lut<1>1 (Msub_GND_5_o_GND_5_o_sub_41_OUT<7:0>_lut<1>)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_81_o1 (reset_GND_5_o_AND_81_o)
     LDC:CLR                   0.349          HERB_ile_1_LDC
    ----------------------------------------
    Total                      1.913ns (1.015ns logic, 0.898ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_88_o'
  Clock period: 2.221ns (frequency: 450.187MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 2)
  Source:            SOK_ile_5_LDC (LATCH)
  Destination:       SOK_ile_5_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_88_o falling
  Destination Clock: reset_GND_5_o_AND_88_o falling

  Data Path: SOK_ile_5_LDC to SOK_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_5_LDC (SOK_ile_5_LDC)
     LUT3:I0->O            7   0.097   0.407  SOK_ile_51 (SOK_ile_5)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_89_o1 (reset_GND_5_o_AND_89_o)
     LDC:CLR                   0.349          SOK_ile_5_LDC
    ----------------------------------------
    Total                      2.221ns (1.015ns logic, 1.206ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_84_o'
  Clock period: 2.335ns (frequency: 428.247MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.335ns (Levels of Logic = 2)
  Source:            SOK_ile_7_LDC (LATCH)
  Destination:       SOK_ile_7_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_84_o falling
  Destination Clock: reset_GND_5_o_AND_84_o falling

  Data Path: SOK_ile_7_LDC to SOK_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_7_LDC (SOK_ile_7_LDC)
     LUT3:I0->O            3   0.097   0.521  SOK_ile_71 (SOK_ile_7)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_85_o1 (reset_GND_5_o_AND_85_o)
     LDC:CLR                   0.349          SOK_ile_7_LDC
    ----------------------------------------
    Total                      2.335ns (1.015ns logic, 1.320ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_86_o'
  Clock period: 2.345ns (frequency: 426.457MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.345ns (Levels of Logic = 2)
  Source:            SOK_ile_6_LDC (LATCH)
  Destination:       SOK_ile_6_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_86_o falling
  Destination Clock: reset_GND_5_o_AND_86_o falling

  Data Path: SOK_ile_6_LDC to SOK_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  SOK_ile_6_LDC (SOK_ile_6_LDC)
     LUT3:I0->O            4   0.097   0.525  SOK_ile_61 (SOK_ile_6)
     LUT6:I3->O            2   0.097   0.283  reset_GND_5_o_AND_87_o1 (reset_GND_5_o_AND_87_o)
     LDC:CLR                   0.349          SOK_ile_6_LDC
    ----------------------------------------
    Total                      2.345ns (1.015ns logic, 1.330ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_90_o'
  Clock period: 2.231ns (frequency: 448.209MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.231ns (Levels of Logic = 2)
  Source:            SOK_ile_4_LDC (LATCH)
  Destination:       SOK_ile_4_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_90_o falling
  Destination Clock: reset_GND_5_o_AND_90_o falling

  Data Path: SOK_ile_4_LDC to SOK_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  SOK_ile_4_LDC (SOK_ile_4_LDC)
     LUT3:I0->O            7   0.097   0.407  SOK_ile_41 (SOK_ile_4)
     LUT6:I4->O            2   0.097   0.283  reset_GND_5_o_AND_91_o1 (reset_GND_5_o_AND_91_o)
     LDC:CLR                   0.349          SOK_ile_4_LDC
    ----------------------------------------
    Total                      2.231ns (1.015ns logic, 1.216ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_92_o'
  Clock period: 2.240ns (frequency: 446.389MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.240ns (Levels of Logic = 2)
  Source:            SOK_ile_3_LDC (LATCH)
  Destination:       SOK_ile_3_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_92_o falling
  Destination Clock: reset_GND_5_o_AND_92_o falling

  Data Path: SOK_ile_3_LDC to SOK_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.530  SOK_ile_3_LDC (SOK_ile_3_LDC)
     LUT3:I0->O            8   0.097   0.412  SOK_ile_31 (SOK_ile_3)
     LUT5:I3->O            2   0.097   0.283  reset_GND_5_o_AND_93_o1 (reset_GND_5_o_AND_93_o)
     LDC:CLR                   0.349          SOK_ile_3_LDC
    ----------------------------------------
    Total                      2.240ns (1.015ns logic, 1.225ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_94_o'
  Clock period: 2.123ns (frequency: 470.965MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.123ns (Levels of Logic = 2)
  Source:            SOK_ile_2_LDC (LATCH)
  Destination:       SOK_ile_2_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_94_o falling
  Destination Clock: reset_GND_5_o_AND_94_o falling

  Data Path: SOK_ile_2_LDC to SOK_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_2_LDC (SOK_ile_2_LDC)
     LUT3:I0->O            4   0.097   0.309  SOK_ile_21 (SOK_ile_2)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_95_o (reset_GND_5_o_AND_95_o)
     LDC:CLR                   0.349          SOK_ile_2_LDC
    ----------------------------------------
    Total                      2.123ns (1.015ns logic, 1.108ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_96_o'
  Clock period: 1.909ns (frequency: 523.917MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.909ns (Levels of Logic = 2)
  Source:            SOK_ile_1_LDC (LATCH)
  Destination:       SOK_ile_1_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_96_o falling
  Destination Clock: reset_GND_5_o_AND_96_o falling

  Data Path: SOK_ile_1_LDC to SOK_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  SOK_ile_1_LDC (SOK_ile_1_LDC)
     LUT4:I3->O            3   0.097   0.305  Msub_GND_5_o_GND_5_o_sub_44_OUT<7:0>_lut<1>1 (Msub_GND_5_o_GND_5_o_sub_44_OUT<7:0>_lut<1>)
     LUT6:I5->O            2   0.097   0.283  reset_GND_5_o_AND_97_o1 (reset_GND_5_o_AND_97_o)
     LDC:CLR                   0.349          SOK_ile_1_LDC
    ----------------------------------------
    Total                      1.909ns (1.015ns logic, 0.894ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_82_o'
  Clock period: 1.781ns (frequency: 561.514MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.781ns (Levels of Logic = 1)
  Source:            HERB_ile_0_LDC (LATCH)
  Destination:       HERB_ile_0_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_82_o falling
  Destination Clock: reset_GND_5_o_AND_82_o falling

  Data Path: HERB_ile_0_LDC to HERB_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.579  HERB_ile_0_LDC (HERB_ile_0_LDC)
     LUT6:I2->O            2   0.097   0.283  reset_GND_5_o_AND_83_o1 (reset_GND_5_o_AND_83_o)
     LDC:CLR                   0.349          HERB_ile_0_LDC
    ----------------------------------------
    Total                      1.781ns (0.918ns logic, 0.863ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_GND_5_o_AND_98_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            SOK_ile_0_LDC (LATCH)
  Destination:       SOK_ile_0_LDC (LATCH)
  Source Clock:      reset_GND_5_o_AND_98_o falling
  Destination Clock: reset_GND_5_o_AND_98_o falling

  Data Path: SOK_ile_0_LDC to SOK_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  SOK_ile_0_LDC (SOK_ile_0_LDC)
     LUT6:I2->O            2   0.097   0.283  reset_GND_5_o_AND_99_o1 (reset_GND_5_o_AND_99_o)
     LDC:CLR                   0.349          SOK_ile_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 357 / 129
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_7_C_7 (FF)
  Destination Clock: clk rising

  Data Path: reset to KAWA_ile_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_57_o1 (reset_GND_5_o_AND_57_o)
     FDC:CLR                   0.349          KAWA_ile_5_C_5
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'moneta_in_edge_STAN[2]_OR_57_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.604ns (Levels of Logic = 3)
  Source:            moneta_in (PAD)
  Destination:       MONETY_ile_7 (LATCH)
  Destination Clock: moneta_in_edge_STAN[2]_OR_57_o falling

  Data Path: moneta_in to MONETY_ile_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  moneta_in_IBUF (moneta_in_IBUF)
     LUT5:I0->O            8   0.097   0.715  moneta_in_edge_STAN[2]_AND_37_o1 (moneta_in_edge_STAN[2]_AND_37_o)
     LUT5:I0->O            1   0.097   0.000  Mmux_MONETY_ile[7]_MONETY_ile[7]_MUX_138_o11 (MONETY_ile[7]_MONETY_ile[7]_MUX_138_o)
     LDC:D                    -0.028          MONETY_ile_0
    ----------------------------------------
    Total                      1.604ns (0.195ns logic, 1.409ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sel_edge_STAN[2]_AND_41_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.741ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       moc_1 (LATCH)
  Destination Clock: sel_edge_STAN[2]_AND_41_o falling

  Data Path: reset to moc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.391  reset_IBUF (reset_IBUF)
     LDC:CLR                   0.349          moc_1
    ----------------------------------------
    Total                      0.741ns (0.350ns logic, 0.391ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sel_edge_STAN[2]_AND_46_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.741ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       napoj_0 (LATCH)
  Destination Clock: sel_edge_STAN[2]_AND_46_o falling

  Data Path: reset to napoj_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.391  reset_IBUF (reset_IBUF)
     LDP:PRE                   0.349          napoj_0
    ----------------------------------------
    Total                      0.741ns (0.350ns logic, 0.391ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_napoj[1]_MUX_48_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.353ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       naleznosc_2 (LATCH)
  Destination Clock: reset_napoj[1]_MUX_48_o falling

  Data Path: reset to naleznosc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.623  reset_IBUF (reset_IBUF)
     LUT3:I0->O            6   0.097   0.534  Mmux_naleznosc[7]_naleznosc[7]_MUX_56_o111 (Mmux_naleznosc[7]_naleznosc[7]_MUX_56_o11)
     LUT5:I2->O            1   0.097   0.000  Mmux_naleznosc[7]_naleznosc[7]_MUX_86_o2 (naleznosc[7]_naleznosc[7]_MUX_86_o)
     LD:D                     -0.028          naleznosc_0
    ----------------------------------------
    Total                      1.353ns (0.195ns logic, 1.158ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_7_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_52_o falling

  Data Path: reset to KAWA_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_53_o1 (reset_GND_5_o_AND_53_o)
     LDC:CLR                   0.349          KAWA_ile_7_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_4_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_58_o falling

  Data Path: reset to KAWA_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_59_o1 (reset_GND_5_o_AND_59_o)
     LDC:CLR                   0.349          KAWA_ile_4_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_6_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_54_o falling

  Data Path: reset to KAWA_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_55_o1 (reset_GND_5_o_AND_55_o)
     LDC:CLR                   0.349          KAWA_ile_6_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_5_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_56_o falling

  Data Path: reset to KAWA_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_57_o1 (reset_GND_5_o_AND_57_o)
     LDC:CLR                   0.349          KAWA_ile_5_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_3_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_60_o falling

  Data Path: reset to KAWA_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.097   0.283  reset_GND_5_o_AND_61_o1 (reset_GND_5_o_AND_61_o)
     LDC:CLR                   0.349          KAWA_ile_3_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_2_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_62_o falling

  Data Path: reset to KAWA_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_63_o (reset_GND_5_o_AND_63_o)
     LDC:CLR                   0.349          KAWA_ile_2_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_7_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_68_o falling

  Data Path: reset to HERB_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_69_o1 (reset_GND_5_o_AND_69_o)
     LDC:CLR                   0.349          HERB_ile_7_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_1_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_64_o falling

  Data Path: reset to KAWA_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_65_o1 (reset_GND_5_o_AND_65_o)
     LDC:CLR                   0.349          KAWA_ile_1_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       KAWA_ile_0_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_66_o falling

  Data Path: reset to KAWA_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT6:I1->O            2   0.097   0.283  reset_GND_5_o_AND_67_o1 (reset_GND_5_o_AND_67_o)
     LDC:CLR                   0.349          KAWA_ile_0_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_6_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_70_o falling

  Data Path: reset to HERB_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_71_o1 (reset_GND_5_o_AND_71_o)
     LDC:CLR                   0.349          HERB_ile_6_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_5_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_72_o falling

  Data Path: reset to HERB_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_73_o1 (reset_GND_5_o_AND_73_o)
     LDC:CLR                   0.349          HERB_ile_5_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_2_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_78_o falling

  Data Path: reset to HERB_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_79_o (reset_GND_5_o_AND_79_o)
     LDC:CLR                   0.349          HERB_ile_2_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_74_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_4_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_74_o falling

  Data Path: reset to HERB_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_75_o1 (reset_GND_5_o_AND_75_o)
     LDC:CLR                   0.349          HERB_ile_4_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_76_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_3_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_76_o falling

  Data Path: reset to HERB_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.097   0.283  reset_GND_5_o_AND_77_o1 (reset_GND_5_o_AND_77_o)
     LDC:CLR                   0.349          HERB_ile_3_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_80_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_1_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_80_o falling

  Data Path: reset to HERB_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_81_o1 (reset_GND_5_o_AND_81_o)
     LDC:CLR                   0.349          HERB_ile_1_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_5_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_88_o falling

  Data Path: reset to SOK_ile_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_89_o1 (reset_GND_5_o_AND_89_o)
     LDC:CLR                   0.349          SOK_ile_5_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_84_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_7_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_84_o falling

  Data Path: reset to SOK_ile_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_85_o1 (reset_GND_5_o_AND_85_o)
     LDC:CLR                   0.349          SOK_ile_7_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_6_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_86_o falling

  Data Path: reset to SOK_ile_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_87_o1 (reset_GND_5_o_AND_87_o)
     LDC:CLR                   0.349          SOK_ile_6_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_4_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_90_o falling

  Data Path: reset to SOK_ile_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_91_o1 (reset_GND_5_o_AND_91_o)
     LDC:CLR                   0.349          SOK_ile_4_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_3_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_92_o falling

  Data Path: reset to SOK_ile_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.097   0.283  reset_GND_5_o_AND_93_o1 (reset_GND_5_o_AND_93_o)
     LDC:CLR                   0.349          SOK_ile_3_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_2_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_94_o falling

  Data Path: reset to SOK_ile_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_95_o (reset_GND_5_o_AND_95_o)
     LDC:CLR                   0.349          SOK_ile_2_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_1_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_96_o falling

  Data Path: reset to SOK_ile_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.805  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.097   0.283  reset_GND_5_o_AND_97_o1 (reset_GND_5_o_AND_97_o)
     LDC:CLR                   0.349          SOK_ile_1_LDC
    ----------------------------------------
    Total                      1.536ns (0.447ns logic, 1.089ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       HERB_ile_0_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_82_o falling

  Data Path: reset to HERB_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT6:I1->O            2   0.097   0.283  reset_GND_5_o_AND_83_o1 (reset_GND_5_o_AND_83_o)
     LDC:CLR                   0.349          HERB_ile_0_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_GND_5_o_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SOK_ile_0_LDC (LATCH)
  Destination Clock: reset_GND_5_o_AND_98_o falling

  Data Path: reset to SOK_ile_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   0.001   0.795  reset_IBUF (reset_IBUF)
     LUT6:I1->O            2   0.097   0.283  reset_GND_5_o_AND_99_o1 (reset_GND_5_o_AND_99_o)
     LDC:CLR                   0.349          SOK_ile_0_LDC
    ----------------------------------------
    Total                      1.526ns (0.447ns logic, 1.079ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'moneta_in_edge_STAN[2]_OR_57_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.181ns (Levels of Logic = 3)
  Source:            MONETY_ile_0 (LATCH)
  Destination:       dane_wy<0> (PAD)
  Source Clock:      moneta_in_edge_STAN[2]_OR_57_o falling

  Data Path: MONETY_ile_0 to dane_wy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             10   0.472   0.553  MONETY_ile_0 (MONETY_ile_0)
     LUT5:I2->O            1   0.097   0.683  Mmux_dane_wy35_SW0 (N60)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy35 (dane_wy_0_OBUF)
     OBUF:I->O                 0.000          dane_wy_0_OBUF (dane_wy<0>)
    ----------------------------------------
    Total                      2.181ns (0.666ns logic, 1.515ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_84_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 4)
  Source:            SOK_ile_7_LDC (LATCH)
  Destination:       dane_wy<7> (PAD)
  Source Clock:      reset_GND_5_o_AND_84_o falling

  Data Path: SOK_ile_7_LDC to dane_wy<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_7_LDC (SOK_ile_7_LDC)
     LUT3:I0->O            3   0.097   0.389  SOK_ile_71 (SOK_ile_7)
     LUT6:I4->O            1   0.097   0.000  Mmux_dane_wy204_F (N62)
     MUXF7:I0->O           1   0.277   0.279  Mmux_dane_wy204 (dane_wy_7_OBUF)
     OBUF:I->O                 0.000          dane_wy_7_OBUF (dane_wy<7>)
    ----------------------------------------
    Total                      2.127ns (0.943ns logic, 1.184ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 70 / 12
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            SOK_cena_1 (FF)
  Destination:       dane_wy<1> (PAD)
  Source Clock:      clk rising

  Data Path: SOK_cena_1 to dane_wy<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.579  SOK_cena_1 (SOK_cena_1)
     LUT6:I2->O            1   0.097   0.556  Mmux_dane_wy63 (Mmux_dane_wy62)
     LUT5:I1->O            1   0.097   0.683  Mmux_dane_wy65_SW0 (N58)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy65 (dane_wy_1_OBUF)
     OBUF:I->O                 0.000          dane_wy_1_OBUF (dane_wy<1>)
    ----------------------------------------
    Total                      2.750ns (0.652ns logic, 2.098ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_52_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.050ns (Levels of Logic = 4)
  Source:            KAWA_ile_7_LDC (LATCH)
  Destination:       dane_wy<7> (PAD)
  Source Clock:      reset_GND_5_o_AND_52_o falling

  Data Path: KAWA_ile_7_LDC to dane_wy<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_7_LDC (KAWA_ile_7_LDC)
     LUT3:I0->O            5   0.097   0.314  KAWA_ile_71 (KAWA_ile_7)
     LUT4:I3->O            1   0.097   0.000  Mmux_dane_wy204_G (N63)
     MUXF7:I1->O           1   0.279   0.279  Mmux_dane_wy204 (dane_wy_7_OBUF)
     OBUF:I->O                 0.000          dane_wy_7_OBUF (dane_wy<7>)
    ----------------------------------------
    Total                      2.050ns (0.945ns logic, 1.105ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.306ns (Levels of Logic = 4)
  Source:            HERB_ile_7_LDC (LATCH)
  Destination:       dane_wy<7> (PAD)
  Source Clock:      reset_GND_5_o_AND_68_o falling

  Data Path: HERB_ile_7_LDC to dane_wy<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  HERB_ile_7_LDC (HERB_ile_7_LDC)
     LUT3:I0->O            3   0.097   0.566  HERB_ile_71 (HERB_ile_7)
     LUT4:I0->O            1   0.097   0.000  Mmux_dane_wy204_G (N63)
     MUXF7:I1->O           1   0.279   0.279  Mmux_dane_wy204 (dane_wy_7_OBUF)
     OBUF:I->O                 0.000          dane_wy_7_OBUF (dane_wy<7>)
    ----------------------------------------
    Total                      2.306ns (0.945ns logic, 1.361ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.860ns (Levels of Logic = 3)
  Source:            SOK_ile_6_LDC (LATCH)
  Destination:       dane_wy<6> (PAD)
  Source Clock:      reset_GND_5_o_AND_86_o falling

  Data Path: SOK_ile_6_LDC to dane_wy<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  SOK_ile_6_LDC (SOK_ile_6_LDC)
     LUT3:I0->O            4   0.097   0.393  SOK_ile_61 (SOK_ile_6)
     LUT6:I4->O            1   0.097   0.279  Mmux_dane_wy184 (dane_wy_6_OBUF)
     OBUF:I->O                 0.000          dane_wy_6_OBUF (dane_wy<6>)
    ----------------------------------------
    Total                      1.860ns (0.666ns logic, 1.194ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.429ns (Levels of Logic = 4)
  Source:            HERB_ile_6_LDC (LATCH)
  Destination:       dane_wy<6> (PAD)
  Source Clock:      reset_GND_5_o_AND_70_o falling

  Data Path: HERB_ile_6_LDC to dane_wy<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  HERB_ile_6_LDC (HERB_ile_6_LDC)
     LUT3:I0->O            4   0.097   0.570  HERB_ile_61 (HERB_ile_6)
     LUT5:I1->O            1   0.097   0.295  Mmux_dane_wy181 (Mmux_dane_wy18)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy184 (dane_wy_6_OBUF)
     OBUF:I->O                 0.000          dane_wy_6_OBUF (dane_wy<6>)
    ----------------------------------------
    Total                      2.429ns (0.763ns logic, 1.666ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.167ns (Levels of Logic = 4)
  Source:            KAWA_ile_6_LDC (LATCH)
  Destination:       dane_wy<6> (PAD)
  Source Clock:      reset_GND_5_o_AND_54_o falling

  Data Path: KAWA_ile_6_LDC to dane_wy<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  KAWA_ile_6_LDC (KAWA_ile_6_LDC)
     LUT3:I0->O            5   0.097   0.314  KAWA_ile_61 (KAWA_ile_6)
     LUT5:I4->O            1   0.097   0.295  Mmux_dane_wy181 (Mmux_dane_wy18)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy184 (dane_wy_6_OBUF)
     OBUF:I->O                 0.000          dane_wy_6_OBUF (dane_wy<6>)
    ----------------------------------------
    Total                      2.167ns (0.763ns logic, 1.404ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.868ns (Levels of Logic = 3)
  Source:            SOK_ile_5_LDC (LATCH)
  Destination:       dane_wy<5> (PAD)
  Source Clock:      reset_GND_5_o_AND_88_o falling

  Data Path: SOK_ile_5_LDC to dane_wy<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_5_LDC (SOK_ile_5_LDC)
     LUT3:I0->O            7   0.097   0.407  SOK_ile_51 (SOK_ile_5)
     LUT6:I4->O            1   0.097   0.279  Mmux_dane_wy164 (dane_wy_5_OBUF)
     OBUF:I->O                 0.000          dane_wy_5_OBUF (dane_wy<5>)
    ----------------------------------------
    Total                      1.868ns (0.666ns logic, 1.202ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.437ns (Levels of Logic = 4)
  Source:            HERB_ile_5_LDC (LATCH)
  Destination:       dane_wy<5> (PAD)
  Source Clock:      reset_GND_5_o_AND_72_o falling

  Data Path: HERB_ile_5_LDC to dane_wy<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  HERB_ile_5_LDC (HERB_ile_5_LDC)
     LUT3:I0->O            7   0.097   0.584  HERB_ile_51 (HERB_ile_5)
     LUT5:I1->O            1   0.097   0.295  Mmux_dane_wy161 (Mmux_dane_wy16)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy164 (dane_wy_5_OBUF)
     OBUF:I->O                 0.000          dane_wy_5_OBUF (dane_wy<5>)
    ----------------------------------------
    Total                      2.437ns (0.763ns logic, 1.674ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.176ns (Levels of Logic = 4)
  Source:            KAWA_ile_5_LDC (LATCH)
  Destination:       dane_wy<5> (PAD)
  Source Clock:      reset_GND_5_o_AND_56_o falling

  Data Path: KAWA_ile_5_LDC to dane_wy<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_5_LDC (KAWA_ile_5_LDC)
     LUT3:I0->O            8   0.097   0.327  KAWA_ile_51 (KAWA_ile_5)
     LUT5:I4->O            1   0.097   0.295  Mmux_dane_wy161 (Mmux_dane_wy16)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy164 (dane_wy_5_OBUF)
     OBUF:I->O                 0.000          dane_wy_5_OBUF (dane_wy<5>)
    ----------------------------------------
    Total                      2.176ns (0.763ns logic, 1.413ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.878ns (Levels of Logic = 3)
  Source:            SOK_ile_4_LDC (LATCH)
  Destination:       dane_wy<4> (PAD)
  Source Clock:      reset_GND_5_o_AND_90_o falling

  Data Path: SOK_ile_4_LDC to dane_wy<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  SOK_ile_4_LDC (SOK_ile_4_LDC)
     LUT3:I0->O            7   0.097   0.407  SOK_ile_41 (SOK_ile_4)
     LUT6:I4->O            1   0.097   0.279  Mmux_dane_wy144 (dane_wy_4_OBUF)
     OBUF:I->O                 0.000          dane_wy_4_OBUF (dane_wy<4>)
    ----------------------------------------
    Total                      1.878ns (0.666ns logic, 1.212ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_74_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.447ns (Levels of Logic = 4)
  Source:            HERB_ile_4_LDC (LATCH)
  Destination:       dane_wy<4> (PAD)
  Source Clock:      reset_GND_5_o_AND_74_o falling

  Data Path: HERB_ile_4_LDC to dane_wy<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  HERB_ile_4_LDC (HERB_ile_4_LDC)
     LUT3:I0->O            7   0.097   0.584  HERB_ile_41 (HERB_ile_4)
     LUT5:I1->O            1   0.097   0.295  Mmux_dane_wy141 (Mmux_dane_wy14)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy144 (dane_wy_4_OBUF)
     OBUF:I->O                 0.000          dane_wy_4_OBUF (dane_wy<4>)
    ----------------------------------------
    Total                      2.447ns (0.763ns logic, 1.684ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.186ns (Levels of Logic = 4)
  Source:            KAWA_ile_4_LDC (LATCH)
  Destination:       dane_wy<4> (PAD)
  Source Clock:      reset_GND_5_o_AND_58_o falling

  Data Path: KAWA_ile_4_LDC to dane_wy<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  KAWA_ile_4_LDC (KAWA_ile_4_LDC)
     LUT3:I0->O            8   0.097   0.327  KAWA_ile_41 (KAWA_ile_4)
     LUT5:I4->O            1   0.097   0.295  Mmux_dane_wy141 (Mmux_dane_wy14)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy144 (dane_wy_4_OBUF)
     OBUF:I->O                 0.000          dane_wy_4_OBUF (dane_wy<4>)
    ----------------------------------------
    Total                      2.186ns (0.763ns logic, 1.423ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.809ns (Levels of Logic = 4)
  Source:            SOK_ile_3_LDC (LATCH)
  Destination:       dane_wy<3> (PAD)
  Source Clock:      reset_GND_5_o_AND_92_o falling

  Data Path: SOK_ile_3_LDC to dane_wy<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.530  SOK_ile_3_LDC (SOK_ile_3_LDC)
     LUT3:I0->O            8   0.097   0.543  SOK_ile_31 (SOK_ile_3)
     LUT5:I2->O            1   0.097   0.693  Mmux_dane_wy121 (Mmux_dane_wy12)
     LUT6:I0->O            1   0.097   0.279  Mmux_dane_wy124 (dane_wy_3_OBUF)
     OBUF:I->O                 0.000          dane_wy_3_OBUF (dane_wy<3>)
    ----------------------------------------
    Total                      2.809ns (0.763ns logic, 2.046ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.593ns (Levels of Logic = 4)
  Source:            KAWA_ile_3_LDC (LATCH)
  Destination:       dane_wy<3> (PAD)
  Source Clock:      reset_GND_5_o_AND_60_o falling

  Data Path: KAWA_ile_3_LDC to dane_wy<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  KAWA_ile_3_LDC (KAWA_ile_3_LDC)
     LUT3:I0->O            9   0.097   0.332  KAWA_ile_31 (KAWA_ile_3)
     LUT5:I4->O            1   0.097   0.693  Mmux_dane_wy121 (Mmux_dane_wy12)
     LUT6:I0->O            1   0.097   0.279  Mmux_dane_wy124 (dane_wy_3_OBUF)
     OBUF:I->O                 0.000          dane_wy_3_OBUF (dane_wy<3>)
    ----------------------------------------
    Total                      2.593ns (0.763ns logic, 1.830ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_76_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.163ns (Levels of Logic = 3)
  Source:            HERB_ile_3_LDC (LATCH)
  Destination:       dane_wy<3> (PAD)
  Source Clock:      reset_GND_5_o_AND_76_o falling

  Data Path: HERB_ile_3_LDC to dane_wy<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.706  HERB_ile_3_LDC (HERB_ile_3_LDC)
     LUT6:I1->O            1   0.097   0.511  Mmux_dane_wy122 (Mmux_dane_wy121)
     LUT6:I3->O            1   0.097   0.279  Mmux_dane_wy124 (dane_wy_3_OBUF)
     OBUF:I->O                 0.000          dane_wy_3_OBUF (dane_wy<3>)
    ----------------------------------------
    Total                      2.163ns (0.666ns logic, 1.497ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.714ns (Levels of Logic = 4)
  Source:            HERB_ile_2_LDC (LATCH)
  Destination:       dane_wy<2> (PAD)
  Source Clock:      reset_GND_5_o_AND_78_o falling

  Data Path: HERB_ile_2_LDC to dane_wy<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.693  HERB_ile_2_LDC (HERB_ile_2_LDC)
     LUT6:I1->O            1   0.097   0.295  Mmux_dane_wy92 (Mmux_dane_wy91)
     LUT5:I4->O            1   0.097   0.683  Mmux_dane_wy95_SW0 (N56)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy95 (dane_wy_2_OBUF)
     OBUF:I->O                 0.000          dane_wy_2_OBUF (dane_wy<2>)
    ----------------------------------------
    Total                      2.714ns (0.763ns logic, 1.951ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.986ns (Levels of Logic = 3)
  Source:            SOK_ile_2_LDC (LATCH)
  Destination:       dane_wy<2> (PAD)
  Source Clock:      reset_GND_5_o_AND_94_o falling

  Data Path: SOK_ile_2_LDC to dane_wy<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  SOK_ile_2_LDC (SOK_ile_2_LDC)
     LUT3:I0->O            4   0.097   0.525  SOK_ile_21 (SOK_ile_2)
     LUT6:I3->O            1   0.097   0.279  Mmux_dane_wy95 (dane_wy_2_OBUF)
     OBUF:I->O                 0.000          dane_wy_2_OBUF (dane_wy<2>)
    ----------------------------------------
    Total                      1.986ns (0.666ns logic, 1.320ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.771ns (Levels of Logic = 3)
  Source:            KAWA_ile_2_LDC (LATCH)
  Destination:       dane_wy<2> (PAD)
  Source Clock:      reset_GND_5_o_AND_62_o falling

  Data Path: KAWA_ile_2_LDC to dane_wy<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  KAWA_ile_2_LDC (KAWA_ile_2_LDC)
     LUT3:I0->O            5   0.097   0.314  KAWA_ile_21 (KAWA_ile_2)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy95 (dane_wy_2_OBUF)
     OBUF:I->O                 0.000          dane_wy_2_OBUF (dane_wy<2>)
    ----------------------------------------
    Total                      1.771ns (0.666ns logic, 1.105ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_80_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.718ns (Levels of Logic = 4)
  Source:            HERB_ile_1_LDC (LATCH)
  Destination:       dane_wy<1> (PAD)
  Source Clock:      reset_GND_5_o_AND_80_o falling

  Data Path: HERB_ile_1_LDC to dane_wy<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.697  HERB_ile_1_LDC (HERB_ile_1_LDC)
     LUT6:I1->O            1   0.097   0.295  Mmux_dane_wy62 (Mmux_dane_wy61)
     LUT5:I4->O            1   0.097   0.683  Mmux_dane_wy65_SW0 (N58)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy65 (dane_wy_1_OBUF)
     OBUF:I->O                 0.000          dane_wy_1_OBUF (dane_wy<1>)
    ----------------------------------------
    Total                      2.718ns (0.763ns logic, 1.955ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.992ns (Levels of Logic = 3)
  Source:            SOK_ile_1_LDC (LATCH)
  Destination:       dane_wy<1> (PAD)
  Source Clock:      reset_GND_5_o_AND_96_o falling

  Data Path: SOK_ile_1_LDC to dane_wy<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  SOK_ile_1_LDC (SOK_ile_1_LDC)
     LUT3:I0->O            4   0.097   0.525  SOK_ile_11 (SOK_ile_1)
     LUT6:I3->O            1   0.097   0.279  Mmux_dane_wy65 (dane_wy_1_OBUF)
     OBUF:I->O                 0.000          dane_wy_1_OBUF (dane_wy<1>)
    ----------------------------------------
    Total                      1.992ns (0.666ns logic, 1.326ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.775ns (Levels of Logic = 3)
  Source:            KAWA_ile_1_LDC (LATCH)
  Destination:       dane_wy<1> (PAD)
  Source Clock:      reset_GND_5_o_AND_64_o falling

  Data Path: KAWA_ile_1_LDC to dane_wy<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  KAWA_ile_1_LDC (KAWA_ile_1_LDC)
     LUT3:I0->O            5   0.097   0.314  KAWA_ile_11 (KAWA_ile_1)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy65 (dane_wy_1_OBUF)
     OBUF:I->O                 0.000          dane_wy_1_OBUF (dane_wy<1>)
    ----------------------------------------
    Total                      1.775ns (0.666ns logic, 1.109ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.727ns (Levels of Logic = 4)
  Source:            HERB_ile_0_LDC (LATCH)
  Destination:       dane_wy<0> (PAD)
  Source Clock:      reset_GND_5_o_AND_82_o falling

  Data Path: HERB_ile_0_LDC to dane_wy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.472   0.706  HERB_ile_0_LDC (HERB_ile_0_LDC)
     LUT6:I1->O            1   0.097   0.295  Mmux_dane_wy32 (Mmux_dane_wy31)
     LUT5:I4->O            1   0.097   0.683  Mmux_dane_wy35_SW0 (N60)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy35 (dane_wy_0_OBUF)
     OBUF:I->O                 0.000          dane_wy_0_OBUF (dane_wy<0>)
    ----------------------------------------
    Total                      2.727ns (0.763ns logic, 1.964ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.006ns (Levels of Logic = 3)
  Source:            SOK_ile_0_LDC (LATCH)
  Destination:       dane_wy<0> (PAD)
  Source Clock:      reset_GND_5_o_AND_98_o falling

  Data Path: SOK_ile_0_LDC to dane_wy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.530  SOK_ile_0_LDC (SOK_ile_0_LDC)
     LUT3:I0->O            5   0.097   0.530  SOK_ile_01 (SOK_ile_0)
     LUT6:I3->O            1   0.097   0.279  Mmux_dane_wy35 (dane_wy_0_OBUF)
     OBUF:I->O                 0.000          dane_wy_0_OBUF (dane_wy<0>)
    ----------------------------------------
    Total                      2.006ns (0.666ns logic, 1.340ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_GND_5_o_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.789ns (Levels of Logic = 3)
  Source:            KAWA_ile_0_LDC (LATCH)
  Destination:       dane_wy<0> (PAD)
  Source Clock:      reset_GND_5_o_AND_66_o falling

  Data Path: KAWA_ile_0_LDC to dane_wy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  KAWA_ile_0_LDC (KAWA_ile_0_LDC)
     LUT3:I0->O            6   0.097   0.318  KAWA_ile_01 (KAWA_ile_0)
     LUT6:I5->O            1   0.097   0.279  Mmux_dane_wy35 (dane_wy_0_OBUF)
     OBUF:I->O                 0.000          dane_wy_0_OBUF (dane_wy<0>)
    ----------------------------------------
    Total                      1.789ns (0.666ns logic, 1.123ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 221 / 9
-------------------------------------------------------------------------
Delay:               3.269ns (Levels of Logic = 6)
  Source:            nr_w (PAD)
  Destination:       dane_wy<2> (PAD)

  Data Path: nr_w to dane_wy<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.654  nr_w_IBUF (nr_w_IBUF)
     LUT4:I0->O            4   0.097   0.707  adres[2]_nr_w_AND_28_o1 (adres[2]_nr_w_AND_28_o)
     LUT6:I0->O            1   0.097   0.556  Mmux_dane_wy93 (Mmux_dane_wy92)
     LUT5:I1->O            1   0.097   0.683  Mmux_dane_wy95_SW0 (N56)
     LUT6:I1->O            1   0.097   0.279  Mmux_dane_wy95 (dane_wy_2_OBUF)
     OBUF:I->O                 0.000          dane_wy_2_OBUF (dane_wy<2>)
    ----------------------------------------
    Total                      3.269ns (0.389ns logic, 2.881ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |    2.531|         |         |         |
moneta_in_edge_STAN[2]_OR_57_o|         |    3.388|         |         |
reset_GND_5_o_AND_52_o        |         |    2.512|         |         |
reset_GND_5_o_AND_54_o        |         |    2.688|         |         |
reset_GND_5_o_AND_56_o        |         |    2.398|         |         |
reset_GND_5_o_AND_58_o        |         |    2.408|         |         |
reset_GND_5_o_AND_60_o        |         |    2.632|         |         |
reset_GND_5_o_AND_62_o        |         |    2.774|         |         |
reset_GND_5_o_AND_64_o        |         |    2.646|         |         |
reset_GND_5_o_AND_66_o        |         |    2.576|         |         |
reset_GND_5_o_AND_68_o        |         |    2.507|         |         |
reset_GND_5_o_AND_70_o        |         |    2.689|         |         |
reset_GND_5_o_AND_72_o        |         |    2.398|         |         |
reset_GND_5_o_AND_74_o        |         |    2.408|         |         |
reset_GND_5_o_AND_76_o        |         |    2.632|         |         |
reset_GND_5_o_AND_78_o        |         |    2.774|         |         |
reset_GND_5_o_AND_80_o        |         |    2.646|         |         |
reset_GND_5_o_AND_82_o        |         |    2.576|         |         |
reset_GND_5_o_AND_84_o        |         |    2.507|         |         |
reset_GND_5_o_AND_86_o        |         |    2.689|         |         |
reset_GND_5_o_AND_88_o        |         |    2.398|         |         |
reset_GND_5_o_AND_90_o        |         |    2.408|         |         |
reset_GND_5_o_AND_92_o        |         |    2.632|         |         |
reset_GND_5_o_AND_94_o        |         |    2.773|         |         |
reset_GND_5_o_AND_96_o        |         |    2.646|         |         |
reset_GND_5_o_AND_98_o        |         |    2.576|         |         |
reset_napoj[1]_MUX_48_o       |         |    3.355|         |         |
sel_edge_STAN[2]_AND_41_o     |         |    2.427|         |         |
sel_edge_STAN[2]_AND_46_o     |         |    2.511|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock moneta_in_edge_STAN[2]_OR_57_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    1.837|         |
moneta_in_edge_STAN[2]_OR_57_o|         |         |    2.159|         |
reset_napoj[1]_MUX_48_o       |         |         |    2.211|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_52_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_52_o   |         |         |    2.340|         |
reset_GND_5_o_AND_54_o   |         |         |    2.688|         |
reset_GND_5_o_AND_56_o   |         |         |    2.398|         |
reset_GND_5_o_AND_58_o   |         |         |    2.371|         |
reset_GND_5_o_AND_60_o   |         |         |    2.632|         |
reset_GND_5_o_AND_62_o   |         |         |    2.774|         |
reset_GND_5_o_AND_64_o   |         |         |    2.646|         |
reset_GND_5_o_AND_66_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_54_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_54_o   |         |         |    2.344|         |
reset_GND_5_o_AND_56_o   |         |         |    2.398|         |
reset_GND_5_o_AND_58_o   |         |         |    2.371|         |
reset_GND_5_o_AND_60_o   |         |         |    2.385|         |
reset_GND_5_o_AND_62_o   |         |         |    2.774|         |
reset_GND_5_o_AND_64_o   |         |         |    2.646|         |
reset_GND_5_o_AND_66_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_56_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_56_o   |         |         |    2.221|         |
reset_GND_5_o_AND_58_o   |         |         |    2.408|         |
reset_GND_5_o_AND_60_o   |         |         |    2.372|         |
reset_GND_5_o_AND_62_o   |         |         |    2.774|         |
reset_GND_5_o_AND_64_o   |         |         |    2.646|         |
reset_GND_5_o_AND_66_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_58_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_58_o   |         |         |    2.231|         |
reset_GND_5_o_AND_60_o   |         |         |    2.372|         |
reset_GND_5_o_AND_62_o   |         |         |    2.774|         |
reset_GND_5_o_AND_64_o   |         |         |    2.646|         |
reset_GND_5_o_AND_66_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.993|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_60_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_60_o   |         |         |    2.240|         |
reset_GND_5_o_AND_62_o   |         |         |    2.774|         |
reset_GND_5_o_AND_64_o   |         |         |    2.646|         |
reset_GND_5_o_AND_66_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_62_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.101|         |
reset_GND_5_o_AND_62_o   |         |         |    2.124|         |
reset_GND_5_o_AND_64_o   |         |         |    2.344|         |
reset_GND_5_o_AND_66_o   |         |         |    2.203|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.343|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.374|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_64_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.008|         |
reset_GND_5_o_AND_64_o   |         |         |    1.903|         |
reset_GND_5_o_AND_66_o   |         |         |    2.226|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.267|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_66_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    1.616|         |
reset_GND_5_o_AND_66_o   |         |         |    1.772|         |
sel_edge_STAN[2]_AND_41_o|         |         |    1.605|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.511|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_68_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_68_o   |         |         |    2.335|         |
reset_GND_5_o_AND_70_o   |         |         |    2.689|         |
reset_GND_5_o_AND_72_o   |         |         |    2.398|         |
reset_GND_5_o_AND_74_o   |         |         |    2.375|         |
reset_GND_5_o_AND_76_o   |         |         |    2.632|         |
reset_GND_5_o_AND_78_o   |         |         |    2.774|         |
reset_GND_5_o_AND_80_o   |         |         |    2.646|         |
reset_GND_5_o_AND_82_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_70_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_70_o   |         |         |    2.345|         |
reset_GND_5_o_AND_72_o   |         |         |    2.398|         |
reset_GND_5_o_AND_74_o   |         |         |    2.375|         |
reset_GND_5_o_AND_76_o   |         |         |    2.394|         |
reset_GND_5_o_AND_78_o   |         |         |    2.774|         |
reset_GND_5_o_AND_80_o   |         |         |    2.646|         |
reset_GND_5_o_AND_82_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_72_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_72_o   |         |         |    2.221|         |
reset_GND_5_o_AND_74_o   |         |         |    2.408|         |
reset_GND_5_o_AND_76_o   |         |         |    2.372|         |
reset_GND_5_o_AND_78_o   |         |         |    2.774|         |
reset_GND_5_o_AND_80_o   |         |         |    2.646|         |
reset_GND_5_o_AND_82_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_74_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_74_o   |         |         |    2.231|         |
reset_GND_5_o_AND_76_o   |         |         |    2.372|         |
reset_GND_5_o_AND_78_o   |         |         |    2.774|         |
reset_GND_5_o_AND_80_o   |         |         |    2.646|         |
reset_GND_5_o_AND_82_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.993|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_76_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.531|         |
reset_GND_5_o_AND_76_o   |         |         |    2.240|         |
reset_GND_5_o_AND_78_o   |         |         |    2.774|         |
reset_GND_5_o_AND_80_o   |         |         |    2.646|         |
reset_GND_5_o_AND_82_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_78_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.102|         |
reset_GND_5_o_AND_78_o   |         |         |    2.125|         |
reset_GND_5_o_AND_80_o   |         |         |    2.345|         |
reset_GND_5_o_AND_82_o   |         |         |    2.212|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.343|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.374|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_80_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.018|         |
reset_GND_5_o_AND_80_o   |         |         |    1.913|         |
reset_GND_5_o_AND_82_o   |         |         |    2.226|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.267|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_82_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    1.625|         |
reset_GND_5_o_AND_82_o   |         |         |    1.781|         |
sel_edge_STAN[2]_AND_41_o|         |         |    1.605|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.511|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_84_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.530|         |
reset_GND_5_o_AND_84_o   |         |         |    2.335|         |
reset_GND_5_o_AND_86_o   |         |         |    2.689|         |
reset_GND_5_o_AND_88_o   |         |         |    2.398|         |
reset_GND_5_o_AND_90_o   |         |         |    2.375|         |
reset_GND_5_o_AND_92_o   |         |         |    2.632|         |
reset_GND_5_o_AND_94_o   |         |         |    2.773|         |
reset_GND_5_o_AND_96_o   |         |         |    2.646|         |
reset_GND_5_o_AND_98_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_86_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.530|         |
reset_GND_5_o_AND_86_o   |         |         |    2.345|         |
reset_GND_5_o_AND_88_o   |         |         |    2.398|         |
reset_GND_5_o_AND_90_o   |         |         |    2.375|         |
reset_GND_5_o_AND_92_o   |         |         |    2.390|         |
reset_GND_5_o_AND_94_o   |         |         |    2.773|         |
reset_GND_5_o_AND_96_o   |         |         |    2.646|         |
reset_GND_5_o_AND_98_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_88_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.530|         |
reset_GND_5_o_AND_88_o   |         |         |    2.221|         |
reset_GND_5_o_AND_90_o   |         |         |    2.408|         |
reset_GND_5_o_AND_92_o   |         |         |    2.372|         |
reset_GND_5_o_AND_94_o   |         |         |    2.773|         |
reset_GND_5_o_AND_96_o   |         |         |    2.646|         |
reset_GND_5_o_AND_98_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.501|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_90_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.530|         |
reset_GND_5_o_AND_90_o   |         |         |    2.231|         |
reset_GND_5_o_AND_92_o   |         |         |    2.372|         |
reset_GND_5_o_AND_94_o   |         |         |    2.773|         |
reset_GND_5_o_AND_96_o   |         |         |    2.646|         |
reset_GND_5_o_AND_98_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.993|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_92_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.530|         |
reset_GND_5_o_AND_92_o   |         |         |    2.240|         |
reset_GND_5_o_AND_94_o   |         |         |    2.773|         |
reset_GND_5_o_AND_96_o   |         |         |    2.646|         |
reset_GND_5_o_AND_98_o   |         |         |    2.576|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.427|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_94_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.102|         |
reset_GND_5_o_AND_94_o   |         |         |    2.123|         |
reset_GND_5_o_AND_96_o   |         |         |    2.345|         |
reset_GND_5_o_AND_98_o   |         |         |    2.208|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.343|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.374|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_96_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.014|         |
reset_GND_5_o_AND_96_o   |         |         |    1.909|         |
reset_GND_5_o_AND_98_o   |         |         |    2.227|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.267|         |
sel_edge_STAN[2]_AND_46_o|         |         |    1.866|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_GND_5_o_AND_98_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    1.621|         |
reset_GND_5_o_AND_98_o   |         |         |    1.777|         |
sel_edge_STAN[2]_AND_41_o|         |         |    1.605|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.511|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_napoj[1]_MUX_48_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |         |         |    2.475|         |
reset_napoj[1]_MUX_48_o  |         |         |    1.903|         |
sel_edge_STAN[2]_AND_41_o|         |         |    2.811|         |
sel_edge_STAN[2]_AND_46_o|         |         |    2.145|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_edge_STAN[2]_AND_41_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
sel_edge_STAN[2]_AND_41_o|         |         |    1.057|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_edge_STAN[2]_AND_46_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
sel_edge_STAN[2]_AND_46_o|         |         |    1.056|         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.35 secs
 
--> 

Total memory usage is 317232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    2 (   0 filtered)

