// Seed: 1219750121
module module_0 (
    input wire id_0,
    input wire id_1
);
  assign id_3 = 1'b0;
  wand id_5;
  assign id_5 = 1;
  always @(id_1 or posedge 1);
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output tri   id_4,
    input  tri0  id_5,
    output wand  id_6
    , id_8
);
  always_comb @(1 or posedge 1'b0);
  module_0(
      id_1, id_5
  );
  assign id_4 = id_1;
endmodule
