{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697042970395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697042970395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 19:49:30 2023 " "Processing started: Wed Oct 11 19:49:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697042970395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697042970395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697042970395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697042970738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697042970738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697042978761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697042978761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.v" "" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697042978762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697042978762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit_tb " "Elaborating entity \"ControlUnit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697042978789 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock ControlUnit_tb.v(30) " "Verilog HDL warning at ControlUnit_tb.v(30): assignments to Clock create a combinational loop" {  } { { "ControlUnit_tb.v" "" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit_tb.v" 30 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1697042978790 "|ControlUnit_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ControlUnit_tb.v(59) " "Verilog HDL warning at ControlUnit_tb.v(59): ignoring unsupported system task" {  } { { "ControlUnit_tb.v" "" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit_tb.v" 59 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1697042978790 "|ControlUnit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:UUT " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:UUT\"" {  } { { "ControlUnit_tb.v" "UUT" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit_tb.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697042978791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_opcode ControlUnit.v(10) " "Verilog HDL or VHDL warning at ControlUnit.v(10): object \"reset_opcode\" assigned a value but never read" {  } { { "ControlUnit.v" "" { Text "E:/Omar/CPU Design/MIPS Processor/Control Unit/Project/ControlUnit.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1697042978791 "|ControlUnit_tb|ControlUnit:UUT"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697042978863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 19:49:38 2023 " "Processing ended: Wed Oct 11 19:49:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697042978863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697042978863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697042978863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697042978863 ""}
