// Seed: 3215398451
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd75,
    parameter id_3  = 32'd88
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  assign id_17 = id_2;
  assign id_13[1'b0] = 1;
  module_0 modCall_1 (
      id_5,
      id_17,
      id_16
  );
  wire [id_12 : id_3] id_18;
  assign id_11 = id_15;
endmodule
