[{"DBLP title": "Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions.", "DBLP authors": ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "year": 2016, "MAG papers": [{"PaperId": 2408173953, "PaperTitle": "invited airtouch a novel single layer 3d touch sensing system for human mobile devices interactions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", null, "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm.", "DBLP authors": ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "year": 2016, "MAG papers": [{"PaperId": 2404824138, "PaperTitle": "invited a 2 2 ghz sram with high temperature variation immunity for deep learning application under 28nm", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bell labs", "university of california los angeles", "university of california los angeles", null, "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Invited - Wireless sensor nodes for environmental monitoring in internet of things.", "DBLP authors": ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "year": 2016, "MAG papers": [{"PaperId": 2405721615, "PaperTitle": "invited wireless sensor nodes for environmental monitoring in internet of things", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["industrial technology research institute", "industrial technology research institute", "national chiao tung university", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute", "industrial technology research institute"]}], "source": "ES"}, {"DBLP title": "Accurate phase-level cross-platform power and performance estimation.", "DBLP authors": ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "year": 2016, "MAG papers": [{"PaperId": 2401063723, "PaperTitle": "accurate phase level cross platform power and performance estimation", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture.", "DBLP authors": ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "year": 2016, "MAG papers": [{"PaperId": 2394805807, "PaperTitle": "latency sensitivity based cache partitioning for heterogeneous multi core architecture", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national taiwan university", "national taiwan university", "center for information technology"]}], "source": "ES"}, {"DBLP title": "Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores.", "DBLP authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"], "year": 2016, "MAG papers": [{"PaperId": 2401736725, "PaperTitle": "single tier virtual queuing an efficacious memory controller architecture for mpsocs with multiple realtime cores", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["qualcomm", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation.", "DBLP authors": ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "year": 2016, "MAG papers": [{"PaperId": 2402979134, "PaperTitle": "debugging and verifying soc designs through effective cross layer hardware software co simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "nanyang technological university", "agency for science technology and research", "university of illinois at urbana champaign", "agency for science technology and research"]}], "source": "ES"}, {"DBLP title": "Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "year": 2016, "MAG papers": [{"PaperId": 2401489303, "PaperTitle": "efficient performance modeling via dual prior bayesian model fusion for analog and mixed signal circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits.", "DBLP authors": ["Fa Wang", "Xin Li"], "year": 2016, "MAG papers": [{"PaperId": 2398824754, "PaperTitle": "correlated bayesian model fusion efficient performance modeling of large scale tunable analog rf integrated circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient performance modeling of analog integrated circuits via kernel density based sparse regression.", "DBLP authors": ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "year": 2016, "MAG papers": [{"PaperId": 2403059642, "PaperTitle": "efficient performance modeling of analog integrated circuits via kernel density based sparse regression", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2016, "MAG papers": [{"PaperId": 2402366611, "PaperTitle": "relevance vector and feature machine for statistical analog circuit characterization and built in self test optimization", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Reliability-aware design to suppress aging.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2396345169, "PaperTitle": "reliability aware design to suppress aging", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of texas at austin", "karlsruhe institute of technology", "sharif university of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Statistical fault injection for impact-evaluation of timing errors on application performance.", "DBLP authors": ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "year": 2016, "MAG papers": [{"PaperId": 2297417762, "PaperTitle": "statistical fault injection for impact evaluation of timing errors on application performance", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "ecole normale superieure", "ecole normale superieure", "nanyang technological university", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2016, "MAG papers": [{"PaperId": 2406119995, "PaperTitle": "serial t0 approximate bus encoding for energy efficient transmission of sensor signals", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Designing approximate circuits using clock overgating.", "DBLP authors": ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2398862834, "PaperTitle": "designing approximate circuits using clock overgating", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Invited - Heterogeneous datacenters: options and opportunities.", "DBLP authors": ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "year": 2016, "MAG papers": [{"PaperId": 2402380660, "PaperTitle": "invited heterogeneous datacenters options and opportunities", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Invited - The case for embedded scalable platforms.", "DBLP authors": ["Luca P. Carloni"], "year": 2016, "MAG papers": [{"PaperId": 2397193845, "PaperTitle": "invited the case for embedded scalable platforms", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["columbia university"]}], "source": "ES"}, {"DBLP title": "A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip.", "DBLP authors": ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "year": 2016, "MAG papers": [{"PaperId": 2341783944, "PaperTitle": "a new learning method for inference accuracy core occupation and performance co optimization on truenorth chip", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["air force research laboratory", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "air force research laboratory", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication.", "DBLP authors": ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "year": 2016, "MAG papers": [{"PaperId": 2399958287, "PaperTitle": "dot product engine for neuromorphic computing programming 1t1m crossbar to accelerate matrix vector multiplication", "Year": 2016, "CitationCount": 69, "EstimatedCitation": 130, "Affiliations": ["hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard", "university of massachusetts amherst", "hewlett packard", "hewlett packard", "hewlett packard", null, "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Perform-ML: performance optimized machine learning by platform and content aware customization.", "DBLP authors": ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2016, "MAG papers": [{"PaperId": 2407983593, "PaperTitle": "perform ml performance optimized machine learning by platform and content aware customization", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california san diego", "university of california san diego", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications.", "DBLP authors": ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2400523863, "PaperTitle": "low power approximate convolution computing unit with domain wall motion based spin memristor for image processing applications", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A framework for verification of SystemC TLM programs with model slicing: a case study.", "DBLP authors": ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "year": 2016, "MAG papers": [{"PaperId": 2406342560, "PaperTitle": "a framework for verification of systemc tlm programs with model slicing a case study", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["michigan technological university", "michigan state university", "michigan state university", "michigan state university"]}], "source": "ES"}, {"DBLP title": "Design partitioning for large-scale equivalence checking and functional correction.", "DBLP authors": ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "year": 2016, "MAG papers": [{"PaperId": 2403929663, "PaperTitle": "design partitioning for large scale equivalence checking and functional correction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification.", "DBLP authors": ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "year": 2016, "MAG papers": [{"PaperId": 2398827161, "PaperTitle": "probabilistic bug masking analysis for post silicon tests in microprocessor verification", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "university of michigan", "ibm", "university of michigan", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Fault injection acceleration by simultaneous injection of non-interacting faults.", "DBLP authors": ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2396233435, "PaperTitle": "fault injection acceleration by simultaneous injection of non interacting faults", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Privacy preserving localization for smart automotive systems.", "DBLP authors": ["Siam U. Hussain", "Farinaz Koushanfar"], "year": 2016, "MAG papers": [{"PaperId": 2402188291, "PaperTitle": "privacy preserving localization for smart automotive systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Integration of multi-sensor occupancy grids into automotive ECUs.", "DBLP authors": ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "year": 2016, "MAG papers": [{"PaperId": 2398526331, "PaperTitle": "integration of multi sensor occupancy grids into automotive ecus", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "french institute for research in computer science and automation", null, null]}], "source": "ES"}, {"DBLP title": "Formal reliability analysis of switched ethernet automotive networks under transient transmission errors.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2016, "MAG papers": [{"PaperId": 2403896119, "PaperTitle": "formal reliability analysis of switched ethernet automotive networks under transient transmission errors", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["audi", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Random modulo: a new processor cache design for real-time critical systems.", "DBLP authors": ["Carles Hern\u00e1ndez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "year": 2016, "MAG papers": [{"PaperId": 2394574738, "PaperTitle": "random modulo a new processor cache design for real time critical systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, "barcelona supercomputing center", null, "spanish national research council", null]}], "source": "ES"}, {"DBLP title": "Invited - Cross-layer modeling and optimization for electromigration induced reliability.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2400516625, "PaperTitle": "invited cross layer modeling and optimization for electromigration induced reliability", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture.", "DBLP authors": ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2016, "MAG papers": [{"PaperId": 2398434371, "PaperTitle": "invited optimizing device reliability effects at the intersection of physics circuits and architecture", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Invited - Cross-layer approaches for soft error modeling and mitigation.", "DBLP authors": ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2407245113, "PaperTitle": "invited cross layer approaches for soft error modeling and mitigation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A low-cost conflict-free NoC for GPGPUs.", "DBLP authors": ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "year": 2016, "MAG papers": [{"PaperId": 2401855529, "PaperTitle": "a low cost conflict free noc for gpgpus", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "ghent university", "peking university"]}], "source": "ES"}, {"DBLP title": "Notifying memories: a case-study on data-flow applications with NoC interfaces implementation.", "DBLP authors": ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sep\u00falveda", "Jean-Philippe Diguet"], "year": 2016, "MAG papers": [{"PaperId": 2396481699, "PaperTitle": "notifying memories a case study on data flow applications with noc interfaces implementation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technische universitat munchen", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "MAG papers": [{"PaperId": 2399139024, "PaperTitle": "quest for high performance bufferless nocs with single cycle express paths and self learning throttling", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2399651772, "PaperTitle": "disco a low overhead in network data compressor for energy efficient chip multi processors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "DBLP authors": ["Kshitij Bhardwaj", "Steven M. Nowick"], "year": 2016, "MAG papers": [{"PaperId": 2747154156, "PaperTitle": "achieving lightweight multicast in asynchronous networks on chip using local speculation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}, {"PaperId": 2408043238, "PaperTitle": "achieving lightweight multicast in asynchronous networks on chip using local speculation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "year": 2016, "MAG papers": [{"PaperId": 2402129879, "PaperTitle": "pico mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic nocs", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["colorado state university", "colorado state university", "colorado state university"]}], "source": "ES"}, {"DBLP title": "Multiple patterning layout decomposition considering complex coloring rules.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang"], "year": 2016, "MAG papers": [{"PaperId": 2397159571, "PaperTitle": "multiple patterning layout decomposition considering complex coloring rules", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national chiao tung university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Redundant via insertion for multiple-patterning directed-self-assembly lithography.", "DBLP authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "year": 2016, "MAG papers": [{"PaperId": 2397963947, "PaperTitle": "redundant via insertion for multiple patterning directed self assembly lithography", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration.", "DBLP authors": ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "year": 2016, "MAG papers": [{"PaperId": 2403265952, "PaperTitle": "self aligned double patterning aware detailed routing with double via insertion and via manufacturability consideration", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["iowa state university", "iowa state university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Predicting electromigration mortality under temperature and product lifetime specifications.", "DBLP authors": ["Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2016, "MAG papers": [{"PaperId": 2394569310, "PaperTitle": "predicting electromigration mortality under temperature and product lifetime specifications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A Monte Carlo simulation flow for SEU analysis of sequential circuits.", "DBLP authors": ["Meng Li", "Ye Wang", "Michael Orshansky"], "year": 2016, "MAG papers": [{"PaperId": 2403787937, "PaperTitle": "a monte carlo simulation flow for seu analysis of sequential circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Physics-based full-chip TDDB assessment for BEOL interconnects.", "DBLP authors": ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2397868070, "PaperTitle": "physics based full chip tddb assessment for beol interconnects", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mentor graphics", "university of california riverside", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2394679455, "PaperTitle": "ageopt rmt compiler driven variation aware aging optimization for redundant multithreading", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["dresden university of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Improving mobile gaming performance through cooperative CPU-GPU thermal management.", "DBLP authors": ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2398215041, "PaperTitle": "improving mobile gaming performance through cooperative cpu gpu thermal management", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["karlsruhe institute of technology", "national university of singapore", "national university of singapore", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "nZDC: a compiler technique for near zero silent data corruption.", "DBLP authors": ["Moslem Didehban", "Aviral Shrivastava"], "year": 2016, "MAG papers": [{"PaperId": 2402686027, "PaperTitle": "nzdc a compiler technique for near zero silent data corruption", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs.", "DBLP authors": ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "year": 2016, "MAG papers": [{"PaperId": 2396961086, "PaperTitle": "automatic parallelization and accelerator offloading for embedded applications on heterogeneous mpsocs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["rwth aachen university", null, "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Similarity-based wakeup management for mobile systems in connected standby.", "DBLP authors": ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "year": 2016, "MAG papers": [{"PaperId": 2402651120, "PaperTitle": "similarity based wakeup management for mobile systems in connected standby", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["center for information technology", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Synergistic timing speculation for multi-threaded programs.", "DBLP authors": ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2016, "MAG papers": [{"PaperId": 2397666238, "PaperTitle": "synergistic timing speculation for multi threaded programs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["utah state university", "utah state university", "utah state university", "new york university", "new york university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks.", "DBLP authors": ["Chung-Wei Lin", "Huafeng Yu"], "year": 2016, "MAG papers": [{"PaperId": 2407881373, "PaperTitle": "invited cooperation or competition coexistence of safety and security in next generation ethernet based automotive networks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["toyota", "toyota"]}], "source": "ES"}, {"DBLP title": "Invited - Towards fail-operational ethernet based in-vehicle networks.", "DBLP authors": ["Mischa M\u00f6stl", "Daniel Thiele", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2396538707, "PaperTitle": "invited towards fail operational ethernet based in vehicle networks", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization.", "DBLP authors": ["Xin Zhan", "Peng Li", "Edgar S\u00e1nchez-Sinencio"], "year": 2016, "MAG papers": [{"PaperId": 2401844609, "PaperTitle": "distributed on chip regulation theoretical stability foundation over design reduction and performance optimization", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Accelerating soft-error-rate (SER) estimation in the presence of single event transients.", "DBLP authors": ["Ji Li", "Jeffrey Draper"], "year": 2016, "MAG papers": [{"PaperId": 2406444183, "PaperTitle": "accelerating soft error rate ser estimation in the presence of single event transients", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A fast simulator for the analysis of sub-threshold thermal noise transients.", "DBLP authors": ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "year": 2016, "MAG papers": [{"PaperId": 2402617383, "PaperTitle": "a fast simulator for the analysis of sub threshold thermal noise transients", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brown university", "brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis.", "DBLP authors": ["Zhuo Feng"], "year": 2016, "MAG papers": [{"PaperId": 2396255976, "PaperTitle": "spectral graph sparsification in nearly linear time leveraging efficient spectral perturbation analysis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["michigan technological university"]}], "source": "ES"}, {"DBLP title": "Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package.", "DBLP authors": ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2016, "MAG papers": [{"PaperId": 2402678621, "PaperTitle": "efficient probing schemes for fine pitch pads of info wafer level chip scale package", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsmc", "tsmc", "national tsing hua university", "national tsing hua university", "tsmc", "tsmc", "national tsing hua university", "tsmc"]}], "source": "ES"}, {"DBLP title": "Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning.", "DBLP authors": ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "year": 2016, "MAG papers": [{"PaperId": 2401534526, "PaperTitle": "reducing control bit overhead for x masking x canceling hybrid architecture via pattern partitioning", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of texas at austin", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2397038956, "PaperTitle": "effitest efficient delay test and statistical prediction for configuring post silicon tunable buffers", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Comprehensive optimization of scan chain timing during late-stage IC implementation.", "DBLP authors": ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "year": 2016, "MAG papers": [{"PaperId": 2399407221, "PaperTitle": "comprehensive optimization of scan chain timing during late stage ic implementation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Reducing serial I/O power in error-tolerant applications by efficient lossy encoding.", "DBLP authors": ["Phillip Stanley-Marbell", "Martin C. Rinard"], "year": 2016, "MAG papers": [{"PaperId": 2408543768, "PaperTitle": "reducing serial i o power in error tolerant applications by efficient lossy encoding", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Improving performance and lifetime of NAND storage systems using relaxed program sequence.", "DBLP authors": ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "year": 2016, "MAG papers": [{"PaperId": 2398201093, "PaperTitle": "improving performance and lifetime of nand storage systems using relaxed program sequence", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "massachusetts institute of technology", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.", "DBLP authors": ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2401095654, "PaperTitle": "data cache prefetching via context directed pattern matching for coarse grained reconfigurable arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "TEMP: thread batch enabled memory partitioning for GPU.", "DBLP authors": ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "year": 2016, "MAG papers": [{"PaperId": 2396363708, "PaperTitle": "temp thread batch enabled memory partitioning for gpu", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "northwestern polytechnical university", "university of pittsburgh", "university of pittsburgh", "oklahoma state university stillwater", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Invited - Specification and modeling for systems-on-chip security verification.", "DBLP authors": ["Sharad Malik", "Pramod Subramanyan"], "year": 2016, "MAG papers": [{"PaperId": 2395747866, "PaperTitle": "invited specification and modeling for systems on chip security verification", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Invited - Context-aware energy-efficient communication for IoT sensor nodes.", "DBLP authors": ["Shreyas Sen"], "year": 2016, "MAG papers": [{"PaperId": 2399237939, "PaperTitle": "invited context aware energy efficient communication for iot sensor nodes", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores.", "DBLP authors": ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Designing guardbands for instantaneous aging effects.", "DBLP authors": ["Victor M. van Santen", "Hussam Amrouch", "Javier Mart\u00edn-Mart\u00ednez", "Montserrat Nafr\u00eda", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2401779648, "PaperTitle": "designing guardbands for instantaneous aging effects", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "autonomous university of barcelona", "autonomous university of barcelona", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation.", "DBLP authors": ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A novel cross-layer framework for early-stage power delivery and architecture co-exploration.", "DBLP authors": ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "year": 2016, "MAG papers": [{"PaperId": 2396640217, "PaperTitle": "a novel cross layer framework for early stage power delivery and architecture co exploration", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", "zhejiang university", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "A high-resolution side-channel attack on last-level cache.", "DBLP authors": ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "year": 2016, "MAG papers": [{"PaperId": 2404948481, "PaperTitle": "a high resolution side channel attack on last level cache", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california riverside", "ibm", "binghamton university", "nvidia"]}], "source": "ES"}, {"DBLP title": "GarbledCPU: a MIPS processor for secure computation in hardware.", "DBLP authors": ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "year": 2016, "MAG papers": [{"PaperId": 2397486072, "PaperTitle": "garbledcpu a mips processor for secure computation in hardware", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california san diego", "technische universitat darmstadt", "technische universitat darmstadt", "technische universitat darmstadt", "technische universitat darmstadt", "rice university"]}], "source": "ES"}, {"DBLP title": "SecDCP: secure dynamic cache partitioning for efficient timing channel protection.", "DBLP authors": ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "year": 2016, "MAG papers": [{"PaperId": 2406174928, "PaperTitle": "secdcp secure dynamic cache partitioning for efficient timing channel protection", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["cornell university", "cornell university", "cornell university", "pennsylvania state university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Physical unclonable functions-based linear encryption against code reuse attacks.", "DBLP authors": ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "year": 2016, "MAG papers": [{"PaperId": 2398192538, "PaperTitle": "physical unclonable functions based linear encryption against code reuse attacks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of maryland college park", "northeastern university", "tsinghua university", "northeastern university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability.", "DBLP authors": ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2016, "MAG papers": [{"PaperId": 2405051333, "PaperTitle": "near threshold computing in finfet technologies opportunities for improved voltage scalability", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, "university of michigan", "university of michigan", "university of michigan", "university of michigan", null, "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Match-making for monolithic 3D IC: finding the right technology node.", "DBLP authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2401605155, "PaperTitle": "match making for monolithic 3d ic finding the right technology node", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "georgia institute of technology", null, null, null]}], "source": "ES"}, {"DBLP title": "Lower power by voltage stacking: a fine-grained system design approach.", "DBLP authors": ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez"], "year": 2016, "MAG papers": [{"PaperId": 2407951702, "PaperTitle": "lower power by voltage stacking a fine grained system design approach", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Leveraging FDSOI through body bias domain partitioning and bias search.", "DBLP authors": ["Johannes Maximilian K\u00fchn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2016, "MAG papers": [{"PaperId": 2399859114, "PaperTitle": "leveraging fdsoi through body bias domain partitioning and bias search", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tubingen", "keio university", "university of tubingen", "university of tubingen"]}], "source": "ES"}, {"DBLP title": "QB-trees: towards an optimal topological representation and its applications to analog layout designs.", "DBLP authors": ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "year": 2016, "MAG papers": [{"PaperId": 2408362903, "PaperTitle": "qb trees towards an optimal topological representation and its applications to analog layout designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Timing-driven cell placement optimization for early slack histogram compression.", "DBLP authors": ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "year": 2016, "MAG papers": [{"PaperId": 2408697007, "PaperTitle": "timing driven cell placement optimization for early slack histogram compression", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Flip-flop clustering by weighted K-means algorithm.", "DBLP authors": ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "year": 2016, "MAG papers": [{"PaperId": 2404274178, "PaperTitle": "flip flop clustering by weighted k means algorithm", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["oracle corporation", null, "iowa state university", "oracle corporation", "iowa state university", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Legalization algorithm for multiple-row height standard cell design.", "DBLP authors": ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2407716185, "PaperTitle": "legalization algorithm for multiple row height standard cell design", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Minimum-implant-area-aware detailed placement with spacing constraints.", "DBLP authors": ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "year": 2016, "MAG papers": [{"PaperId": 2398997130, "PaperTitle": "minimum implant area aware detailed placement with spacing constraints", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["tsmc", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Incremental layer assignment for critical path timing.", "DBLP authors": ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2400313174, "PaperTitle": "incremental layer assignment for critical path timing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of texas at austin", "the chinese university of hong kong", "university of texas at austin", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Catching the flu: emerging threats from a third party power management unit.", "DBLP authors": ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "MAG papers": [{"PaperId": 2404032169, "PaperTitle": "catching the flu emerging threats from a third party power management unit", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Information dispersion for trojan defense through high-level synthesis.", "DBLP authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "year": 2016, "MAG papers": [{"PaperId": 2399100316, "PaperTitle": "information dispersion for trojan defense through high level synthesis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Hybrid STT-CMOS designs for reverse-engineering prevention.", "DBLP authors": ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "year": 2016, "MAG papers": [{"PaperId": 2394517960, "PaperTitle": "hybrid stt cmos designs for reverse engineering prevention", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["george mason university", "george mason university", "george mason university", "san francisco state university", "howard university"]}], "source": "ES"}, {"DBLP title": "AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs.", "DBLP authors": ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2403248509, "PaperTitle": "avfsm a framework for identifying and mitigating vulnerabilities in fsms", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of florida", "university of central florida", "university of florida", "university of florida", "university of connecticut", "university of florida"]}], "source": "ES"}, {"DBLP title": "PLL to the rescue: a novel EM fault countermeasure.", "DBLP authors": ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "year": 2016, "MAG papers": [{"PaperId": 2401883107, "PaperTitle": "pll to the rescue a novel em fault countermeasure", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["telecom paristech", "kobe university", "telecom paristech", "telecom paristech", "kobe university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Remote attestation for low-end embedded devices: the prover's perspective.", "DBLP authors": ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2016, "MAG papers": [{"PaperId": 2388447476, "PaperTitle": "remote attestation for low end embedded devices the prover s perspective", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california irvine", "university of oxford", "technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "year": 2016, "MAG papers": [{"PaperId": 2408727576, "PaperTitle": "enabling sub blocks erase management to boost the performance of 3d nand flash memory", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["academia sinica", "national tsing hua university", "academia sinica", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "BLESS: a simple and efficient scheme for prolonging PCM lifetime.", "DBLP authors": ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 2396194837, "PaperTitle": "bless a simple and efficient scheme for prolonging pcm lifetime", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A model-driven approach to warp/thread-block level GPU cache bypassing.", "DBLP authors": ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "year": 2016, "MAG papers": [{"PaperId": 2398414514, "PaperTitle": "a model driven approach to warp thread block level gpu cache bypassing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["advanced micro devices", "north carolina state university", "oak ridge national laboratory", "oak ridge national laboratory", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications.", "DBLP authors": ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "year": 2016, "MAG papers": [{"PaperId": 2399054999, "PaperTitle": "a real time energy efficient superpixel hardware accelerator for mobile computer vision applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nvidia", null, "nvidia", "nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "An area-efficient consolidated configurable error correction for approximate hardware accelerators.", "DBLP authors": ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2404305894, "PaperTitle": "an area efficient consolidated configurable error correction for approximate hardware accelerators", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national university of sciences and technology", "information technology university", "karlsruhe institute of technology", "national university of sciences and technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Approximate bitcoin mining.", "DBLP authors": ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2402320862, "PaperTitle": "approximate bitcoin mining", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems.", "DBLP authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2395491504, "PaperTitle": "invited cross layer approximations for neuromorphic computing from devices to circuits and systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Invited - Cross-layer approximate computing: from logic to architectures.", "DBLP authors": ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2399535694, "PaperTitle": "invited cross layer approximate computing from logic to architectures", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["information technology university", "karlsruhe institute of technology", "dresden university of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM.", "DBLP authors": ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "year": 2016, "MAG papers": [{"PaperId": 2401836885, "PaperTitle": "invited approximate computing with partially unreliable dynamic random access memory approximate dram", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.", "DBLP authors": ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2408128524, "PaperTitle": "novel cmos rfic layout generation with concurrent device placement and fixed length microstrip routing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "national chung cheng university", "technische universitat munchen", "technische universitat munchen", "national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis.", "DBLP authors": ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "year": 2016, "MAG papers": [{"PaperId": 2402126413, "PaperTitle": "procedural capacitor placement in differential charge scaling converters by nonlinearity analysis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "A novel time and voltage based SAR ADC design with self-learning technique.", "DBLP authors": ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"], "year": 2016, "MAG papers": [{"PaperId": 2395206555, "PaperTitle": "a novel time and voltage based sar adc design with self learning technique", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Extended statistical element selection: a calibration method for high resolution in analog/RF designs.", "DBLP authors": ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "year": 2016, "MAG papers": [{"PaperId": 2394640708, "PaperTitle": "extended statistical element selection a calibration method for high resolution in analog rf designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A low-power dynamic divider for approximate applications.", "DBLP authors": ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "year": 2016, "MAG papers": [{"PaperId": 2404585587, "PaperTitle": "a low power dynamic divider for approximate applications", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["brown university", "brown university", "brown university"]}, {"PaperId": 2747143491, "PaperTitle": "a low power dynamic divider for approximate applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Optimal design of JPEG hardware under the approximate computing paradigm.", "DBLP authors": ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "year": 2016, "MAG papers": [{"PaperId": 2402093298, "PaperTitle": "optimal design of jpeg hardware under the approximate computing paradigm", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["texas a m university", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework.", "DBLP authors": ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 2400550412, "PaperTitle": "minimizing the energy delay product of sram arrays using a device circuit architecture co optimization framework", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}, {"PaperId": 2753808681, "PaperTitle": "minimizing the energy delay product of sram arrays using a device circuit architecture co optimization framework", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Energy efficient computation with asynchronous races.", "DBLP authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "year": 2016, "MAG papers": [{"PaperId": 2403742959, "PaperTitle": "energy efficient computation with asynchronous races", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A quantitative analysis on microarchitectures of modern CPU-FPGA platforms.", "DBLP authors": ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "year": 2016, "MAG papers": [{"PaperId": 2405102949, "PaperTitle": "a quantitative analysis on microarchitectures of modern cpu fpga platforms", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 64, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family.", "DBLP authors": ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2396572963, "PaperTitle": "deepburning automatic generation of fpga based learning accelerators for the neural network family", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Resource budgeting for reliability in reconfigurable architectures.", "DBLP authors": ["Hongyan Zhang", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2405066776, "PaperTitle": "resource budgeting for reliability in reconfigurable architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "An MPSoC for energy-efficient database query processing.", "DBLP authors": ["Sebastian Haas", "Oliver Arnold", "Benedikt N\u00f6then", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian H\u00f6ppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "J\u00f6rg Schreiter", "Holger Eisenreich", "Jens-Uwe Schl\u00fc\u00dfler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Mat\u00fas", "Christian Mayr", "Ren\u00e9 Sch\u00fcffny", "Gerhard P. Fettweis"], "year": 2016, "MAG papers": [{"PaperId": 2398018766, "PaperTitle": "an mpsoc for energy efficient database query processing", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Practical statistical static timing analysis with current source models.", "DBLP authors": ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "year": 2016, "MAG papers": [{"PaperId": 2397668384, "PaperTitle": "practical statistical static timing analysis with current source models", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Statistical path tracing in timing graphs.", "DBLP authors": ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "year": 2016, "MAG papers": [{"PaperId": 2403550060, "PaperTitle": "statistical path tracing in timing graphs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Efficient transistor-level timing yield estimation via line sampling.", "DBLP authors": ["Hiromitsu Awano", "Takashi Sato"], "year": 2016, "MAG papers": [{"PaperId": 2401766047, "PaperTitle": "efficient transistor level timing yield estimation via line sampling", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kyoto university", "kyoto university"]}], "source": "ES"}, {"DBLP title": "A distributed timing analysis framework for large designs.", "DBLP authors": ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "year": 2016, "MAG papers": [{"PaperId": 2397503904, "PaperTitle": "a distributed timing analysis framework for large designs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "An MIG-based compiler for programmable logic-in-memory architectures.", "DBLP authors": ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Rolf Drechsler", "Giovanni De Micheli"], "year": 2016, "MAG papers": [{"PaperId": 2268392721, "PaperTitle": "an mig based compiler for programmable logic in memory architectures", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of utah", "ecole polytechnique federale de lausanne", "university of bremen", "ecole polytechnique federale de lausanne", "university of bremen", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Nonvolatile memory design based on ferroelectric FETs.", "DBLP authors": ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2407647853, "PaperTitle": "nonvolatile memory design based on ferroelectric fets", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of notre dame", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "national tsing hua university", "university of california berkeley", "university of california berkeley", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression.", "DBLP authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "year": 2016, "MAG papers": [{"PaperId": 2403204284, "PaperTitle": "architecting energy efficient stt ram based register file on gpgpus via delta compression", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "PDS: pseudo-differential sensing scheme for STT-MRAM.", "DBLP authors": ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "year": 2016, "MAG papers": [{"PaperId": 2404559947, "PaperTitle": "pds pseudo differential sensing scheme for stt mram", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["beihang university", "beihang university", "beihang university", "beihang university", "beihang university", "beihang university", "peking university"]}], "source": "ES"}, {"DBLP title": "Invited - Things, trouble, trust: on building trust in IoT systems.", "DBLP authors": ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2016, "MAG papers": [{"PaperId": 2401503174, "PaperTitle": "invited things trouble trust on building trust in iot systems", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt", "aalto university", "university of california irvine", "aalto university", "university of california san diego", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Invited - Can IoT be secured: emerging challenges in connecting the unconnected.", "DBLP authors": ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "year": 2016, "MAG papers": [{"PaperId": 2407036733, "PaperTitle": "invited can iot be secured emerging challenges in connecting the unconnected", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat darmstadt", "university of central florida", "cisco systems inc"]}], "source": "ES"}, {"DBLP title": "C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization.", "DBLP authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2403646140, "PaperTitle": "c brain a deep learning accelerator that tames the diversity of cnns through adaptive data level parallelization", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks.", "DBLP authors": ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "year": 2016, "MAG papers": [{"PaperId": 2402098947, "PaperTitle": "dynamic energy accuracy trade off using stochastic computing in deep neural networks", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 67, "Affiliations": ["ulsan national institute of science and technology", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Switched by input: power efficient structure for RRAM-based convolutional neural network.", "DBLP authors": ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2408724663, "PaperTitle": "switched by input power efficient structure for rram based convolutional neural network", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Simplifying deep neural networks for neuromorphic architectures.", "DBLP authors": ["Jaeyong Chung", "Taehwan Shin"], "year": 2016, "MAG papers": [{"PaperId": 2399948372, "PaperTitle": "simplifying deep neural networks for neuromorphic architectures", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["incheon national university", "incheon national university"]}], "source": "ES"}, {"DBLP title": "A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision.", "DBLP authors": ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "year": 2016, "MAG papers": [{"PaperId": 2402970300, "PaperTitle": "a low power carry cut back approximate adder with fixed point implementation and floating point precision", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "An efficient method for multi-level approximate logic synthesis under error rate constraint.", "DBLP authors": ["Yi Wu", "Weikang Qian"], "year": 2016, "MAG papers": [{"PaperId": 2401611945, "PaperTitle": "an efficient method for multi level approximate logic synthesis under error rate constraint", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Precise error determination of approximated components in sequential circuits with model checking.", "DBLP authors": ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2286003412, "PaperTitle": "precise error determination of approximated components in sequential circuits with model checking", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ecole polytechnique federale de lausanne", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Area optimization of resilient designs guided by a mixed integer geometric program.", "DBLP authors": ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "year": 2016, "MAG papers": [{"PaperId": 2401797601, "PaperTitle": "area optimization of resilient designs guided by a mixed integer geometric program", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california", "iowa state university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines.", "DBLP authors": ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "year": 2016, "MAG papers": [{"PaperId": 2396096312, "PaperTitle": "on harmonic fixed priority scheduling of periodic real time tasks with constrained deadlines", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["florida international university", "florida international university", "florida international university", "florida international university", "florida international university", "pace university"]}], "source": "ES"}, {"DBLP title": "A probabilistic scheduling framework for mixed-criticality systems.", "DBLP authors": ["Alejandro Masrur"], "year": 2016, "MAG papers": [{"PaperId": 2396017041, "PaperTitle": "a probabilistic scheduling framework for mixed criticality systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chemnitz university of technology"]}], "source": "ES"}, {"DBLP title": "Distributed scheduling for many-cores using cooperative game theory.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2398336586, "PaperTitle": "distributed scheduling for many cores using cooperative game theory", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen"], "year": 2016, "MAG papers": [{"PaperId": 2401898108, "PaperTitle": "utilization bounds on allocating rate monotonic scheduled multi mode tasks on multiprocessor systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technical university of dortmund", "technical university of dortmund"]}], "source": "ES"}, {"DBLP title": "DAG-aware logic synthesis of datapaths.", "DBLP authors": ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "year": 2016, "MAG papers": [{"PaperId": 2398947418, "PaperTitle": "dag aware logic synthesis of datapaths", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of massachusetts amherst", "ibm", "university of massachusetts amherst", "ibm"]}], "source": "ES"}, {"DBLP title": "Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators.", "DBLP authors": ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Sma\u00efl Niar"], "year": 2016, "MAG papers": [{"PaperId": 2398354748, "PaperTitle": "lin analyzer a high level performance analysis tool for fpga based accelerators", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore", "peking university", null]}], "source": "ES"}, {"DBLP title": "Improving high-level synthesis with decoupled data structure optimization.", "DBLP authors": ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2402164368, "PaperTitle": "improving high level synthesis with decoupled data structure optimization", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["cornell university", "cornell university", "cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "StitchUp: automatic control flow protection for high level synthesis circuits.", "DBLP authors": ["Shane T. Fleming", "David B. Thomas"], "year": 2016, "MAG papers": [{"PaperId": 2402647458, "PaperTitle": "stitchup automatic control flow protection for high level synthesis circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2397294223, "PaperTitle": "plug n learn automatic learning of computational algorithms in human centered internet of things applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "A semantics-aware design for mounting remote sensors on mobile systems.", "DBLP authors": ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "year": 2016, "MAG papers": [{"PaperId": 2400705964, "PaperTitle": "a semantics aware design for mounting remote sensors on mobile systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["center for information technology", "national taiwan university", "national taiwan university", "center for information technology"]}], "source": "ES"}, {"DBLP title": "Re-target-able software power management framework using SoC data auto-generation.", "DBLP authors": ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "year": 2016, "MAG papers": [{"PaperId": 2402541670, "PaperTitle": "re target able software power management framework using soc data auto generation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments", "texas instruments", null, "texas instruments"]}], "source": "ES"}, {"DBLP title": "Efficient design space exploration via statistical sampling and AdaBoost learning.", "DBLP authors": ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "year": 2016, "MAG papers": [{"PaperId": 2403021642, "PaperTitle": "efficient design space exploration via statistical sampling and adaboost learning", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["illinois institute of technology", "illinois institute of technology", "illinois institute of technology", "illinois institute of technology", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Invited - Ultra low power integrated transceivers for near-field IoT.", "DBLP authors": ["Mihai Sanduleanu", "Ibrahim Abe M. Elfadel"], "year": 2016, "MAG papers": [{"PaperId": 2402317775, "PaperTitle": "invited ultra low power integrated transceivers for near field iot", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["masdar institute of science and technology", "masdar institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT.", "DBLP authors": ["Payam Heydari"], "year": 2016, "MAG papers": [{"PaperId": 2405138816, "PaperTitle": "invited integrated millimeter wave terahertz sensor systems for near field iot", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine"]}], "source": "ES"}, {"DBLP title": "Invited - Who is the major threat to tomorrow's security?: you, the hardware designer.", "DBLP authors": ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"], "year": 2016, "MAG papers": [{"PaperId": 2399542024, "PaperTitle": "invited who is the major threat to tomorrow s security you the hardware designer", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of texas at austin", "carnegie mellon university", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "High-level synthesis for micro-electrode-dot-array digital microfluidic biochips.", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "year": 2016, "MAG papers": [{"PaperId": 2395906706, "PaperTitle": "high level synthesis for micro electrode dot array digital microfluidic biochips", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["national chiao tung university", "duke university", "national chiao tung university", "national chiao tung university", "national tsing hua university", "duke university"]}], "source": "ES"}, {"DBLP title": "Columba: co-layout synthesis for continuous-flow microfluidic biochips.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2399948660, "PaperTitle": "columba co layout synthesis for continuous flow microfluidic biochips", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "national tsing hua university", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "A quantum annealing approach for boolean satisfiability problem.", "DBLP authors": ["Juexiao Su", "Tianheng Tu", "Lei He"], "year": 2016, "MAG papers": [{"PaperId": 2400468894, "PaperTitle": "a quantum annealing approach for boolean satisfiability problem", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.", "DBLP authors": ["Mathias Soeken", "Anupam Chattopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2286978612, "PaperTitle": "unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique federale de lausanne", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost.", "DBLP authors": ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "MAG papers": [{"PaperId": 2403694914, "PaperTitle": "swiftgpu fostering energy efficiency in a near threshold gpu through a tactical performance boost", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency.", "DBLP authors": ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2400151209, "PaperTitle": "vr scale runtime dynamic phase scaling of processor voltage regulators for improving power efficiency", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "oracle corporation", "advanced micro devices", "university of illinois at urbana champaign", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Exploration of associative power management with instruction governed operation for ultra-low power design.", "DBLP authors": ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "year": 2016, "MAG papers": [{"PaperId": 2404136550, "PaperTitle": "exploration of associative power management with instruction governed operation for ultra low power design", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "MORPh: mobile OLED-friendly recording and playback system for low power video streaming.", "DBLP authors": ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "year": 2016, "MAG papers": [{"PaperId": 2395546261, "PaperTitle": "morph mobile oled friendly recording and playback system for low power video streaming", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition.", "DBLP authors": ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2404199137, "PaperTitle": "hw sw co design of nonvolatile io system in energy harvesting sensor nodes for optimal data acquisition", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tsinghua university", "city university of hong kong", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.", "DBLP authors": ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "year": 2016, "MAG papers": [{"PaperId": 2395376639, "PaperTitle": "shift sprinting fine grained temperature aware noc based mcsoc architecture in dark silicon age", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of louisiana at lafayette", "university of louisiana at lafayette", "royal institute of technology", "university of louisiana at lafayette"]}], "source": "ES"}, {"DBLP title": "Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.", "DBLP authors": ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2407226507, "PaperTitle": "performance aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "city university of hong kong", "tsinghua university", "tsinghua university", "oklahoma state university stillwater", "tsinghua university", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems.", "DBLP authors": ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "year": 2016, "MAG papers": [{"PaperId": 2405218842, "PaperTitle": "an fpga based infrastructure for fine grained dvfs analysis in high performance embedded systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["columbia university", "columbia university", "columbia university", "columbia university", "columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "year": 2016, "MAG papers": [{"PaperId": 2395250830, "PaperTitle": "mirror symmetric timing analysis for real time tasks on multicore platforms with shared resources", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["saarland university", "technical university of dortmund", "technical university of dortmund"]}], "source": "ES"}, {"DBLP title": "Real-time co-scheduling of multiple dataflow graphs on multi-processor systems.", "DBLP authors": ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "year": 2016, "MAG papers": [{"PaperId": 2401129385, "PaperTitle": "real time co scheduling of multiple dataflow graphs on multi processor systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "ajou university"]}], "source": "ES"}, {"DBLP title": "Optimal and fast throughput evaluation of CSDF.", "DBLP authors": ["Bruno Bodin", "Alix Munier Kordon", "Beno\u00eet Dupont de Dinechin"], "year": 2016, "MAG papers": [{"PaperId": 2404982175, "PaperTitle": "optimal and fast throughput evaluation of csdf", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of edinburgh", null, "university of paris"]}], "source": "ES"}, {"DBLP title": "An expected hypervolume improvement algorithm for architectural exploration of embedded processors.", "DBLP authors": ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "year": 2016, "MAG papers": [{"PaperId": 2402374619, "PaperTitle": "an expected hypervolume improvement algorithm for architectural exploration of embedded processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Standard lattices in hardware.", "DBLP authors": ["James Howe", "Ciara Moore", "M\u00e1ire O'Neill", "Francesco Regazzoni", "Tim G\u00fcneysu", "K. Beeden"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity.", "DBLP authors": ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "year": 2016, "MAG papers": [{"PaperId": 2406423978, "PaperTitle": "strategy without tactics policy agnostic hardware enhanced control flow integrity", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of central florida", "university of california irvine", "university of central florida", "university of central florida", "technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Practical public PUF enabled by solving max-flow problem on chip.", "DBLP authors": ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2403406380, "PaperTitle": "practical public puf enabled by solving max flow problem on chip", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["cadence design systems", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "The cat and mouse in split manufacturing.", "DBLP authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2016, "MAG papers": [{"PaperId": 2404942596, "PaperTitle": "the cat and mouse in split manufacturing", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of texas at dallas", "texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "SECRET: smartly EnCRypted energy efficient non-volatile memories.", "DBLP authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "year": 2016, "MAG papers": [{"PaperId": 2405325665, "PaperTitle": "secret smartly encrypted energy efficient non volatile memories", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Exploiting design-for-debug for flexible SoC security architecture.", "DBLP authors": ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "year": 2016, "MAG papers": [{"PaperId": 2403062295, "PaperTitle": "exploiting design for debug for flexible soc security architecture", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of florida", "case western reserve university", "intel"]}], "source": "ES"}, {"DBLP title": "Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision.", "DBLP authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2407496901, "PaperTitle": "fine granularity tile level parallelism in non volatile memory architecture with two dimensional bank subdivision", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california santa barbara", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "MTJ variation monitor-assisted adaptive MRAM write.", "DBLP authors": ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2401752548, "PaperTitle": "mtj variation monitor assisted adaptive mram write", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache.", "DBLP authors": ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "year": 2016, "MAG papers": [{"PaperId": 2406370695, "PaperTitle": "aos adaptive overwrite scheme for energy efficient mlc stt ram cache", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 75, "Affiliations": ["university of central florida", "university of central florida", "university of central florida", "university of pittsburgh", "university of central florida", "university of central florida", "florida international university", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM.", "DBLP authors": ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "year": 2016, "MAG papers": [{"PaperId": 2405014903, "PaperTitle": "two step state transition minimization for lifetime and performance improvement on mlc stt ram", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["chongqing university", "city university of hong kong", "chongqing university", "oklahoma state university stillwater", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Write-back aware shared last-level cache management for hybrid main memory.", "DBLP authors": ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "year": 2016, "MAG papers": [{"PaperId": 2404547066, "PaperTitle": "write back aware shared last level cache management for hybrid main memory", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["shandong university", "shandong university", "shandong university", "shandong university", "shandong university"]}], "source": "ES"}, {"DBLP title": "Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories.", "DBLP authors": ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2396622873, "PaperTitle": "pinatubo a processing in memory architecture for bulk bitwise operations in emerging non volatile memories", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 82, "Affiliations": ["university of california santa barbara", "university of california santa cruz", "university of california santa barbara", "qualcomm", "hewlett packard", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Invited - A box of dots: using scan-based path delay test for timing verification.", "DBLP authors": ["Alfred L. Crouch", "John C. Potter"], "year": 2016, "MAG papers": [{"PaperId": 2395529386, "PaperTitle": "invited a box of dots using scan based path delay test for timing verification", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}]