<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_41{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_41{left:628px;bottom:1141px;letter-spacing:-0.13px;}
#t4_41{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_41{left:152px;bottom:1083px;letter-spacing:0.15px;}
#t6_41{left:392px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_41{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t8_41{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t9_41{left:70px;bottom:974px;letter-spacing:0.14px;}
#ta_41{left:151px;bottom:974px;letter-spacing:0.2px;}
#tb_41{left:70px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_41{left:70px;bottom:890px;letter-spacing:0.13px;}
#td_41{left:152px;bottom:890px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_41{left:70px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_41{left:70px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_41{left:70px;bottom:833px;letter-spacing:-0.25px;word-spacing:-0.4px;}
#th_41{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_41{left:70px;bottom:791px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#tj_41{left:70px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tk_41{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_41{left:70px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_41{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tn_41{left:70px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#to_41{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tp_41{left:70px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_41{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_41{left:70px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_41{left:70px;bottom:110px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tt_41{left:142px;bottom:237px;letter-spacing:0.12px;word-spacing:0.01px;}
#tu_41{left:225px;bottom:237px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tv_41{left:323px;bottom:568px;letter-spacing:0.09px;}
#tw_41{left:300px;bottom:513px;letter-spacing:0.1px;}
#tx_41{left:308px;bottom:499px;letter-spacing:0.1px;}
#ty_41{left:504px;bottom:513px;letter-spacing:0.06px;}
#tz_41{left:527px;bottom:513px;letter-spacing:0.07px;}
#t10_41{left:563px;bottom:513px;letter-spacing:0.13px;}
#t11_41{left:501px;bottom:499px;letter-spacing:0.09px;}
#t12_41{left:283px;bottom:407px;letter-spacing:0.1px;}
#t13_41{left:278px;bottom:392px;letter-spacing:0.1px;}
#t14_41{left:366px;bottom:429px;letter-spacing:0.1px;}
#t15_41{left:364px;bottom:414px;letter-spacing:0.09px;}
#t16_41{left:375px;bottom:399px;letter-spacing:0.12px;}
#t17_41{left:364px;bottom:385px;letter-spacing:0.11px;}
#t18_41{left:378px;bottom:370px;letter-spacing:0.17px;}
#t19_41{left:495px;bottom:412px;letter-spacing:0.1px;}
#t1a_41{left:487px;bottom:397px;letter-spacing:0.1px;}
#t1b_41{left:509px;bottom:383px;letter-spacing:0.12px;}
#t1c_41{left:602px;bottom:397px;letter-spacing:0.1px;}
#t1d_41{left:281px;bottom:313px;letter-spacing:0.1px;}
#t1e_41{left:313px;bottom:635px;letter-spacing:0.11px;}
#t1f_41{left:477px;bottom:330px;letter-spacing:0.09px;}
#t1g_41{left:523px;bottom:330px;letter-spacing:0.08px;}
#t1h_41{left:567px;bottom:330px;letter-spacing:0.12px;}
#t1i_41{left:538px;bottom:590px;letter-spacing:0.08px;}
#t1j_41{left:603px;bottom:590px;letter-spacing:0.11px;}
#t1k_41{left:538px;bottom:563px;letter-spacing:0.09px;}
#t1l_41{left:570px;bottom:563px;letter-spacing:0.08px;}
#t1m_41{left:631px;bottom:563px;letter-spacing:0.11px;}
#t1n_41{left:325px;bottom:454px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_41{left:640px;bottom:276px;letter-spacing:0.14px;}

.s1_41{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_41{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_41{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_41{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_41{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_41{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_41{font-size:12px;font-family:Arial_141;color:#000;}
.s8_41{font-size:9px;font-family:Arial_141;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Vol. 1 </span><span id="t2_41" class="t s1_41">2-7 </span>
<span id="t3_41" class="t s2_41">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_41" class="t s3_41">2.1.22 </span><span id="t5_41" class="t s3_41">The Fourth Generation Intel® </span><span id="t6_41" class="t s3_41">Core™ Processor Family (2013) </span>
<span id="t7_41" class="t s4_41">The Fourth Generation Intel Core processor family spans Intel Core i7, i5, and i3 processors based on the Haswell </span>
<span id="t8_41" class="t s4_41">microarchitecture. Intel Xeon processor E3-1200 v3 product family is also based on the Haswell microarchitecture. </span>
<span id="t9_41" class="t s5_41">2.2 </span><span id="ta_41" class="t s5_41">MORE ON SPECIFIC ADVANCES </span>
<span id="tb_41" class="t s4_41">The following sections provide more information on major innovations. </span>
<span id="tc_41" class="t s3_41">2.2.1 </span><span id="td_41" class="t s3_41">P6 Family Microarchitecture </span>
<span id="te_41" class="t s4_41">The Pentium Pro processor introduced a new microarchitecture commonly referred to as P6 processor microarchi- </span>
<span id="tf_41" class="t s4_41">tecture. The P6 processor microarchitecture was later enhanced with an on-die, Level 2 cache, called Advanced </span>
<span id="tg_41" class="t s4_41">Transfer Cache. </span>
<span id="th_41" class="t s4_41">The microarchitecture is a three-way superscalar, pipelined architecture. Three-way superscalar means that by </span>
<span id="ti_41" class="t s4_41">using parallel processing techniques, the processor is able on average to decode, dispatch, and complete execution </span>
<span id="tj_41" class="t s4_41">of (retire) three instructions per clock cycle. To handle this level of instruction throughput, the P6 processor family </span>
<span id="tk_41" class="t s4_41">uses a decoupled, 12-stage superpipeline that supports out-of-order instruction execution. </span>
<span id="tl_41" class="t s4_41">Figure 2-1 shows a conceptual view of the P6 processor microarchitecture pipeline with the Advanced Transfer </span>
<span id="tm_41" class="t s4_41">Cache enhancement. </span>
<span id="tn_41" class="t s4_41">To ensure a steady supply of instructions and data for the instruction execution pipeline, the P6 processor microar- </span>
<span id="to_41" class="t s4_41">chitecture incorporates two cache levels. The Level 1 cache provides an 8-KByte instruction cache and an 8-KByte </span>
<span id="tp_41" class="t s4_41">data cache, both closely coupled to the pipeline. The Level 2 cache provides 256-KByte, 512-KByte, or 1-MByte </span>
<span id="tq_41" class="t s4_41">static RAM that is coupled to the core processor through a full clock-speed 64-bit cache bus. </span>
<span id="tr_41" class="t s4_41">The centerpiece of the P6 processor microarchitecture is an out-of-order execution mechanism called dynamic </span>
<span id="ts_41" class="t s4_41">execution. Dynamic execution incorporates three data-processing concepts: </span>
<span id="tt_41" class="t s6_41">Figure 2-1. </span><span id="tu_41" class="t s6_41">The P6 Processor Microarchitecture with Advanced Transfer Cache Enhancement </span>
<span id="tv_41" class="t s7_41">Bus Unit </span>
<span id="tw_41" class="t s7_41">2nd Level Cache </span>
<span id="tx_41" class="t s7_41">On-die, 8-way </span>
<span id="ty_41" class="t s7_41">1st </span><span id="tz_41" class="t s7_41">Level </span><span id="t10_41" class="t s7_41">Cache </span>
<span id="t11_41" class="t s7_41">4-way, low latency </span>
<span id="t12_41" class="t s7_41">Fetch/ </span>
<span id="t13_41" class="t s7_41">Decode </span>
<span id="t14_41" class="t s7_41">Execution </span>
<span id="t15_41" class="t s7_41">Instruction </span>
<span id="t16_41" class="t s7_41">Cache </span>
<span id="t17_41" class="t s7_41">Microcode </span>
<span id="t18_41" class="t s7_41">ROM </span>
<span id="t19_41" class="t s7_41">Execution </span>
<span id="t1a_41" class="t s7_41">Out-of-Order </span>
<span id="t1b_41" class="t s7_41">Core </span>
<span id="t1c_41" class="t s7_41">Retirement </span>
<span id="t1d_41" class="t s7_41">BTSs/Branch Prediction </span>
<span id="t1e_41" class="t s7_41">System Bus </span>
<span id="t1f_41" class="t s7_41">Branch </span><span id="t1g_41" class="t s7_41">History </span><span id="t1h_41" class="t s7_41">Update </span>
<span id="t1i_41" class="t s7_41">Frequently </span><span id="t1j_41" class="t s7_41">used </span>
<span id="t1k_41" class="t s7_41">Less </span><span id="t1l_41" class="t s7_41">frequently </span><span id="t1m_41" class="t s7_41">used </span>
<span id="t1n_41" class="t s7_41">Front End </span>
<span id="t1o_41" class="t s8_41">OM16520 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
