Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "source/TDC/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/ipcore_dir/mac_fifo_axi4.v" into library work
Parsing module <mac_fifo_axi4>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/TDC/ipcore_dir/PLL.v" into library work
Parsing module <PLL>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/TDC/ipcore_dir/hitFIFO.v" into library work
Parsing module <hitFIFO>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/timegen.v" into library work
Parsing module <timegen>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/serialInterface.v" into library work
Parsing verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/timescale.v" included at line 55.
Parsing verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlave_define.v" included at line 56.
Parsing module <serialInterface>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/rammgmt.v" into library work
Parsing module <rammgmt>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" into library work
Parsing verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlave_define.v" included at line 47.
Parsing module <registerInterface>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlave.v" into library work
Parsing verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlave_define.v" included at line 45.
Parsing module <i2cSlave>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/dataChannel.v" into library work
Parsing module <dataChannel>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/TDCslave.v" into library work
Parsing module <TDCslave>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" into library work
Parsing module <SerialConfig>.
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 51: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 52: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 53: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 55: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 56: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 57: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 58: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 59: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 60: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 61: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 62: Block identifier is required on this block
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlaveTop.v" into library work
Parsing verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/i2cSlave_define.v" included at line 45.
Parsing module <CommunicationController>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/ipcore_dir/tri_mode_eth_mac_v5_4.v" into library work
Parsing module <tri_mode_eth_mac_v5_4>.
Analyzing Verilog file "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/I2CTest_top.v" into library work
Parsing module <programmer>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd" into library work
Parsing package <ipbus_trans_decl>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/work/source/ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd" into library work
Parsing entity <udp_tx_mux>.
Parsing architecture <rtl> of entity <udp_tx_mux>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library work
Parsing entity <udp_txtransactor_if>.
Parsing architecture <simple> of entity <udp_txtransactor_if>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd" into library work
Parsing entity <udp_status_buffer>.
Parsing architecture <rtl> of entity <udp_status_buffer>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library work
Parsing entity <udp_rxtransactor_if>.
Parsing architecture <simple> of entity <udp_rxtransactor_if>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd" into library work
Parsing entity <udp_rxram_shim>.
Parsing architecture <simple> of entity <udp_rxram_shim>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd" into library work
Parsing entity <udp_rxram_mux>.
Parsing architecture <rtl> of entity <udp_rxram_mux>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd" into library work
Parsing entity <udp_rarp_block>.
Parsing architecture <rtl> of entity <udp_rarp_block>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd" into library work
Parsing entity <udp_packet_parser>.
Parsing architecture <v3> of entity <udp_packet_parser>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd" into library work
Parsing entity <udp_ipaddr_block>.
Parsing architecture <rtl> of entity <udp_ipaddr_block>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd" into library work
Parsing entity <udp_DualPortRAM_tx>.
Parsing architecture <v3> of entity <udp_dualportram_tx>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" into library work
Parsing entity <udp_DualPortRAM_rx>.
Parsing architecture <striped> of entity <udp_dualportram_rx>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd" into library work
Parsing entity <udp_DualPortRAM>.
Parsing architecture <initial> of entity <udp_dualportram>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd" into library work
Parsing entity <udp_do_rx_reset>.
Parsing architecture <rtl> of entity <udp_do_rx_reset>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library work
Parsing entity <udp_clock_crossing_if>.
Parsing architecture <rtl> of entity <udp_clock_crossing_if>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd" into library work
Parsing entity <udp_byte_sum>.
Parsing architecture <rtl> of entity <udp_byte_sum>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd" into library work
Parsing entity <udp_build_status>.
Parsing architecture <rtl> of entity <udp_build_status>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd" into library work
Parsing entity <udp_build_resend>.
Parsing architecture <rtl> of entity <udp_build_resend>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd" into library work
Parsing entity <udp_build_ping>.
Parsing architecture <rtl> of entity <udp_build_ping>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd" into library work
Parsing entity <udp_build_payload>.
Parsing architecture <rtl> of entity <udp_build_payload>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd" into library work
Parsing entity <udp_build_arp>.
Parsing architecture <rtl> of entity <udp_build_arp>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd" into library work
Parsing entity <udp_buffer_selector>.
Parsing architecture <simple> of entity <udp_buffer_selector>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd" into library work
Parsing entity <transactor_if>.
Parsing architecture <rtl> of entity <transactor_if>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd" into library work
Parsing entity <transactor_cfg>.
Parsing architecture <rtl> of entity <transactor_cfg>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/example_designs/hdl/clock_div.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <rtl> of entity <clock_div>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/slaves/hdl/ipbus_dpram.vhd" into library work
Parsing entity <ipbus_dpram>.
Parsing architecture <rtl> of entity <ipbus_dpram>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd" into library work
Parsing entity <ipbus_ctrlreg>.
Parsing architecture <rtl> of entity <ipbus_ctrlreg>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" into library work
Parsing entity <UDP_if>.
Parsing architecture <flat> of entity <udp_if>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd" into library work
Parsing entity <trans_arb>.
Parsing architecture <rtl> of entity <trans_arb>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" into library work
Parsing entity <stretcher>.
Parsing architecture <rtl> of entity <stretcher>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd" into library work
Parsing package <emac_hostbus_decl>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/work/source/slaves_custom.vhd" into library work
Parsing entity <slaves>.
Parsing architecture <rtl> of entity <slaves>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd" into library work
Parsing entity <clocks_s6_extphy_100MHz>.
Parsing architecture <rtl> of entity <clocks_s6_extphy_100mhz>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" into library work
Parsing entity <eth_s6_gmii>.
Parsing architecture <rtl> of entity <eth_s6_gmii>.
Parsing VHDL file "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clocks_s6_extphy_100MHz> (architecture <rtl>) from library <work>.

Elaborating entity <clock_div> (architecture <rtl>) from library <work>.

Elaborating entity <eth_s6_gmii> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module tri_mode_eth_mac_v5_4

Elaborating module <tri_mode_eth_mac_v5_4>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mac_fifo_axi4

Elaborating module <mac_fifo_axi4>.
WARNING:HDLCompiler:1499 - "/home/Administrators/jeffrey/xilinx/work/ipcore_dir/mac_fifo_axi4.v" Line 39: Empty module <mac_fifo_axi4> remains a black box.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:746 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 61: Range is empty (null range)

Elaborating entity <ipbus_ctrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <UDP_if> (architecture <flat>) with generics from library <work>.

Elaborating entity <udp_ipaddr_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_rarp_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_arp> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_payload> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_ping> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_resend> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_status> (architecture <rtl>) from library <work>.

Elaborating entity <udp_status_buffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <udp_byte_sum> (architecture <rtl>) from library <work>.

Elaborating entity <udp_do_rx_reset> (architecture <rtl>) from library <work>.

Elaborating entity <udp_packet_parser> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxram_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_DualPortRAM> (architecture <initial>) with generics from library <work>.

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_rxram_shim> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_rx> (architecture <striped>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_tx> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxtransactor_if> (architecture <simple>) from library <work>.

Elaborating entity <udp_tx_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_txtransactor_if> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_clock_crossing_if> (architecture <rtl>) with generics from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_if> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_cfg> (architecture <rtl>) from library <work>.

Elaborating entity <stretcher> (architecture <rtl>) from library <work>.

Elaborating entity <slaves> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ctrlreg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_dpram> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module \TDCslave\
WARNING:HDLCompiler:1016 - "/home/Administrators/jeffrey/xilinx/work/TDCslave.v" Line 77: Port LOCKED is not connected to this instance

Elaborating module <TDCslave>.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/TDCslave.v" Line 64: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/TDCslave.v" Line 75: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <PLL>.

Elaborating module <PLL_BASE(BANDWIDTH="HIGH",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=5,CLKFBOUT_MULT=48,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=3,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=45.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=3,CLKOUT2_PHASE=90.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=3,CLKOUT3_PHASE=135.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=5,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=24,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.

Elaborating module <BUFG>.

Elaborating module <dataChannel>.
WARNING:HDLCompiler:1016 - "/home/Administrators/jeffrey/xilinx/work/timegen.v" Line 85: Port full is not connected to this instance

Elaborating module <timegen>.

Elaborating module <hitFIFO>.
WARNING:HDLCompiler:1499 - "/home/Administrators/jeffrey/xilinx/work/source/TDC/ipcore_dir/hitFIFO.v" Line 39: Empty module <hitFIFO> remains a black box.

Elaborating module <rammgmt>.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/rammgmt.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/rammgmt.v" Line 52: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/rammgmt.v" Line 112: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/rammgmt.v" Line 122: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/dataChannel.v" Line 107: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module programmer

Elaborating module <programmer>.

Elaborating module <CommunicationController>.

Elaborating module <i2cSlave>.

Elaborating module <serialInterface>.

Elaborating module <registerInterface>.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 99: Signal <myReg1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 100: Signal <myReg2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 101: Signal <myReg3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 102: Signal <myReg4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 103: Signal <myReg5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 104: Signal <myReg6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 105: Signal <myReg7> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 106: Signal <myReg8> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 107: Signal <myReg9> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 108: Signal <myReg10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 109: Signal <myReg11> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 110: Signal <myReg12> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/registerInterface.v" Line 111: Signal <myReg13> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:604 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/I2CTest_top.v" Line 82: Module instantiation should have an instance name

Elaborating module <SerialConfig>.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 82: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 89: Signal <myReg2_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 106: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 194: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 210: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/SerialConfig.v" Line 211: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/Administrators/jeffrey/xilinx/work/source/I2C/i2c/I2CTest_top.v" Line 111: Result of 24-bit expression is truncated to fit in 23-bit target.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd".
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd" line 86: Output port <hostbus_out_hostrddata> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd" line 86: Output port <hostbus_out_hostmiimrdy> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd" line 112: Output port <ipb_req> of the instance <ipbus> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/work/top_atlys.vhd" line 145: Output port <eth_err_ctrl> of the instance <slaves> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clocks_s6_extphy_100MHz>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd".
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd" line 75: Output port <d25> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <nuke_d>.
    Found 1-bit register for signal <nuke_d2>.
    Found 1-bit register for signal <rst_ipb>.
    Found 1-bit register for signal <nuke_i>.
    Found 1-bit register for signal <rst_125>.
    Found 1-bit register for signal <d17_d>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <clocks_s6_extphy_100MHz> synthesized.

Synthesizing Unit <clock_div>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/example_designs/hdl/clock_div.vhd".
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <d28>.
    Found 1-bit register for signal <d25>.
    Found 1-bit register for signal <d17>.
    Found 28-bit adder for signal <cnt[27]_GND_14_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <clock_div> synthesized.

Synthesizing Unit <eth_s6_gmii>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd".
WARNING:Xst:647 - Input <hostbus_in_hostopcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostwrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostmiimsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostemac1sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_statistics_vector> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_statistics_vector> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_reset_out> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_statistics_valid> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_reset_out> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_statistics_valid> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <speed_is_100> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <speed_is_10_100> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 267: Output port <s_axis_tready> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_dv_r>.
    Found 1-bit register for signal <rx_er_r>.
    Found 8-bit register for signal <gmii_txd>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <gmii_tx_er>.
    Found 1-bit register for signal <rx_rst>.
    Found 8-bit register for signal <rxd_r>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <eth_s6_gmii> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd".
        MAC_CFG = external
        IP_CFG = external
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
        N_OOB = 0
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_ignored> of the instance <udp_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_dropped> of the instance <udp_if> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <UDP_if>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd".
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
WARNING:Xst:647 - Input <raddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <waddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 460: Output port <clean_buf> of the instance <internal_ram_selector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 509: Output port <clean_buf> of the instance <rx_ram_selector> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <last_rx_last>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UDP_if> synthesized.

Synthesizing Unit <udp_ipaddr_block>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd".
    Register <IP_addr_rx> equivalent to <IP_addr_rx_block.IP_addr_rx_int> has been removed
    Found 42-bit register for signal <IP_addr_rx_block.pkt_mask>.
    Found 32-bit register for signal <IP_addr_rx_block.IP_addr_rx_int>.
    Found 1-bit register for signal <My_IP_addr_block.Got_IP_addr_rx>.
    Found 32-bit register for signal <My_IP_addr_block.My_IP_addr_int>.
    Found 32-bit register for signal <My_IP_addr>.
    Found 1-bit register for signal <rarp_mode>.
    Found 1-bit register for signal <IP_addr_rx_vld>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <udp_ipaddr_block> synthesized.

Synthesizing Unit <udp_rarp_block>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd".
    Found 13-bit register for signal <rarp_end_addr>.
    Found 1-bit register for signal <rarp_send>.
    Found 42-bit register for signal <data_block.we_buffer>.
    Found 336-bit register for signal <data_block.data_buffer>.
    Found 8-bit register for signal <rarp_data>.
    Found 1-bit register for signal <rarp_we_sig>.
    Found 6-bit register for signal <addr_block.next_addr>.
    Found 1-bit register for signal <addr_block.counting>.
    Found 6-bit register for signal <address>.
    Found 24-bit register for signal <tick_counter.counter_int>.
    Found 1-bit register for signal <tick>.
    Found 16-bit register for signal <random.x>.
    Found 16-bit register for signal <random.y>.
    Found 5-bit register for signal <rndm>.
    Found 6-bit register for signal <rarp_req_block.req_count>.
    Found 6-bit register for signal <rarp_req_block.req_end>.
    Found 1-bit register for signal <rarp_req>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 6-bit adder for signal <addr_block.next_addr[5]_GND_336_o_add_13_OUT> created at line 1241.
    Found 24-bit adder for signal <tick_counter.counter_int[23]_GND_336_o_add_18_OUT> created at line 1241.
    Found 6-bit adder for signal <rarp_req_block.req_count[5]_GND_336_o_add_34_OUT> created at line 1241.
    Found 6-bit comparator equal for signal <rarp_req_block.req_count[5]_rarp_req_block.req_end[5]_equal_34_o> created at line 190
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 490 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <udp_rarp_block> synthesized.

Synthesizing Unit <udp_build_arp>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <arp_we_sig> equivalent to <build_packet.arp_we_i> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Found 13-bit register for signal <arp_end_addr>.
    Found 1-bit register for signal <arp_send>.
    Found 1-bit register for signal <set_addr>.
    Found 6-bit register for signal <addr_to_set>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 48-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.arp_we_i>.
    Found 6-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 6-bit register for signal <next_addr.addr_int>.
    Found 6-bit register for signal <next_addr.next_addr>.
    Found 48-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <arp_data>.
    Found 1-bit register for signal <send_packet.send_pending>.
    Found 6-bit adder for signal <next_addr.addr_int[5]_GND_337_o_add_32_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <udp_build_arp> synthesized.

Synthesizing Unit <udp_build_payload>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd".
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <payload_we_sig> equivalent to <build_packet.payload_we_i> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <byteswap> equivalent to <byteswap_block.byteswap_int> has been removed
    Register <address> equivalent to <address_block.addr_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <do_sum_payload> equivalent to <do_cksum.do_sum_int> has been removed
    Register <low_addr> equivalent to <address_block.low_addr_i> has been removed
    Register <int_data_payload> equivalent to <do_cksum.int_data_int> has been removed
    Register <int_valid_payload> equivalent to <do_cksum.int_valid_int> has been removed
    Register <next_addr> equivalent to <next_addr_block.next_addr_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <clr_sum_payload> equivalent to <do_cksum.clr_sum_int> has been removed
    Register <cksum> equivalent to <do_cksum.cksum_int> has been removed
    Register <ipbus_in_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <payload_send>.
    Found 1-bit register for signal <set_address_block.cksum_pending>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 16-bit register for signal <build_packet.payload_len>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.payload_we_i>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <do_cksum.clr_sum_int>.
    Found 1-bit register for signal <do_cksum.int_valid_int>.
    Found 1-bit register for signal <do_cksum.cksum_int>.
    Found 8-bit register for signal <do_cksum.int_data_int>.
    Found 16-bit register for signal <do_cksum.payload_len>.
    Found 13-bit register for signal <next_addr_block.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr_block.set_addr_buf>.
    Found 13-bit register for signal <next_addr_block.addr_int>.
    Found 13-bit register for signal <next_addr_block.next_addr_int>.
    Found 1-bit register for signal <next_low>.
    Found 13-bit register for signal <address_block.addr_to_set_buf>.
    Found 1-bit register for signal <address_block.set_addr_buf>.
    Found 13-bit register for signal <address_block.addr_int>.
    Found 1-bit register for signal <address_block.low_addr_i>.
    Found 1-bit register for signal <byteswap_block.set_addr_buf>.
    Found 1-bit register for signal <byteswap_block.byteswap_int>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <payload_data_sig>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr_block.addr_int[12]_GND_338_o_add_61_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_payload>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 203 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <udp_build_payload> synthesized.

Synthesizing Unit <udp_build_ping>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <ping_end_addr> equivalent to <send_packet.end_addr_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <low_addr> equivalent to <next_addr.low_addr_i> has been removed
    Register <ping_send> equivalent to <send_packet.send_i> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <do_sum_ping> equivalent to <do_cksum.do_sum_int> has been removed
    Found 1-bit register for signal <send_packet.send_i>.
    Found 13-bit register for signal <send_packet.end_addr_i>.
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 1-bit register for signal <ping_we_sig>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <clr_sum_ping>.
    Found 8-bit register for signal <int_data_ping>.
    Found 1-bit register for signal <int_valid_ping>.
    Found 13-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.low_addr_i>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <next_addr.next_low>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <ping_data>.
    Found 2-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_339_o_add_55_OUT> created at line 1241.
    Found 2-bit 3-to-1 multiplexer for signal <send_packet.next_state[1]_X_23_o_wide_mux_7_OUT> created at line 53.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_ping>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <udp_build_ping> synthesized.

Synthesizing Unit <udp_build_resend>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd".
    Register <resend_pkt_id> equivalent to <resend_pkt_id_block.resend_pkt_id_int> has been removed
    Found 45-bit register for signal <resend_pkt_id_block.pkt_mask>.
    Found 16-bit register for signal <resend_pkt_id_block.resend_pkt_id_int>.
    Found 1-bit register for signal <pkt_resend>.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <udp_build_resend> synthesized.

Synthesizing Unit <udp_build_status>.
    Related source file is "/home/Administrators/jeffrey/xilinx/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <load_buf> equivalent to <load_data.load_buf_int> has been removed
    Register <send_buf> equivalent to <load_data.send_buf_int> has been removed
    Found 1-bit register for signal <status_send>.
    Found 1-bit register for signal <send_pending>.
    Found 1-bit register for signal <status_we>.
    Found 1-bit register for signal <set_addr>.
    Found 7-bit register for signal <addr_to_set>.
    Found 7-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 7-bit register for signal <next_addr.addr_int>.
    Found 7-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <load_data.send_buf_int>.
    Found 1-bit register for signal <load_data.next_load>.
    Found 1-bit register for signal <load_data.load_buf_int>.
    Found 1-bit register for signal <status_request>.
    Found 128-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <status_data>.
    Found 13-bit register for signal <status_end_addr>.
    Found 7-bit adder for signal <next_addr.addr_int[6]_GND_341_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_build_status> synthesized.
