#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 11 15:17:04 2019
# Process ID: 10856
# Current directory: E:/Data/Vivido_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26828 E:\Data\Vivido_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivido_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivido_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
run 10 us
add_force {/Top_tb/clk_100m} -radix hex {10 0ns} {10 50000ps} -repeat_every 100000ps
add_force {/Top_tb/clk_100m} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
restart
run 10 us
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
restart
run 10 us
restart
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
run 10 us
restart
current_wave_config {Untitled 2}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/uart_tx_start}} 
run 10 us
close_sim
launch_simulation
source Top_tb.tcl
restart
run 10 us
restart
relaunch_sim
run 10 us
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/tx_start}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
restart
run 10 us
run 10 us
run 10 us
restart
run 10 ps
run 10 ps
run 10 ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
run 10 us
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/bit_num}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/clkdiv_ini/uartclk}} 
restart
run 10 us
run 10 us
run 10 us
run 10 us
restart
run 10 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
restart
run 10 ms
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/send_data}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/bit_num}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/uart_tx}} 
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/uart_send_flag}} 
run 10 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/clkdiv_ini/Uart_TX_Ini2/uartclk}} 
relaunch_sim
run 10 ms
restart
run 10 us
restart
run 1 ms
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/test}} 
run 1 ms
current_wave_config {Untitled 3}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini1/uartclk}} 
restart
run 1 ms
close_sim
launch_simulation
source Top_tb.tcl
restart
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
run 1 ms
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
restart
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/bit_num}} 
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
current_wave_config {Untitled 4}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_en}} 
restart
run 1 ms
relaunch_sim
restart
run 1 ms
update_compile_order -fileset sources_1
close_sim
export_ip_user_files -of_objects  [get_files E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/clkdiv.v] -no_script -reset -force -quiet
remove_files  E:/Data/Vivido_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/clkdiv.v
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Top_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/bit_num}} 
run 1 ms
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uartclk}} 
restart
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
restart
run 10 ms
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/cnt}} 
restart
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
restart
run 10 ms
restart
run 10 ms
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_en}} 
restart
run 10 ms
restart
run 5 ms
relaunch_sim
relaunch_sim
run 5 ms
current_wave_config {Untitled 5}
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx_r}} 
restart
run 5 ms
restart
run 5 ms
close_sim
