<stg><name>LDPC_buff</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat0), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat1), !map !77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat2), !map !81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat3), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat4), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat5), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat6), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat7), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat8), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat9), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat10), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %numbits_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %overrun), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1 %write_r), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i2 %deran_V), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux), !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready), !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done_b), !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start_b), !map !159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready_b), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i8* %deran_data), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_write_pos_V), !map !171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i1 %out_mux), !map !175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @LDPC_buff_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %out_mux_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %out_mux)

]]></Node>
<StgValue><ssdm name="out_mux_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %decode_ready_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready_b)

]]></Node>
<StgValue><ssdm name="decode_ready_b_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %decode_done_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done_b)

]]></Node>
<StgValue><ssdm name="decode_done_b_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %decode_ready_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready)

]]></Node>
<StgValue><ssdm name="decode_ready_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %decode_done_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done)

]]></Node>
<StgValue><ssdm name="decode_done_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:34  %deran_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %deran_V)

]]></Node>
<StgValue><ssdm name="deran_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %write_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_r)

]]></Node>
<StgValue><ssdm name="write_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %numbits_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %numbits_V)

]]></Node>
<StgValue><ssdm name="numbits_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

]]></Node>
<StgValue><ssdm name="reset_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %data_in_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_in)

]]></Node>
<StgValue><ssdm name="data_in_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i1* %mux, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
:41  %write_pos_load = load i16* @write_pos, align 2

]]></Node>
<StgValue><ssdm name="write_pos_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
:42  %ccsds_V_load = load i16* @ccsds_V, align 2

]]></Node>
<StgValue><ssdm name="ccsds_V_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1">
<![CDATA[
:43  %mux_pos_load = load i1* @mux_pos, align 1

]]></Node>
<StgValue><ssdm name="mux_pos_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:44  br i1 %reset_read, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:0  store i16 -1, i16* @write_pos, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1  store i16 0, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2  store i16 0, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:3  %tmp_14 = icmp eq i16 %numbits_V_read, 1536

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %tmp_15 = icmp eq i16 %numbits_V_read, 6144

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:5  %tmp_16 = icmp eq i16 %numbits_V_read, 8192

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:6  %sel_tmp2 = icmp ne i16 %numbits_V_read, 5120

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %sel_tmp3 = icmp ne i16 %numbits_V_read, 2048

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %sel_tmp5 = and i1 %sel_tmp4, %tmp_14

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %sel_tmp = xor i1 %tmp_14, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp = and i1 %tmp_15, %sel_tmp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %sel_tmp1 = and i1 %tmp, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:13  %sel_tmp6 = icmp eq i16 %numbits_V_read, 5120

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:14  %sel_tmp7 = icmp eq i16 %numbits_V_read, 2048

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %sel_tmp8 = or i1 %sel_tmp6, %sel_tmp7

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:16  %newSel_cast_cast = select i1 %sel_tmp8, i12 512, i12 1024

]]></Node>
<StgValue><ssdm name="newSel_cast_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_cond = or i1 %sel_tmp8, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:18  %newSel = select i1 %sel_tmp5, i12 256, i12 -2048

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond1 = or i1 %sel_tmp5, %tmp_16

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="reset_read" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:20  %newSel1 = select i1 %or_cond, i12 %newSel_cast_cast, i12 %newSel

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:22  %newSel2 = select i1 %or_cond2, i12 %newSel1, i12 128

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  store i12 %newSel2, i12* @trig, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:24  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:25  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  store i1 %out_mux_read, i1* @mux_pos, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:27  call void @_ssdm_op_Write.ap_none.i1P(i1* %mux, i1 %out_mux_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:28  br label %._crit_edge341

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %write_read, label %2, label %._crit_edge341

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_s = add i16 %write_pos_load, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_s, i16* @write_pos, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:2  %irig_load = load i32* @irig, align 4

]]></Node>
<StgValue><ssdm name="irig_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %deran_V_read, label %20 [
    i2 1, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14
    i2 -2, label %8
    i2 -1, label %14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32">
<![CDATA[
:0  %tmp_12 = trunc i32 %irig_load to i14

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_31_cast = xor i14 %tmp_12, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:3  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_31_cast, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %data_in_assign_2 = sub i8 0, %data_in_read

]]></Node>
<StgValue><ssdm name="data_in_assign_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  %data_in_1 = select i1 %tmp_13, i8 %data_in_assign_2, i8 %data_in_read

]]></Node>
<StgValue><ssdm name="data_in_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
:6  call fastcc void @write_raw_data(i8 signext %data_in_1, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="16">
<![CDATA[
:7  %tmp_33_cast = sext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="16">
<![CDATA[
:8  %lhs_V_4_cast = zext i16 %numbits_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %r_V_5 = add i17 -1, %lhs_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %tmp_20 = icmp eq i17 %tmp_33_cast, %r_V_5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_20, label %15, label %._crit_edge348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %mux_pos_load, label %18, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_b_read, label %._crit_edge349, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge349

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge349:0  br label %._crit_edge348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_read, label %._crit_edge350, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge350

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_20" val="1"/>
<literal name="mux_pos_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge350:0  br label %._crit_edge348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge348:0  %decode_start_flag_5 = phi i1 [ false, %14 ], [ false, %._crit_edge350 ], [ true, %._crit_edge349 ]

]]></Node>
<StgValue><ssdm name="decode_start_flag_5"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge348:1  %decode_start_b_flag_5 = phi i1 [ false, %14 ], [ true, %._crit_edge350 ], [ false, %._crit_edge349 ]

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge348:2  %tmp_24 = shl i32 %irig_load, 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge348:3  %tmp_25 = icmp sgt i8 %data_in_read, 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge348:4  %tmp_26 = or i32 %tmp_24, 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge348:5  %storemerge3 = select i1 %tmp_25, i32 %tmp_26, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge348:6  store i32 %storemerge3, i32* @irig, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge348:7  br label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="32">
<![CDATA[
:0  %tmp_10 = trunc i32 %irig_load to i14

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_25_cast = xor i14 %tmp_10, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_25_cast, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %data_in_assign_1 = sub i8 0, %data_in_read

]]></Node>
<StgValue><ssdm name="data_in_assign_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  %data_in_s = select i1 %tmp_11, i8 %data_in_assign_1, i8 %data_in_read

]]></Node>
<StgValue><ssdm name="data_in_s"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
:6  call fastcc void @write_raw_data(i8 signext %data_in_s, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="16">
<![CDATA[
:7  %tmp_27_cast = sext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="16">
<![CDATA[
:8  %lhs_V_3_cast = zext i16 %numbits_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %r_V_4 = add i17 -1, %lhs_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %tmp_19 = icmp eq i17 %tmp_27_cast, %r_V_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_19, label %9, label %._crit_edge344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %mux_pos_load, label %12, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_b_read, label %._crit_edge345, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge345:0  br label %._crit_edge344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_read, label %._crit_edge346, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge346

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge346:0  br label %._crit_edge344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge344:0  %decode_start_flag_3 = phi i1 [ false, %8 ], [ false, %._crit_edge346 ], [ true, %._crit_edge345 ]

]]></Node>
<StgValue><ssdm name="decode_start_flag_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge344:1  %decode_start_b_flag_3 = phi i1 [ false, %8 ], [ true, %._crit_edge346 ], [ false, %._crit_edge345 ]

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge344:2  %tmp_21 = shl i32 %irig_load, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge344:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_in_read, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge344:4  %tmp_23 = or i32 %tmp_21, 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge344:5  %storemerge2 = select i1 %tmp_22, i32 %tmp_23, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge344:6  store i32 %storemerge2, i32* @irig, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge344:7  br label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:0  %r_V_6 = trunc i16 %ccsds_V_load to i1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:1  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:3  %r_V_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 7)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:4  %tmp1 = xor i1 %r_V_7, %r_V_6

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:5  %r_V_s = xor i1 %tmp_8, %tmp_4

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:6  %new_bit = xor i1 %r_V_s, %tmp1

]]></Node>
<StgValue><ssdm name="new_bit"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="r_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:7  %data_in_assign = sub i8 0, %data_in_read

]]></Node>
<StgValue><ssdm name="data_in_assign"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:8  %irig_data = select i1 %r_V_6, i8 %data_in_assign, i8 %data_in_read

]]></Node>
<StgValue><ssdm name="irig_data"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:9  call fastcc void @write_raw_data(i8 signext %irig_data, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:10  %tmp_21_cast = sext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:11  %lhs_V_2_cast = zext i16 %numbits_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:12  %r_V_3 = add i17 -1, %lhs_V_2_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:13  %tmp_18 = icmp eq i17 %tmp_21_cast, %r_V_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:14  br i1 %tmp_18, label %3, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %mux_pos_load, label %6, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_b_read, label %._crit_edge342, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge342

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge342:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_read, label %._crit_edge343, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge343

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge343:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:0  %decode_start_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ false, %._crit_edge343 ], [ true, %._crit_edge342 ]

]]></Node>
<StgValue><ssdm name="decode_start_flag_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:1  %decode_start_b_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ true, %._crit_edge343 ], [ false, %._crit_edge342 ]

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="new_bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:2  %p_4 = or i16 %ccsds_V_load, 256

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="new_bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:3  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
<literal name="new_bit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:4  %tmp_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ccsds_V_load, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:5  %tmp_7 = select i1 %new_bit, i15 %tmp_1, i15 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:6  br label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
:0  call fastcc void @write_raw_data(i8 signext %data_in_read, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_15_cast = sext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="16">
<![CDATA[
:2  %lhs_V_cast = zext i16 %numbits_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %r_V = add i17 %lhs_V_cast, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %tmp_17 = icmp eq i17 %tmp_15_cast, %r_V

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_17, label %21, label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %mux_pos_load, label %24, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_b_read, label %._crit_edge353, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="0"/>
<literal name="decode_done_b_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge353

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge353:0  br label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %decode_done_read, label %._crit_edge354, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="1"/>
<literal name="decode_done_read" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
<literal name="deran_V_read" val="0"/>
<literal name="mux_pos_load" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge354:0  br label %._crit_edge352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge352:0  %ccsds_V_flag = phi i1 [ false, %._crit_edge348 ], [ false, %._crit_edge344 ], [ true, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

]]></Node>
<StgValue><ssdm name="ccsds_V_flag"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0" op_4_bw="15" op_5_bw="0">
<![CDATA[
._crit_edge352:1  %ccsds_V_new = phi i15 [ undef, %._crit_edge348 ], [ undef, %._crit_edge344 ], [ %tmp_7, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ undef, %._crit_edge353 ], [ undef, %._crit_edge354 ], [ undef, %20 ]

]]></Node>
<StgValue><ssdm name="ccsds_V_new"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge352:2  %decode_start_flag_8 = phi i1 [ %decode_start_flag_5, %._crit_edge348 ], [ %decode_start_flag_3, %._crit_edge344 ], [ %decode_start_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ true, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

]]></Node>
<StgValue><ssdm name="decode_start_flag_8"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge352:3  %decode_start_b_flag_8 = phi i1 [ %decode_start_b_flag_5, %._crit_edge348 ], [ %decode_start_b_flag_3, %._crit_edge344 ], [ %decode_start_b_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ true, %._crit_edge354 ], [ false, %20 ]

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_8"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge352:4  %p_3 = phi i8 [ %data_in_1, %._crit_edge348 ], [ %data_in_s, %._crit_edge344 ], [ %irig_data, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ %data_in_read, %._crit_edge353 ], [ %data_in_read, %._crit_edge354 ], [ %data_in_read, %20 ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge352:5  %ccsds_V_new_cast = zext i15 %ccsds_V_new to i16

]]></Node>
<StgValue><ssdm name="ccsds_V_new_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge352:6  call void @_ssdm_op_Write.ap_auto.i8P(i8* %deran_data, i8 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="reset_read" val="1"/>
<literal name="write_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge352:7  br label %._crit_edge341

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
._crit_edge341:0  %val_assign = phi i16 [ -1, %_ifconv ], [ %tmp_s, %._crit_edge352 ], [ %write_pos_load, %1 ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge341:1  %ccsds_V_flag_2 = phi i1 [ true, %_ifconv ], [ %ccsds_V_flag, %._crit_edge352 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="ccsds_V_flag_2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
._crit_edge341:2  %ccsds_V_new_2 = phi i16 [ 255, %_ifconv ], [ %ccsds_V_new_cast, %._crit_edge352 ], [ undef, %1 ]

]]></Node>
<StgValue><ssdm name="ccsds_V_new_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge341:3  %decode_start_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_flag_8, %._crit_edge352 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="decode_start_flag_s"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge341:4  %decode_start_b_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_b_flag_8, %._crit_edge352 ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_s"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge341:5  br i1 %ccsds_V_flag_2, label %mergeST, label %.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="ccsds_V_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST:0  store i16 %ccsds_V_new_2, i16* @ccsds_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="ccsds_V_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new:0  %decode_start_flag_2 = or i1 %decode_start_flag_s, %decode_ready_read

]]></Node>
<StgValue><ssdm name="decode_start_flag_2"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new:1  %not_decode_ready = xor i1 %decode_ready_read, true

]]></Node>
<StgValue><ssdm name="not_decode_ready"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new:2  br i1 %decode_start_flag_2, label %mergeST1, label %._crit_edge355.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="decode_start_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST1:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start, i1 %not_decode_ready)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="decode_start_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %._crit_edge355.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge355.new:0  %decode_start_b_flag_2 = or i1 %decode_start_b_flag_s, %decode_ready_b_read

]]></Node>
<StgValue><ssdm name="decode_start_b_flag_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge355.new:1  %not_decode_ready_b = xor i1 %decode_ready_b_read, true

]]></Node>
<StgValue><ssdm name="not_decode_ready_b"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge355.new:2  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_write_pos_V, i16 %val_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.new:3  br i1 %decode_start_b_flag_2, label %mergeST2, label %._crit_edge356.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="decode_start_b_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST2:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start_b, i1 %not_decode_ready_b)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="decode_start_b_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
mergeST2:1  br label %._crit_edge356.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0">
<![CDATA[
._crit_edge356.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
