// SPDX-FileCopyrightText: Copyright 2024-2026 shadPS4 Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#include <chrono>
#include <cstdlib>
#include <ranges>
#ifdef __ANDROID__
#include <sys/system_properties.h>
#endif

#include "common/elf_info.h"
#include "common/hash.h"
#include "common/io_file.h"
#include "common/path_util.h"
#include "common/profiler.h"
#include "core/debug_state.h"
#include "core/emulator_settings.h"
#include "shader_recompiler/backend/spirv/emit_spirv.h"
#include "shader_recompiler/experimental_features.h"
#include "shader_recompiler/info.h"
#include "shader_recompiler/recompiler.h"
#include "shader_recompiler/runtime_info.h"
#include "video_core/amdgpu/liverpool.h"
#include "video_core/cache_storage.h"
#include "video_core/renderer_vulkan/liverpool_to_vk.h"
#include "video_core/renderer_vulkan/vk_instance.h"
#include "video_core/renderer_vulkan/vk_missing_content.h"
#include "video_core/renderer_vulkan/vk_pipeline_serialization.h"
#include "video_core/renderer_vulkan/vk_scheduler.h"
#include "video_core/renderer_vulkan/vk_shader_util.h"

namespace Vulkan {

using Shader::HwStage;
using Shader::Output;
using Shader::SwStage;

constexpr static auto SpirvVersion1_6 = 0x00010600U;

constexpr static std::array DescriptorHeapSizes = {
    vk::DescriptorPoolSize{vk::DescriptorType::eUniformBuffer, 512},
    vk::DescriptorPoolSize{vk::DescriptorType::eStorageBuffer, 8192},
    vk::DescriptorPoolSize{vk::DescriptorType::eSampledImage, 8192},
    vk::DescriptorPoolSize{vk::DescriptorType::eStorageImage, 1024},
    vk::DescriptorPoolSize{vk::DescriptorType::eSampler, 1024},
};

static u32 MapOutputs(std::span<Shader::OutputMap, 3> outputs, const AmdGpu::VsOutputControl& ctl) {
    u32 num_outputs = 0;

    if (ctl.vs_out_misc_enable) {
        auto& misc_vec = outputs[num_outputs++];
        misc_vec[0] = ctl.use_vtx_point_size ? Output::PointSize : Output::None;
        misc_vec[1] = ctl.use_vtx_edge_flag
                          ? Output::EdgeFlag
                          : (ctl.use_vtx_gs_cut_flag ? Output::GsCutFlag : Output::None);
        misc_vec[2] =
            ctl.use_vtx_kill_flag
                ? Output::KillFlag
                : (ctl.use_vtx_render_target_idx ? Output::RenderTargetIndex : Output::None);
        misc_vec[3] = ctl.use_vtx_viewport_idx ? Output::ViewportIndex : Output::None;
    }

    if (ctl.vs_out_ccdist0_enable) {
        auto& ccdist0 = outputs[num_outputs++];
        ccdist0[0] = ctl.IsClipDistEnabled(0)
                         ? Output::ClipDist0
                         : (ctl.IsCullDistEnabled(0) ? Output::CullDist0 : Output::None);
        ccdist0[1] = ctl.IsClipDistEnabled(1)
                         ? Output::ClipDist1
                         : (ctl.IsCullDistEnabled(1) ? Output::CullDist1 : Output::None);
        ccdist0[2] = ctl.IsClipDistEnabled(2)
                         ? Output::ClipDist2
                         : (ctl.IsCullDistEnabled(2) ? Output::CullDist2 : Output::None);
        ccdist0[3] = ctl.IsClipDistEnabled(3)
                         ? Output::ClipDist3
                         : (ctl.IsCullDistEnabled(3) ? Output::CullDist3 : Output::None);
    }

    if (ctl.vs_out_ccdist1_enable) {
        auto& ccdist1 = outputs[num_outputs++];
        ccdist1[0] = ctl.IsClipDistEnabled(4)
                         ? Output::ClipDist4
                         : (ctl.IsCullDistEnabled(4) ? Output::CullDist4 : Output::None);
        ccdist1[1] = ctl.IsClipDistEnabled(5)
                         ? Output::ClipDist5
                         : (ctl.IsCullDistEnabled(5) ? Output::CullDist5 : Output::None);
        ccdist1[2] = ctl.IsClipDistEnabled(6)
                         ? Output::ClipDist6
                         : (ctl.IsCullDistEnabled(6) ? Output::CullDist6 : Output::None);
        ccdist1[3] = ctl.IsClipDistEnabled(7)
                         ? Output::ClipDist7
                         : (ctl.IsCullDistEnabled(7) ? Output::CullDist7 : Output::None);
    }

    return num_outputs;
}

const Shader::RuntimeInfo& PipelineCache::BuildRuntimeInfo(HwStage stage, SwStage l_stage) {
    auto& info = runtime_infos[u32(l_stage)];
    const auto& regs = liverpool->regs;
    const auto BuildCommon = [&](const auto& program) {
        info.props.num_user_data = program.settings.num_user_regs;
        info.props.num_input_vgprs = program.settings.vgpr_comp_cnt;
        info.props.num_allocated_vgprs = program.NumVgprs();
        info.props.fp_denorm_mode32 = program.settings.fp_denorm_mode32;
        info.props.fp_denorm_mode16_64 = program.settings.fp_denorm_mode64;
        info.props.fp_round_mode32 = program.settings.fp_round_mode32;
        info.props.fp_round_mode16_64 = program.settings.fp_round_mode64;
    };
    info.Initialize(stage, l_stage);
    if (stage == HwStage::Vertex || stage == HwStage::Geometry) {
        info.depth_range = AmdGpu::BuildDepthRangeEmulation(
            regs, instance.IsDepthRangeUnrestrictedSupported());
        if (info.depth_range.enabled) {
            ASSERT_MSG(instance.IsDepthClipEnableSupported() &&
                           instance.IsShaderClipDistanceSupported(),
                       "Depth range emulation requires independent depth clipping and clip distances");
            for (const auto& vp : info.depth_range.viewports) {
                ASSERT_MSG(std::isfinite(vp.scale) && std::isfinite(vp.offset) &&
                               vp.min_depth >= 0.f && vp.max_depth <= 1.f,
                           "Guest depth clamp bounds outside the supported [0,1] range");
            }
        }
    }
    switch (stage) {
    case HwStage::Local: {
        BuildCommon(regs.ls_program);
        Shader::TessellationDataConstantBuffer tess_constants{};
        const auto* hull_info = infos[u32(SwStage::TessellationControl)];
        hull_info->ReadTessConstantBuffer(tess_constants);
        info.hw.ls.ls_stride = tess_constants.ls_stride;
        break;
    }
    case HwStage::Hull:
        BuildCommon(regs.hs_program);
        break;
    case HwStage::Export:
        BuildCommon(regs.es_program);
        info.hw.es.vertex_data_size = regs.vgt_esgs_ring_itemsize;
        break;
    case HwStage::Geometry: {
        BuildCommon(regs.gs_program);
        info.hw.gs.num_outputs = MapOutputs(info.hw.gs.outputs, regs.vs_output_control);
        info.hw.gs.output_vertices = regs.vgt_gs_max_vert_out;
        info.hw.gs.num_invocations =
            regs.vgt_gs_instance_cnt.IsEnabled() ? regs.vgt_gs_instance_cnt.count : 1;
        if (regs.stage_enable.raw == AmdGpu::ShaderStageEnable::LsHsEsGs) {
            info.hw.gs.in_primitive = [&]() {
                switch (regs.tess_config.topology) {
                case AmdGpu::TessellationTopology::Point:
                    return AmdGpu::PrimitiveType::PointList;
                case AmdGpu::TessellationTopology::Line:
                    return AmdGpu::PrimitiveType::LineList;
                case AmdGpu::TessellationTopology::TriangleCw:
                case AmdGpu::TessellationTopology::TriangleCcw:
                    return AmdGpu::PrimitiveType::TriangleList;
                default:
                    UNREACHABLE();
                }
            }();
        } else {
            info.hw.gs.in_primitive = regs.primitive_type;
        }
        for (u32 stream_id = 0; stream_id < Shader::GsMaxOutputStreams; ++stream_id) {
            info.hw.gs.out_primitive[stream_id] =
                regs.vgt_gs_out_prim_type.GetPrimitiveType(stream_id);
        }
        info.hw.gs.in_vertex_data_size = regs.vgt_esgs_ring_itemsize;
        info.hw.gs.out_vertex_data_size = regs.vgt_gs_vert_itemsize[0];
        info.hw.gs.mode = regs.vgt_gs_mode.mode;
        const auto params_vc = AmdGpu::GetParams(regs.vs_program);
        info.hw.gs.vs_copy = params_vc.code;
        info.hw.gs.vs_copy_hash = params_vc.hash;
        DumpShader(info.hw.gs.vs_copy, info.hw.gs.vs_copy_hash, Shader::HwStage::Vertex, 0,
                   "copy.bin");
        break;
    }
    case HwStage::Vertex: {
        BuildCommon(regs.vs_program);
        info.hw.vs.user_clip_plane_mask = regs.clipper_control.user_clip_plane_enable;
        info.hw.vs.num_outputs = MapOutputs(info.hw.vs.outputs, regs.vs_output_control);
        info.hw.vs.emulate_depth_negative_one_to_one =
            !info.depth_range.enabled && !instance.IsDepthClipControlSupported() &&
            regs.clipper_control.clip_space == AmdGpu::ClipSpace::MinusWToW;
        info.hw.vs.clip_disable = regs.IsClipDisabled();
        break;
    }
    case HwStage::Fragment: {
        BuildCommon(regs.ps_program);
        info.hw.fs.en_flags = regs.ps_input_ena;
        info.hw.fs.addr_flags = regs.ps_input_addr;
        info.hw.fs.num_inputs = regs.num_interp;
        info.hw.fs.front_face_all_bits = regs.barycentric_control.front_face_all_bits;
        info.hw.fs.num_samples =
            regs.ps_input_addr.sample_coverage_ena && regs.ps_input_ena.sample_coverage_ena
                ? regs.aa_config.NumSamples()
                : 1;
        info.hw.fs.z_export_format = regs.z_export_format;
        u8 stencil_ref_export_enable = regs.depth_shader_control.stencil_op_val_export_enable |
                                       regs.depth_shader_control.stencil_test_val_export_enable;
        info.hw.fs.mrtz_mask = regs.depth_shader_control.z_export_enable |
                               (stencil_ref_export_enable << 1) |
                               (regs.depth_shader_control.mask_export_enable << 2) |
                               (regs.depth_shader_control.coverage_to_mask_enable << 3);
        const auto& cb0_blend = regs.blend_control[0];
        if (cb0_blend.enable) {
            info.hw.fs.dual_source_blending =
                LiverpoolToVK::IsDualSourceBlendFactor(cb0_blend.color_dst_factor) ||
                LiverpoolToVK::IsDualSourceBlendFactor(cb0_blend.color_src_factor);
            if (cb0_blend.separate_alpha_blend) {
                info.hw.fs.dual_source_blending |=
                    LiverpoolToVK::IsDualSourceBlendFactor(cb0_blend.alpha_dst_factor) ||
                    LiverpoolToVK::IsDualSourceBlendFactor(cb0_blend.alpha_src_factor);
            }
        } else {
            info.hw.fs.dual_source_blending = false;
        }
        const auto& ps_inputs = regs.ps_inputs;
        for (u32 i = 0; i < regs.num_interp; i++) {
            info.hw.fs.inputs[i] = {
                .param_index = u8(ps_inputs[i].input_offset),
                .is_default = bool(ps_inputs[i].use_default),
                .is_flat = bool(ps_inputs[i].flat_shade),
                .default_value = u8(ps_inputs[i].default_value),
            };
        }
        for (u32 i = 0; i < Shader::MaxColorBuffers; i++) {
            info.hw.fs.color_buffers[i] = graphics_key.color_buffers[i];
        }
        // Lowered user clip planes ride the same emulation path as guest-exported distances, so
        // the fragment side arms whenever the hardware vertex stage lowers them, keeping its input
        // locations in sync with the shifted vertex outputs.
        const bool lowers_user_clip_planes =
            regs.clipper_control.user_clip_plane_enable &&
            !regs.stage_enable.IsStageEnabled(static_cast<u32>(HwStage::Geometry));
        info.hw.fs.clip_distance_emulation =
            ((regs.vs_output_control.clip_distance_enable &&
              !regs.stage_enable.IsStageEnabled(static_cast<u32>(HwStage::Local))) ||
             lowers_user_clip_planes) &&
            profile.needs_clip_distance_emulation;
        break;
    }
    case HwStage::Compute: {
        const auto& cs_pgm = liverpool->GetCsRegs();
        info.props.num_user_data = cs_pgm.settings.num_user_regs;
        info.props.num_allocated_vgprs = cs_pgm.settings.num_vgprs * 4;
        info.props.fp_denorm_mode32 = cs_pgm.settings.fp_denorm_mode32;
        info.props.fp_denorm_mode16_64 = cs_pgm.settings.fp_denorm_mode64;
        info.props.fp_round_mode32 = cs_pgm.settings.fp_round_mode32;
        info.props.fp_round_mode16_64 = cs_pgm.settings.fp_round_mode64;
        info.hw.cs.workgroup_size = {cs_pgm.num_thread_x.full, cs_pgm.num_thread_y.full,
                                     cs_pgm.num_thread_z.full};
        info.hw.cs.tgid_enable = {cs_pgm.IsTgidEnabled(0), cs_pgm.IsTgidEnabled(1),
                                  cs_pgm.IsTgidEnabled(2)};
        info.hw.cs.shared_memory_size = cs_pgm.SharedMemSize();
        break;
    }
    default:
        break;
    }
    switch (l_stage) {
    case SwStage::Vertex:
        info.sw.vs.step_rate_0 = regs.vgt_instance_step_rate_0;
        info.sw.vs.step_rate_1 = regs.vgt_instance_step_rate_1;
        info.sw.vs.vertex_sgpr_offset = draw_indirect_params.vertex_sgpr_offset;
        info.sw.vs.instance_sgpr_offset = draw_indirect_params.instance_sgpr_offset;
        info.sw.vs.tess_emulated_primitive =
            regs.primitive_type == AmdGpu::PrimitiveType::RectList ||
            regs.primitive_type == AmdGpu::PrimitiveType::QuadList;
        break;
    case SwStage::TessellationControl: {
        info.sw.tcs.num_input_control_points = regs.ls_hs_config.hs_input_control_points;
        info.sw.tcs.num_threads = regs.ls_hs_config.hs_output_control_points;
        info.sw.tcs.tess_type = regs.tess_config.type;
        info.sw.tcs.offchip_lds_enable = regs.hs_program.settings.oc_lds_en;
        break;
    }
    case SwStage::TessellationEval: {
        info.sw.tes.tess_type = regs.tess_config.type;
        info.sw.tes.tess_topology = regs.tess_config.topology;
        info.sw.tes.tess_partitioning = regs.tess_config.partitioning;
        break;
    }
    default:
        break;
    }
    return info;
}

PipelineCache::PipelineCache(const Instance& instance_, Scheduler& scheduler_,
                             AmdGpu::Liverpool* liverpool_, u32 sparse_page_shift)
    : instance{instance_}, scheduler{scheduler_}, liverpool{liverpool_},
      desc_heap{instance, scheduler.GetWorkSemaphore(), DescriptorHeapSizes} {
    bool lower_int64 = !instance.IsShaderInt64Supported();
#ifdef __ANDROID__
    // Session-latched diagnostic override for same-driver native/lowered A/B.
    // It can disable a capability, never enable one the device does not expose.
    char lower_property[PROP_VALUE_MAX]{};
    if (__system_property_get("debug.shadps4.lower_int64", lower_property) > 0 &&
        std::string_view(lower_property) == "1") {
        lower_int64 = true;
    }
#endif
    LOG_INFO(Render_Vulkan, "Guest shader Int64: {}",
             lower_int64 ? "host u32-pair lowering"
                         : "driver SPIR-V Int64 (hardware lowering is driver-owned)");
    // Whole-wave reductions as clustered subgroup operations. The diagnostic override
    // (debug.shadps4.wave_reduction / SHADPS4_WAVE_REDUCTION = 0) restores the shuffle
    // translation for same-build A/B; it cannot enable an unsupported capability.
    bool clustered_reduce = instance.IsSubgroupClusteredReduceSupported();
#ifdef __ANDROID__
    char reduce_property[PROP_VALUE_MAX]{};
    if (__system_property_get("debug.shadps4.wave_reduction", reduce_property) > 0 &&
        std::string_view(reduce_property) == "0") {
        clustered_reduce = false;
    }
#else
    if (const char* reduce_env = std::getenv("SHADPS4_WAVE_REDUCTION");
        reduce_env && std::string_view(reduce_env) == "0") {
        clustered_reduce = false;
    }
#endif
    LOG_INFO(Render_Vulkan, "Guest whole-wave reductions: {}",
             clustered_reduce ? "clustered subgroup ops" : "shuffles");
    const auto& vk12_props = instance.GetVk12Properties();
    // Qualcomm's proprietary compiler advertises FP32 FTZ but miscompiles the
    // Bloodborne gamma lookup shader with DenormFlushToZero 32. Exact-RDC
    // replacement restores the image by removing that mode alone; changing
    // SignedZeroInfNanPreserve, coordinates or output stores does not. Citron
    // disables float controls on this driver too. Keep the other controls and
    // Turnip's native FTZ path, and let the existing profile comparison reject
    // cached shaders generated with the broken mode.
    const bool broken_fp32_denorm_flush =
        instance.GetDriverID() == vk::DriverId::eQualcommProprietary;
    if (broken_fp32_denorm_flush) {
        LOG_WARNING(Render_Vulkan,
                    "Disabling broken Qualcomm FP32 DenormFlushToZero execution mode");
    }
    bool software_interpolation = false;
#ifdef __ANDROID__
    char interpolation_property[PROP_VALUE_MAX]{};
    __system_property_get("debug.shadps4.software_interp", interpolation_property);
    const std::string_view interpolation_title{interpolation_property};
    const auto& current_title = Common::ElfInfo::Instance().GameSerial();
    software_interpolation =
        Shader::IsTitleShaderExperimentEnabled(interpolation_title, current_title);
    if (!interpolation_title.empty() && interpolation_title != "0" && !software_interpolation) {
        LOG_WARNING(Render_Vulkan,
                    "Ignoring software_interp='{}' for '{}': the experimental GS bridge requires "
                    "this game's exact CUSA title ID, not a device-wide boolean",
                    interpolation_title, current_title);
    }
#endif
    software_interpolation &= instance.IsGeometryStageSupported() &&
                              !instance.IsFragmentShaderBarycentricSupported() &&
                              !instance.IsAmdShaderExplicitVertexParameterSupported();
    LOG_INFO(Render_Vulkan, "Guest software interpolation: {}", software_interpolation);
    profile = Shader::Profile{
        .max_viewport_width = instance.GetMaxViewportWidth(),
        .max_viewport_height = instance.GetMaxViewportHeight(),
        .max_shared_memory_size = instance.MaxComputeSharedMemorySize(),
        .supported_spirv = SpirvVersion1_6,
        // Compute pipelines request 64-lane subgroups when the device allows it (Turnip
        // otherwise reports its 128-lane default), and wave64 lowering keys off this size.
        .subgroup_size = instance.IsSubgroupSize64Supported() ? 64u : instance.SubgroupSize(),
        .sparse_page_shift = sparse_page_shift,
        .support_int8 = instance.IsShaderInt8Supported(),
        .support_int16 = instance.IsShaderInt16Supported(),
        .support_int64 = !lower_int64,
        .support_float16 = instance.IsShaderFloat16Supported(),
        .support_float64 = instance.IsShaderFloat64Supported(),
        .supports_denorm_behavior_independence =
            vk12_props.denormBehaviorIndependence != vk::ShaderFloatControlsIndependence::eNone,
        .supports_rounding_mode_independence =
            vk12_props.roundingModeIndependence != vk::ShaderFloatControlsIndependence::eNone,
        .support_fp16_denorm_preserve = bool(vk12_props.shaderDenormPreserveFloat16),
        .support_fp16_denorm_flush = bool(vk12_props.shaderDenormFlushToZeroFloat16),
        .support_fp16_round_to_zero = bool(vk12_props.shaderRoundingModeRTZFloat16),
        // Not validated on the driver whose FP32 float controls are known to miscompile:
        // keep its default there, as for FTZ.
        .support_fp32_denorm_preserve =
            bool(vk12_props.shaderDenormPreserveFloat32) && !broken_fp32_denorm_flush,
        .support_fp32_denorm_flush =
            bool(vk12_props.shaderDenormFlushToZeroFloat32) && !broken_fp32_denorm_flush,
        .support_fp32_round_to_zero = bool(vk12_props.shaderRoundingModeRTZFloat32),
        .support_fp64_denorm_preserve = bool(vk12_props.shaderDenormPreserveFloat64),
        .support_fp64_denorm_flush = bool(vk12_props.shaderDenormFlushToZeroFloat64),
        .support_fp64_round_to_zero = bool(vk12_props.shaderRoundingModeRTZFloat64),
        .support_fp16_signed_zero_inf_nan_preserve =
            bool(vk12_props.shaderSignedZeroInfNanPreserveFloat16),
        .support_fp32_signed_zero_inf_nan_preserve =
            bool(vk12_props.shaderSignedZeroInfNanPreserveFloat32),
        .support_fp64_signed_zero_inf_nan_preserve =
            bool(vk12_props.shaderSignedZeroInfNanPreserveFloat64),
        .supports_image_load_store_lod = instance_.IsImageLoadStoreLodSupported(),
        .supports_native_cube_calc = instance_.IsAmdGcnShaderSupported(),
        .supports_trinary_minmax = instance_.IsAmdShaderTrinaryMinMaxSupported(),
        .supports_buffer_fp32_atomic_min_max =
            instance_.IsShaderAtomicFloatBuffer32MinMaxSupported(),
        .supports_image_fp32_atomic_min_max = instance_.IsShaderAtomicFloatImage32MinMaxSupported(),
        .supports_buffer_int64_atomics = instance_.IsBufferInt64AtomicsSupported(),
        .supports_shared_int64_atomics = instance_.IsSharedInt64AtomicsSupported(),
        .supports_workgroup_explicit_memory_layout =
            instance_.IsWorkgroupMemoryExplicitLayoutSupported(),
        .supports_amd_shader_explicit_vertex_parameter =
            instance_.IsAmdShaderExplicitVertexParameterSupported(),
        .supports_fragment_shader_barycentric = instance_.IsFragmentShaderBarycentricSupported(),
        .emulate_fragment_interpolation = software_interpolation,
        .supports_shader_subgroup_clock = instance_.IsShaderSubgroupClockSupported(),
        .supports_subgroup_clustered_reduce = clustered_reduce,
        .needs_manual_interpolation = instance.IsFragmentShaderBarycentricSupported() &&
                                      instance.GetDriverID() == vk::DriverId::eNvidiaProprietary,
        .needs_lds_barriers = instance.GetDriverID() == vk::DriverId::eNvidiaProprietary ||
                              instance.GetDriverID() == vk::DriverId::eMesaKosmickrisp,
        .needs_buffer_offsets = instance.StorageMinAlignment() > 4,
        .needs_unorm_fixup = instance.GetDriverID() == vk::DriverId::eMesaKosmickrisp,
        .needs_clip_distance_emulation = instance.GetDriverID() == vk::DriverId::eNvidiaProprietary,
        .supports_shader_stencil_export = instance_.IsShaderStencilExportSupported(),
        .internal_scale = instance.ScalePolicy().ShaderMapping(),
        .force_disable_msaa = instance.IsMsaaDisabled(),
        .direct_memory_access = EmulatorSettings.IsDirectMemoryAccessEnabled(),
    };
    // Report selected compiler policies, not a claim that every shader uses them.
    LOG_INFO(Render_Vulkan,
             "Shader compatibility policy: fp64_to_fp32={} compute_subgroup={} "
             "wave64_lds_bridge={} shared_limit={} shared_explicit_layout={} "
             "manual_interpolation={} clip_discard={}",
             !profile.support_float64, profile.subgroup_size, profile.subgroup_size != 64,
             profile.max_shared_memory_size, profile.supports_workgroup_explicit_memory_layout,
             profile.needs_manual_interpolation, profile.needs_clip_distance_emulation);
    LOG_INFO(Render_Vulkan,
             "Shader compatibility policy: cube_alu={} trinary_alu={} "
             "storage_lod_views={} fp32_atomic_buffer_fallback={} fp32_atomic_image_fallback={} "
             "int64_atomics_buffer={} int64_atomics_shared={}",
             !profile.supports_native_cube_calc, !profile.supports_trinary_minmax,
             !profile.supports_image_load_store_lod, !profile.supports_buffer_fp32_atomic_min_max,
             !profile.supports_image_fp32_atomic_min_max, profile.supports_buffer_int64_atomics,
             profile.supports_shared_int64_atomics);
    PipelineStats::Reset();
    MissingContent::Reset();
    // The driver cache must exist before preloading so preloaded pipelines populate and reuse it.
    // It is independent of the guest recipe cache (pipeline_cache_enabled).
    std::filesystem::path driver_cache_path{};
    const auto serial = Common::ElfInfo::Instance().GameSerial();
    if (EmulatorSettings.IsDriverPipelineCache() && !serial.empty()) {
        driver_cache_path = Common::FS::GetUserPath(Common::FS::PathType::CacheDir) /
                            fmt::format("{}_{:04x}_{:04x}.vkpipelines", serial,
                                        instance.GetVendorID(), instance.GetDeviceID());
    }
    const bool driver_cache_on = !driver_cache_path.empty();
    driver_cache = std::make_unique<DriverPipelineCache>(instance, std::move(driver_cache_path));
    PipelineStats::LatchConfiguredCompileMode();
    // Created in every mode so the mode can be switched at runtime (DebugBus).
    compiler = std::make_unique<PipelineCompiler>(PipelineCompileThreads(instance));
    WarmUp();
    const bool recipe_store = Storage::DataBase::Instance().IsOpened();
    PipelineStats::SetSettings({
        .recipe_cache = EmulatorSettings.IsPipelineCacheEnabled(),
        .recipe_store = recipe_store,
        .driver_cache = driver_cache_on,
        .compile_threads = compiler->Threads(),
    });
    LOG_INFO(Render_Vulkan,
             "Pipeline caches: recipes {} (store {}), driver {}; compile mode {} on {} threads",
             EmulatorSettings.IsPipelineCacheEnabled() ? "on" : "off",
             recipe_store ? "open" : "closed", driver_cache_on ? "on" : "off",
             PipelineStats::CompileModeName(PipelineStats::EffectiveCompileMode()),
             compiler->Threads());
    if (!graphics_pipelines.empty() || !compute_pipelines.empty()) {
        // A killed process keeps what the preload compiled.
        driver_cache->RequestSave();
    }
}

PipelineCache::~PipelineCache() {
    Sync();
    // Finish builds in progress before the pipelines they write go away.
    compiler->Stop();
}

bool PipelineCache::DeferBuilds() const {
    return compiler->Threads() > 0 &&
           PipelineStats::EffectiveCompileMode() != PipelineStats::CompileMode::Sync;
}

void PipelineCache::SubmitBuild(Pipeline& pipeline, u64 hash) {
    PipelineStats::RecordDeferred(pipeline.IsCompute() ? PipelineKind::Compute
                                                       : PipelineKind::Graphics);
    pipeline.SetBuildObserver(this, hash);
    if (!compiler->Submit(&pipeline) && pipeline.TryClaim()) {
        // Queue full: build it now, which is what sync mode does.
        pipeline.BuildClaimed();
    }
}

void PipelineCache::OnPipelineBuilt(const Pipeline& pipeline, u64 hash) {
    if (!pipeline.Preloaded()) {
        PipelineStats::RecordDeferredDone(); // counted by SubmitBuild
    }
    NotePipeline(pipeline, hash, pipeline.Preloaded());
}

void PipelineCache::PromoteIfPending(const Pipeline& pipeline) {
    if (!pipeline.Ready() && pipeline.Preloaded() && pipeline.TakePromotion()) {
        compiler->Promote(&pipeline);
    }
}

void PipelineCache::NotePipeline(const Pipeline& pipeline, u64 hash, bool preload) {
    const auto& creation = pipeline.Creation();
    PipelineStats::RecordPipeline(
        pipeline.IsCompute() ? PipelineKind::Compute : PipelineKind::Graphics, preload, creation);
    if (!preload) {
        LOG_DEBUG(Render_Vulkan, "Created {} pipeline {:#x} in {:.2f} ms ({})",
                  pipeline.IsCompute() ? "compute" : "graphics", hash, double(creation.ns) / 1e6,
                  !creation.feedback ? "no driver feedback"
                  : creation.cache_hit ? "driver cache hit"
                                       : "driver compiled");
    }
    driver_cache->NotePipelineCreated();
}

const GraphicsPipeline* PipelineCache::GetGraphicsPipeline(const DrawIndirectParams params) {
    draw_indirect_params = params;
    MaybeCheckpointUsage();
    if (!RefreshGraphicsKey()) {
        return nullptr;
    }
    const auto [it, is_new] = graphics_pipelines.try_emplace(graphics_key);
    if (is_new) {
        const auto pipeline_hash = std::hash<GraphicsPipelineKey>{}(graphics_key);
        LOG_DEBUG(Render_Vulkan, "Compiling graphics pipeline {:#x}", pipeline_hash);

        GraphicsPipeline::SerializationSupport sdata{};
        const bool defer = DeferBuilds();
        try {
            it.value() = std::make_unique<GraphicsPipeline>(
                instance, scheduler, desc_heap, profile, graphics_key, driver_cache->Handle(),
                infos, runtime_infos, fetch_shader, modules, sdata, false, defer);
        } catch (...) {
            graphics_pipelines.erase(it);
            throw;
        }
        if (defer) {
            SubmitBuild(*it.value(), pipeline_hash);
        } else {
            NotePipeline(*it.value(), pipeline_hash, false);
        }

        RegisterPipelineData(graphics_key, pipeline_hash, sdata);
        ++num_new_pipelines;

        if (EmulatorSettings.IsShaderCollect()) {
            for (auto stage = 0; stage < MaxShaderStages; ++stage) {
                if (infos[stage]) {
                    auto& m = modules[stage];
                    module_related_pipelines[m].emplace_back(graphics_key);
                }
            }
        }
        fetch_shader.reset();
    } else {
        PromoteIfPending(*it->second);
    }
    return it->second.get();
}

const ComputePipeline* PipelineCache::GetComputePipeline() {
    return PrepareComputeProgram() ? GetPreparedComputePipeline() : nullptr;
}

const Shader::Info* PipelineCache::PrepareComputeProgram() {
    return RefreshComputeKey() ? infos[0] : nullptr;
}

const ComputePipeline* PipelineCache::GetPreparedComputePipeline() {
    const auto [it, is_new] = compute_pipelines.try_emplace(compute_key);
    if (is_new) {
        const auto pipeline_hash = std::hash<ComputePipelineKey>{}(compute_key);
        LOG_DEBUG(Render_Vulkan, "Compiling compute pipeline {:#x}", pipeline_hash);

        ComputePipeline::SerializationSupport sdata{};
        const bool defer = DeferBuilds();
        try {
            it.value() = std::make_unique<ComputePipeline>(
                instance, scheduler, desc_heap, profile, driver_cache->Handle(), compute_key,
                *infos[0], modules[0], sdata, false, defer);
        } catch (...) {
            compute_pipelines.erase(it);
            throw;
        }
        if (defer) {
            SubmitBuild(*it.value(), pipeline_hash);
        } else {
            NotePipeline(*it.value(), pipeline_hash, false);
        }
        RegisterPipelineData(compute_key, sdata);
        ++num_new_pipelines;

        if (EmulatorSettings.IsShaderCollect()) {
            auto& m = modules[0];
            module_related_pipelines[m].emplace_back(compute_key);
        }
    } else {
        PromoteIfPending(*it->second);
    }
    return it->second.get();
}

bool PipelineCache::RefreshGraphicsKey() {
    std::memset(&graphics_key, 0, sizeof(GraphicsPipelineKey));
    const auto& regs = liverpool->regs;
    auto& key = graphics_key;

    const bool db_enabled = regs.depth_buffer.DepthValid() || regs.depth_buffer.StencilValid();

    key.z_format = regs.depth_buffer.DepthValid() ? regs.depth_buffer.z_info.format
                                                  : AmdGpu::DepthBuffer::ZFormat::Invalid;
    key.stencil_format = regs.depth_buffer.StencilValid()
                             ? regs.depth_buffer.stencil_info.format
                             : AmdGpu::DepthBuffer::StencilFormat::Invalid;
    key.depth_clamp_enable = !regs.depth_render_override.disable_viewport_clamp;
    key.depth_clip_enable = regs.clipper_control.ZclipEnable();
    key.clip_space = regs.clipper_control.clip_space;
    key.emulate_depth_range = AmdGpu::BuildDepthRangeEmulation(
        regs, instance.IsDepthRangeUnrestrictedSupported()).enabled;
    if (key.emulate_depth_range) {
        // Near/far clip planes use the ORIGINAL position in the final vertex
        // stage. Hardware clipping of the remapped position would be incorrect.
        key.depth_clip_enable = false;
        key.clip_space = AmdGpu::ClipSpace::ZeroToW;
    }
    key.provoking_vtx_last = regs.polygon_control.provoking_vtx_last;
    key.prim_type = regs.primitive_type;
    key.polygon_mode = regs.polygon_control.PolyMode();
    key.patch_control_points =
        regs.stage_enable.hs_en ? regs.ls_hs_config.hs_input_control_points : 0;
    key.logic_op = regs.color_control.rop3;
    key.depth_samples = db_enabled ? instance.HostSamples(regs.depth_buffer.NumSamples()) : 1;
    key.num_samples = key.depth_samples;
    key.cb_shader_mask = regs.color_shader_mask;

    const bool skip_cb_binding =
        regs.color_control.mode == AmdGpu::ColorControl::OperationMode::Disable;

    // First pass to fill render target information needed by shader recompiler
    for (s32 cb = 0; cb < AmdGpu::NUM_COLOR_BUFFERS && !skip_cb_binding; ++cb) {
        const auto& col_buf = regs.color_buffers[cb];
        if (!col_buf || !regs.color_target_mask.GetMask(cb)) {
            // No attachment bound or writing to it is disabled.
            continue;
        }

        // Fill color target information
        auto& color_buffer = key.color_buffers[cb];
        color_buffer.data_format = col_buf.GetDataFmt();
        color_buffer.num_format = col_buf.GetNumberFmt();
        color_buffer.num_conversion = col_buf.GetNumberConversion();
        color_buffer.export_format = regs.color_export_format.GetFormat(cb);
        color_buffer.swizzle = col_buf.Swizzle();

        const auto& bc = regs.blend_control[cb];
        color_buffer.blend_self_scale =
            bc.enable && !col_buf.info.blend_bypass &&
            (bc.color_func == AmdGpu::BlendControl::BlendFunc::Min ||
             bc.color_func == AmdGpu::BlendControl::BlendFunc::Max) &&
            bc.color_src_factor == AmdGpu::BlendControl::BlendFactor::SrcColor &&
            bc.color_dst_factor == AmdGpu::BlendControl::BlendFactor::DstColor;
    }

    // Compile and bind shader stages
    if (!RefreshGraphicsStages()) {
        return false;
    }

    // Second pass to mask out render targets not written by shader and fill remaining info
    u8 color_samples = 0;
    bool all_color_samples_same = true;
    for (s32 cb = 0; cb < key.num_color_attachments && !skip_cb_binding; ++cb) {
        const auto& col_buf = regs.color_buffers[cb];
        const u32 target_mask = regs.color_target_mask.GetMask(cb);
        if (!col_buf || !target_mask) {
            continue;
        }
        if ((key.mrt_mask & (1u << cb)) == 0) {
            std::memset(&key.color_buffers[cb], 0, sizeof(Shader::PsColorBuffer));
            continue;
        }

        // Fill color blending information
        if (regs.blend_control[cb].enable && !col_buf.info.blend_bypass) {
            key.blend_controls[cb] = regs.blend_control[cb];
        }

        // Apply swizzle to target mask
        key.write_masks[cb] =
            vk::ColorComponentFlags{key.color_buffers[cb].swizzle.ApplyMask(target_mask)};

        // Fill color samples
        const u8 prev_color_samples = std::exchange(color_samples, instance.HostSamples(col_buf.NumSamples()));
        all_color_samples_same &= color_samples == prev_color_samples || prev_color_samples == 0;
        key.color_samples[cb] = color_samples;
        key.num_samples = std::max(key.num_samples, color_samples);
    }

    // Force all color samples to match depth samples to avoid unsupported MSAA configuration
    if (color_samples != 0) {
        const bool depth_mismatch = db_enabled && color_samples != key.depth_samples;
        if (!all_color_samples_same && !instance.IsMixedAnySamplesSupported() ||
            all_color_samples_same && depth_mismatch && !instance.IsMixedDepthSamplesSupported()) {
            key.color_samples.fill(key.depth_samples);
            key.num_samples = key.depth_samples;
        }
    }

    return true;
}

bool PipelineCache::RefreshGraphicsStages() {
    const auto& regs = liverpool->regs;
    auto& key = graphics_key;
    fetch_shader = std::nullopt;
    reject_reason = "shader stage not bound";

    Shader::Backend::Bindings binding{};
    const auto bind_stage = [&](HwStage stage_in, SwStage stage_out) -> bool {
        const auto stage_in_idx = static_cast<u32>(stage_in);
        const auto stage_out_idx = static_cast<u32>(stage_out);
        if (!regs.stage_enable.IsStageEnabled(stage_in_idx)) {
            key.stage_hashes[stage_out_idx] = 0;
            infos[stage_out_idx] = nullptr;
            return false;
        }

        const auto* pgm = regs.ProgramForStage(stage_in_idx);
        if (!pgm || !pgm->Address<u32*>()) {
            key.stage_hashes[stage_out_idx] = 0;
            infos[stage_out_idx] = nullptr;
            return false;
        }

        const auto params = AmdGpu::GetParams(*pgm);
        std::optional<Shader::Gcn::FetchShaderData> fetch_shader_;
        std::tie(infos[stage_out_idx], modules[stage_out_idx], fetch_shader_,
                 key.stage_hashes[stage_out_idx]) =
            GetProgram(stage_in, stage_out, params, binding);
        if (fetch_shader_) {
            fetch_shader = fetch_shader_;
        }
        return true;
    };

    infos.fill(nullptr);
    modules.fill(nullptr);

    // Depth-only draws still use current PS control state for sample/clip policy.
    // A missing PS must never inherit the previous pipeline's runtime state.
    BuildRuntimeInfo(HwStage::Fragment, SwStage::Fragment);
    bind_stage(HwStage::Fragment, SwStage::Fragment);

    const auto* fs_info = infos[static_cast<u32>(SwStage::Fragment)];
    key.mrt_mask = fs_info ? fs_info->mrt_mask : 0u;
    key.num_color_attachments = std::bit_width(key.mrt_mask);

    switch (regs.stage_enable.raw) {
    case AmdGpu::ShaderStageEnable::VgtStages::EsGs:
        if (!instance.IsGeometryStageSupported()) {
            LOG_WARNING(Render_Vulkan, "Geometry shader stage unsupported, skipping");
            reject_reason = "geometry stage unsupported";
            return false;
        }
        if (regs.vgt_gs_mode.onchip || regs.vgt_strmout_config.raw) {
            LOG_WARNING(Render_Vulkan, "Geometry shader features unsupported, skipping");
            reject_reason = regs.vgt_gs_mode.onchip ? "on-chip geometry shader unsupported"
                                                    : "stream-out unsupported";
            return false;
        }
        if (!bind_stage(HwStage::Export, SwStage::Vertex)) {
            return false;
        }
        if (!bind_stage(HwStage::Geometry, SwStage::Geometry)) {
            return false;
        }
        break;
    case AmdGpu::ShaderStageEnable::VgtStages::LsHs:
        if (!instance.IsTessellationSupported()) {
            reject_reason = "tessellation unsupported";
            return false;
        }
        if (!bind_stage(HwStage::Hull, SwStage::TessellationControl)) {
            return false;
        }
        if (!bind_stage(HwStage::Vertex, SwStage::TessellationEval)) {
            return false;
        }
        if (!bind_stage(HwStage::Local, SwStage::Vertex)) {
            return false;
        }
        break;
    case AmdGpu::ShaderStageEnable::VgtStages::LsHsEsGs:
        if (!instance.IsTessellationSupported()) {
            reject_reason = "tessellation unsupported";
            return false;
        }
        if (!instance.IsGeometryStageSupported()) {
            LOG_WARNING(Render_Vulkan, "Geometry shader stage unsupported, skipping");
            reject_reason = "geometry stage unsupported";
            return false;
        }
        if (regs.vgt_gs_mode.onchip || regs.vgt_strmout_config.raw) {
            LOG_WARNING(Render_Vulkan, "Geometry shader features unsupported, skipping");
            reject_reason = regs.vgt_gs_mode.onchip ? "on-chip geometry shader unsupported"
                                                    : "stream-out unsupported";
            return false;
        }
        if (!bind_stage(HwStage::Hull, SwStage::TessellationControl)) {
            return false;
        }
        if (!bind_stage(HwStage::Export, SwStage::TessellationEval)) {
            return false;
        }
        if (!bind_stage(HwStage::Local, SwStage::Vertex)) {
            return false;
        }
        if (!bind_stage(HwStage::Geometry, SwStage::Geometry)) {
            return false;
        }
        break;
    case AmdGpu::ShaderStageEnable::VgtStages::Vs:
        bind_stage(HwStage::Vertex, SwStage::Vertex);
        break;
    default:
        LOG_WARNING(Render_Vulkan, "unimplemented shader stage {}", (u32)regs.stage_enable.raw);
        reject_reason = "unimplemented shader stage configuration";
        return false;
    }

    const auto* vs_info = infos[static_cast<u32>(SwStage::Vertex)];
    if (vs_info && fetch_shader && !instance.IsVertexInputDynamicState()) {
        // Without vertex input dynamic state, the pipeline needs to specialize on format.
        // Stride will still be handled outside the pipeline using dynamic state.
        u32 vertex_binding = 0;
        for (const auto& attrib : fetch_shader->attributes) {
            const auto& buffer = attrib.GetSharp(*vs_info);
            ASSERT_MSG(vertex_binding < MaxVertexBufferCount,
                       "Vertex attribute binding count exceeded limit: {} >= {}", vertex_binding,
                       MaxVertexBufferCount);
            key.vertex_buffer_formats[vertex_binding++] =
                Vulkan::LiverpoolToVK::SurfaceFormat(buffer.GetDataFmt(), buffer.GetNumberFmt());
        }
    }

    return true;
}

bool PipelineCache::RefreshComputeKey() {
    Shader::Backend::Bindings binding{};
    const auto& cs_pgm = liverpool->GetCsRegs();
    const auto cs_params = AmdGpu::GetParams(cs_pgm);
    std::tie(infos[0], modules[0], fetch_shader, compute_key.value) =
        GetProgram(HwStage::Compute, SwStage::Compute, cs_params, binding);
    return true;
}

vk::ShaderModule PipelineCache::CompileModule(Shader::Info& info, Shader::RuntimeInfo& runtime_info,
                                              const std::span<const u32>& code, size_t perm_idx,
                                              Shader::Backend::Bindings& binding) {
    Common::Profiler::Scope profile_scope{"GPU.CompileGuestShader"};
    const auto translate_start = std::chrono::steady_clock::now();
    LOG_DEBUG(Render_Vulkan, "Compiling {} shader {:#x} {}", info.hw_stage, info.pgm_hash,
              perm_idx != 0 ? "(permutation)" : "");
    DumpShader(code, info.pgm_hash, info.hw_stage, perm_idx, "bin");

    const auto ir_program = Shader::TranslateProgram(code, pools, info, runtime_info, profile);
    auto spv = Shader::Backend::SPIRV::EmitSPIRV(profile, runtime_info, ir_program, binding);
    DumpShader(spv, info.pgm_hash, info.hw_stage, perm_idx, "spv");

    vk::ShaderModule module;

    auto patch = GetShaderPatch(info.pgm_hash, info.hw_stage, perm_idx, "spv");
    const bool is_patched = patch && EmulatorSettings.IsPatchShaders();
    if (is_patched) {
        LOG_INFO(Loader, "Loaded patch for {} shader {:#x}", info.hw_stage, info.pgm_hash);
        module = CompileSPV(*patch, instance.GetDevice());
    } else {
        module = CompileSPV(spv, instance.GetDevice());
    }

    const auto name = GetShaderName(info.hw_stage, info.pgm_hash, perm_idx);
    Vulkan::SetObjectName(instance.GetDevice(), module, name);
    if (EmulatorSettings.IsShaderCollect()) {
        DebugState.CollectShader(name, info.sw_stage, module, spv, code,
                                 patch ? *patch : std::span<const u32>{}, is_patched);
    }
    RegisterShaderBinary(std::move(spv), info.pgm_hash, perm_idx);
    PipelineStats::RecordModule(u64(std::chrono::duration_cast<std::chrono::nanoseconds>(
                                        std::chrono::steady_clock::now() - translate_start)
                                        .count()));
    return module;
}

PipelineCache::Result PipelineCache::GetProgram(HwStage hw_stage, SwStage sw_stage,
                                                const Shader::ShaderParams& params,
                                                Shader::Backend::Bindings& binding) {
    auto runtime_info = BuildRuntimeInfo(hw_stage, sw_stage);
    auto [it_pgm, new_program] = program_cache.try_emplace(params.hash);
    if (new_program)
        it_pgm.value() = std::make_unique<Program>();
    auto& program = *it_pgm.value();
    const bool tessellation =
        sw_stage == SwStage::TessellationControl || sw_stage == SwStage::TessellationEval;
    const auto match_mode = PipelineStats::SpecMatchMode();
    const bool verify = match_mode == PipelineStats::SpecMatch::Verify;
    // The permutations run the same code, so they find the same fetch shader: look it up once.
    const std::optional<Shader::Gcn::FetchShaderData>* fetch_shader = nullptr;
    bool fetch_present = false;
    u32 fetch_sgpr_base = 0;
    const auto find_fetch_shader = [&](const Shader::Info& info) -> const auto& {
        if (!fetch_shader || fetch_present != info.has_fetch_shader ||
            fetch_sgpr_base != info.fetch_shader_sgpr_base) {
            fetch_shader = &program.fetch_shaders.Find(info);
            fetch_present = info.has_fetch_shader;
            fetch_sgpr_base = info.fetch_shader_sgpr_base;
        }
        return *fetch_shader;
    };
    u32 runtime_checks = 0;
    u32 candidates = 0;
    u32 start_rejects = 0;
    u32 fetch_rejects = 0;
    for (size_t i = 0; i < program.modules.size(); ++i) {
        auto& candidate = program.modules[i];
        if (!candidate.info)
            continue; // Sparse disk permutation indices.
        auto& info = *candidate.info;
        // Runtime layouts differ before resource specialization. Tessellation fills
        // additional runtime fields from the constant buffer inside specialization.
        if (!tessellation) {
            ++runtime_checks;
            if (candidate.spec.runtime_info != runtime_info)
                continue;
        }
        info.pgm_base = params.Base();
        info.user_data = params.user_data;
        const auto full_match = [&] {
            return candidate.spec ==
                   Shader::StageSpecialization(info, runtime_info, profile, binding);
        };
        bool matches;
        if (match_mode == PipelineStats::SpecMatch::Full) {
            ++candidates;
            info.RefreshFlatBuf();
            matches = full_match();
        } else {
            // The bindings start and the fetch shader are known before the resources are read:
            // a permutation for another start or vertex layout is rejected before its resource
            // tables are flattened.
            using Shader::Gcn::FetchShaderMatch;
            const bool start_differs = candidate.spec.StartDiffers(binding);
            const auto fetch =
                start_differs ? FetchShaderMatch::Different
                              : Shader::Gcn::CompareFetchShader(find_fetch_shader(info),
                                                                candidate.spec.fetch_shader_data);
            if (fetch == FetchShaderMatch::Different) {
                ++(start_differs ? start_rejects : fetch_rejects);
                if (!verify)
                    continue;
            }
            ++candidates;
            info.RefreshFlatBuf();
            if (fetch == FetchShaderMatch::Equal) {
                matches = full_match();
            } else {
                matches = fetch == FetchShaderMatch::Same &&
                          candidate.spec.Matches(runtime_info, binding, !tessellation);
                if (verify) {
                    const bool full = full_match();
                    PipelineStats::RecordSpecVerify(matches == full, params.hash, u32(i), matches);
                }
            }
        }
        if (!matches)
            continue;
        if (verify) {
            PipelineStats::RecordSpecLookup(runtime_checks, candidates, start_rejects,
                                            fetch_rejects, false);
        }
        info.AddBindings(binding);
        return std::make_tuple(&info, candidate.module, candidate.spec.fetch_shader_data,
                               HashCombine(params.hash, i));
    }
    if (verify) {
        PipelineStats::RecordSpecLookup(runtime_checks, candidates, start_rejects, fetch_rejects,
                                        true);
    }

    const size_t perm_idx = program.modules.size();
    const u64 perm_hash = HashCombine(params.hash, perm_idx);
    auto info = std::make_unique<Shader::Info>(hw_stage, sw_stage, params);
    const auto start = binding;
    const auto module = CompileModule(*info, runtime_info, params.code, perm_idx, binding);
    // Translation may discover a different resource or interpolation interface.
    // Save the metadata that actually produced this binary, not permutation zero's.
    auto spec = Shader::StageSpecialization(*info, runtime_info, profile, start);
    RegisterShaderMeta(*info, spec.fetch_shader_data, spec, perm_hash, perm_idx);
    program.AddPermut(module, std::move(info), std::move(spec));
    const auto& stored = program.modules.back();
    return std::make_tuple(stored.info.get(), module, stored.spec.fetch_shader_data, perm_hash);
}

std::optional<vk::ShaderModule> PipelineCache::ReplaceShader(vk::ShaderModule module,
                                                             std::span<const u32> spv_code) {
    std::optional<vk::ShaderModule> new_module{};
    for (const auto& [_, program] : program_cache) {
        for (auto& m : program->modules) {
            if (m.module == module) {
                const auto& d = instance.GetDevice();
                d.destroyShaderModule(m.module);
                m.module = CompileSPV(spv_code, d);
                new_module = m.module;
            }
        }
    }
    if (module_related_pipelines.contains(module)) {
        auto& pipeline_keys = module_related_pipelines[module];
        for (auto& key : pipeline_keys) {
            // A deferred build may still be queued or running on a worker.
            const auto retire = [this](const Pipeline& pipeline) {
                compiler->Forget(&pipeline);
                pipeline.WaitHandle();
            };
            if (std::holds_alternative<GraphicsPipelineKey>(key)) {
                auto& graphics_key = std::get<GraphicsPipelineKey>(key);
                if (const auto it = graphics_pipelines.find(graphics_key);
                    it != graphics_pipelines.end()) {
                    retire(*it->second);
                    graphics_pipelines.erase(it);
                }
            } else if (std::holds_alternative<ComputePipelineKey>(key)) {
                auto& compute_key = std::get<ComputePipelineKey>(key);
                if (const auto it = compute_pipelines.find(compute_key);
                    it != compute_pipelines.end()) {
                    retire(*it->second);
                    compute_pipelines.erase(it);
                }
            }
        }
    }
    return new_module;
}

std::string PipelineCache::GetShaderName(Shader::HwStage stage, u64 hash,
                                         std::optional<size_t> perm) {
    if (perm) {
        return fmt::format("{}_{:#018x}_{}", stage, hash, *perm);
    }
    return fmt::format("{}_{:#018x}", stage, hash);
}

void PipelineCache::DumpShader(std::span<const u32> code, u64 hash, Shader::HwStage stage,
                               size_t perm_idx, std::string_view ext) {
    bool dump = EmulatorSettings.IsDumpShaders();
#ifdef __ANDROID__
    char property[PROP_VALUE_MAX]{};
    dump |= __system_property_get("debug.shadps4.shader_dump", property) > 0 &&
            std::string_view(property) == "1";
#endif
    if (!dump) {
        return;
    }

    using namespace Common::FS;
    const auto dump_dir = GetUserPath(PathType::ShaderDir) / "dumps";
    if (!std::filesystem::exists(dump_dir)) {
        std::filesystem::create_directories(dump_dir);
    }
    const auto filename = fmt::format("{}.{}", GetShaderName(stage, hash, perm_idx), ext);
    const auto file = IOFile{dump_dir / filename, FileAccessMode::Create};
    file.WriteSpan(code);
}

std::optional<std::vector<u32>> PipelineCache::GetShaderPatch(u64 hash, Shader::HwStage stage,
                                                              size_t perm_idx,
                                                              std::string_view ext) {

    using namespace Common::FS;
    const auto patch_dir = GetUserPath(PathType::ShaderDir) / "patch";
    if (!std::filesystem::exists(patch_dir)) {
        std::filesystem::create_directories(patch_dir);
    }
    const auto filename = fmt::format("{}.{}", GetShaderName(stage, hash, perm_idx), ext);
    const auto filepath = patch_dir / filename;
    if (!std::filesystem::exists(filepath)) {
        return {};
    }
    const auto file = IOFile{patch_dir / filename, FileAccessMode::Read};
    std::vector<u32> code(file.GetSize() / sizeof(u32));
    file.Read(code);
    return code;
}
} // namespace Vulkan
