Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 14 16:38:13 2024
| Host         : StaaBuG15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file preadd532_timing_summary_routed.rpt -pb preadd532_timing_summary_routed.pb -rpx preadd532_timing_summary_routed.rpx -warn_on_violation
| Design       : preadd532
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.079     -263.918                     56                  131        0.232        0.000                      0                  131        2.000        0.000                       0                   297  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.079     -263.918                     56                  131        0.232        0.000                      0                  131        2.000        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           56  Failing Endpoints,  Worst Slack       -6.079ns,  Total Violation     -263.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.079ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 5.438ns (49.181%)  route 5.619ns (50.819%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.687 r  out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.696    out_reg[60]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.030 r  out_reg[64]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.030    out_reg[64]_i_1_n_6
    SLICE_X4Y75          FDRE                                         r  out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y75          FDRE                                         r  out_reg[62]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[62]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                 -6.079    

Slack (VIOLATED) :        -6.058ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 5.417ns (49.084%)  route 5.619ns (50.916%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.687 r  out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.696    out_reg[60]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.009 r  out_reg[64]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.009    out_reg[64]_i_1_n_4
    SLICE_X4Y75          FDRE                                         r  out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y75          FDRE                                         r  out_reg[64]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[64]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 -6.058    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.962ns  (logic 5.343ns (48.741%)  route 5.619ns (51.259%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.687 r  out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.696    out_reg[60]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.935 r  out_reg[64]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.935    out_reg[64]_i_1_n_5
    SLICE_X4Y75          FDRE                                         r  out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y75          FDRE                                         r  out_reg[63]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[63]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.946ns  (logic 5.327ns (48.666%)  route 5.619ns (51.334%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.687 r  out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.696    out_reg[60]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.919 r  out_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.919    out_reg[64]_i_1_n_7
    SLICE_X4Y75          FDRE                                         r  out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y75          FDRE                                         r  out_reg[61]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[61]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.956ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.934ns  (logic 5.324ns (48.692%)  route 5.610ns (51.308%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.907 r  out_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.907    out_reg[60]_i_1_n_6
    SLICE_X4Y74          FDRE                                         r  out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y74          FDRE                                         r  out_reg[58]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[58]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -5.956    

Slack (VIOLATED) :        -5.935ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 5.303ns (48.593%)  route 5.610ns (51.407%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.886 r  out_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.886    out_reg[60]_i_1_n_4
    SLICE_X4Y74          FDRE                                         r  out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y74          FDRE                                         r  out_reg[60]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[60]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                 -5.935    

Slack (VIOLATED) :        -5.861ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 5.229ns (48.242%)  route 5.610ns (51.758%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.812 r  out_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.812    out_reg[60]_i_1_n_5
    SLICE_X4Y74          FDRE                                         r  out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y74          FDRE                                         r  out_reg[59]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[59]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                 -5.861    

Slack (VIOLATED) :        -5.845ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 5.213ns (48.165%)  route 5.610ns (51.835%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    out_reg[56]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.796 r  out_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.796    out_reg[60]_i_1_n_7
    SLICE_X4Y74          FDRE                                         r  out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y74          FDRE                                         r  out_reg[57]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[57]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 -5.845    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.820ns  (logic 5.210ns (48.151%)  route 5.610ns (51.849%))
  Logic Levels:           19  (CARRY4=14 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.793 r  out_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.793    out_reg[56]_i_1_n_6
    SLICE_X4Y73          FDRE                                         r  out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y73          FDRE                                         r  out_reg[54]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[54]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.821ns  (required time - arrival time)
  Source:                 sum_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 5.189ns (48.050%)  route 5.610ns (51.950%))
  Logic Levels:           19  (CARRY4=14 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    clk
    SLICE_X11Y58         FDRE                                         r  sum_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  sum_reg[1]_replica_4/Q
                         net (fo=11, routed)          1.039     2.468    sum[1]_repN_4
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124     2.592 r  out[8]_i_57/O
                         net (fo=2, routed)           0.715     3.307    out[8]_i_57_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.431 r  out[8]_i_61/O
                         net (fo=1, routed)           0.000     3.431    out[8]_i_61_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.978 r  out_reg[8]_i_15/O[2]
                         net (fo=3, routed)           0.932     4.910    out_reg[8]_i_15_n_5
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.302     5.212 r  out[16]_i_16/O
                         net (fo=1, routed)           0.883     6.095    out[16]_i_16_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.499 r  out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.499    out_reg[16]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.616    out_reg[20]_i_10_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.733    out_reg[24]_i_10_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    out_reg[28]_i_10_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.069 r  out_reg[36]_i_37/O[0]
                         net (fo=3, routed)           0.971     8.040    out_reg[36]_i_37_n_7
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.295     8.335 r  out[32]_i_18/O
                         net (fo=1, routed)           0.000     8.335    out[32]_i_18_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  out_reg[32]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.885    out_reg[32]_i_10_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.124 r  out_reg[36]_i_10/O[2]
                         net (fo=3, routed)           0.457     9.581    out_reg[36]_i_10_n_5
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.302     9.883 r  out[36]_i_4/O
                         net (fo=1, routed)           0.613    10.496    out[36]_i_4_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.003 r  out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.003    out_reg[36]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.117 r  out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    out_reg[40]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.231 r  out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    out_reg[44]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.345 r  out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.345    out_reg[48]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.459 r  out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    out_reg[52]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.772 r  out_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.772    out_reg[56]_i_1_n_4
    SLICE_X4Y73          FDRE                                         r  out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=296, unset)          0.924     5.924    clk
    SLICE_X4Y73          FDRE                                         r  out_reg[56]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     5.951    out_reg[56]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                 -5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sum_reg[2]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.251ns (64.790%)  route 0.136ns (35.210%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y57         FDRE                                         r  sum_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_reg[2]_replica_5/Q
                         net (fo=6, routed)           0.136     0.688    sum[2]_repN_5
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.733 r  out[2]_i_6/O
                         net (fo=1, routed)           0.000     0.733    out[2]_i_6_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.798 r  out_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.798    out_reg[2]_i_1_n_5
    SLICE_X12Y57         FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X12Y57         FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.134     0.566    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 sum_reg[1]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.252ns (52.278%)  route 0.230ns (47.722%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X15Y56         FDRE                                         r  sum_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_reg[1]_replica_3/Q
                         net (fo=7, routed)           0.230     0.781    sum[1]_repN_3
    SLICE_X12Y57         LUT4 (Prop_lut4_I1_O)        0.045     0.826 r  out[2]_i_7/O
                         net (fo=1, routed)           0.000     0.826    out[2]_i_7_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.892 r  out_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.892    out_reg[2]_i_1_n_6
    SLICE_X12Y57         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X12Y57         FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.134     0.566    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 multipland_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.256ns (51.074%)  route 0.245ns (48.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X15Y58         FDRE                                         r  multipland_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multipland_reg[0]_replica/Q
                         net (fo=44, routed)          0.245     0.796    multipland[0]_repN
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.841 r  out[2]_i_8/O
                         net (fo=1, routed)           0.000     0.841    out[2]_i_8_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.911 r  out_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.911    out_reg[2]_i_1_n_7
    SLICE_X12Y57         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X12Y57         FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y57         FDRE (Hold_fdre_C_D)         0.134     0.566    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 sum_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.582%)  route 0.457ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y59         FDRE                                         r  sum_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_vld_reg/Q
                         net (fo=66, routed)          0.457     1.008    sum_vld
    SLICE_X4Y62          FDRE                                         r  out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X4Y62          FDRE                                         r  out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y62          FDRE (Hold_fdre_C_CE)       -0.039     0.393    out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 sum_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.582%)  route 0.457ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y59         FDRE                                         r  sum_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_vld_reg/Q
                         net (fo=66, routed)          0.457     1.008    sum_vld
    SLICE_X4Y62          FDRE                                         r  out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X4Y62          FDRE                                         r  out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y62          FDRE (Hold_fdre_C_CE)       -0.039     0.393    out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 sum_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.582%)  route 0.457ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y59         FDRE                                         r  sum_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_vld_reg/Q
                         net (fo=66, routed)          0.457     1.008    sum_vld
    SLICE_X4Y62          FDRE                                         r  out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X4Y62          FDRE                                         r  out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y62          FDRE (Hold_fdre_C_CE)       -0.039     0.393    out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 sum_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.582%)  route 0.457ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y59         FDRE                                         r  sum_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_vld_reg/Q
                         net (fo=66, routed)          0.457     1.008    sum_vld
    SLICE_X4Y62          FDRE                                         r  out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X4Y62          FDRE                                         r  out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y62          FDRE (Hold_fdre_C_CE)       -0.039     0.393    out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 multipland_reg[6]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.426ns (54.788%)  route 0.352ns (45.212%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X11Y59         FDRE                                         r  multipland_reg[6]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multipland_reg[6]_replica_4/Q
                         net (fo=11, routed)          0.154     0.705    multipland[6]_repN_4
    SLICE_X9Y59          LUT6 (Prop_lut6_I4_O)        0.045     0.750 r  out[8]_i_20/O
                         net (fo=1, routed)           0.000     0.750    out[8]_i_20_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.816 r  out_reg[8]_i_10/O[2]
                         net (fo=3, routed)           0.197     1.014    out_reg[8]_i_10_n_5
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.108     1.122 r  out[8]_i_8/O
                         net (fo=1, routed)           0.000     1.122    out[8]_i_8_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.188 r  out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.188    out_reg[8]_i_1_n_6
    SLICE_X8Y59          FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X8Y59          FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.134     0.566    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 multipland_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.431ns (52.043%)  route 0.397ns (47.957%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X9Y57          FDRE                                         r  multipland_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multipland_reg[3]_replica/Q
                         net (fo=27, routed)          0.267     0.819    multipland[3]_repN
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  out[8]_i_53/O
                         net (fo=1, routed)           0.000     0.864    out[8]_i_53_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.934 r  out_reg[8]_i_14/O[0]
                         net (fo=3, routed)           0.130     1.063    out_reg[8]_i_14_n_7
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.105     1.168 r  out[6]_i_8/O
                         net (fo=1, routed)           0.000     1.168    out[6]_i_8_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.238 r  out_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.238    out_reg[6]_i_1_n_7
    SLICE_X8Y58          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X8Y58          FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.134     0.566    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 sum_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.278%)  route 0.522ns (78.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    clk
    SLICE_X13Y59         FDRE                                         r  sum_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sum_vld_reg/Q
                         net (fo=66, routed)          0.522     1.073    sum_vld
    SLICE_X4Y63          FDRE                                         r  out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    clk
    SLICE_X4Y63          FDRE                                         r  out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y63          FDRE (Hold_fdre_C_CE)       -0.039     0.393    out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.680    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y61  multipland_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y57   multipland_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y58   multipland_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y59   multipland_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y59   multipland_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y59   multipland_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y59   multipland_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y59   multipland_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y66   multipland_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X11Y71  multipland_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y61  multipland_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y57   multipland_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y58   multipland_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y59   multipland_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y59   multipland_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y66   multipland_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y71  multipland_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y61  multipland_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y61  multipland_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y57   multipland_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y57   multipland_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y58   multipland_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y58   multipland_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y59   multipland_reg[13]/C



