# 16-bit-Custom-MicroProcessor-Design-on-Zynq-7000
Processor was Harvard architecture based as well as had its own instruction set format which required 4-6 machine clock cycles to complete instruction execution. 
Instructions such as Load/Store, ALU, Conditional Branching and Jumping  along with software interrupt were primarily set-up with the possibility to add new  instructions.
