-- VHDL for IBM SMS ALD page 13.50.07.1
-- Title: E CH UNIT SELECT OPTIONAL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/29/2020 3:52:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_50_07_1_E_CH_UNIT_SELECT_OPTIONAL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_A_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_8_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_1_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_B_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_2_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_C_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_C_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_4_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_4_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_B_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_2_BIT:	 in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA:	 out STD_LOGIC;
		PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1:	 out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_U:	 out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U:	 out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH:	 out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B:	 out STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_B:	 out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F:	 out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A:	 out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F:	 out STD_LOGIC;
		PS_E_CH_SEL_UNIT_F_LATCHED:	 out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1301:	 out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1405:	 out STD_LOGIC);
end ALD_13_50_07_1_E_CH_UNIT_SELECT_OPTIONAL;

architecture behavioral of ALD_13_50_07_1_E_CH_UNIT_SELECT_OPTIONAL is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_1A_F: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_3: STD_LOGIC;
	signal OUT_3B_H: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_1B_B: STD_LOGIC;
	signal OUT_4C_1: STD_LOGIC;
	signal OUT_4D_4: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_1D_H: STD_LOGIC;
	signal OUT_4E_6: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_3G_R: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_4H_D_Latch: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_3H_E_Latch: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_1I_G: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_E_CH_U_SEL_REG_NOT_8_BIT AND PS_E_CH_U_SEL_REG_A_BIT AND PS_E_CH_U_SEL_REG_NOT_1_BIT );
	OUT_1A_F <= NOT OUT_1E_C;
	OUT_5B_D <= NOT OUT_5A_NoPin;
	OUT_4B_3 <= NOT(OUT_5B_D AND PS_E_CH_U_SEL_REG_C_BIT AND PS_E_CH_U_SEL_REG_NOT_B_BIT );
	OUT_3B_H <= NOT OUT_DOT_4B;
	OUT_2B_C <= NOT OUT_3B_H;
	OUT_1B_B <= NOT OUT_2B_C;
	OUT_4C_1 <= NOT(PS_E_CH_U_SEL_REG_4_BIT AND PS_E_CH_U_SEL_REG_NOT_2_BIT );
	OUT_4D_4 <= NOT(OUT_5B_D AND PS_E_CH_U_SEL_REG_NOT_C_BIT AND PS_E_CH_U_SEL_REG_B_BIT );
	OUT_3D_E <= NOT OUT_DOT_4D;
	OUT_1D_H <= OUT_2E_R;
	OUT_4E_6 <= NOT(PS_E_CH_U_SEL_REG_NOT_4_BIT AND PS_E_CH_U_SEL_REG_2_BIT );
	OUT_2E_R <= NOT OUT_3D_E;

	SMS_AEK_1E: entity SMS_AEK
	    port map (
		IN2 => OUT_1B_B,	-- Pin E
		IN1 => OUT_2E_R,	-- Pin D
		OUT1 => OUT_1E_C );

	OUT_4F_D <= NOT(OUT_5B_D AND PS_E_CH_U_SEL_REG_C_BIT AND PS_E_CH_U_SEL_REG_B_BIT );

	SMS_AEK_3F: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4F,	-- Pin F
		OUT1 => OUT_3F_A,
		IN2 => OPEN );

	OUT_5G_E <= NOT(PS_E_CH_ANY_STATUS_ON AND PS_E_CH_STATUS_SAMPLE_A_DELAY );
	OUT_4G_K <= NOT(PS_E_CH_U_SEL_REG_4_BIT AND PS_E_CH_U_SEL_REG_2_BIT );
	OUT_3G_R <= NOT(OUT_3F_A );
	OUT_4H_D_Latch <= NOT(OUT_5G_E AND OUT_3H_E AND MS_E_CH_STATUS_SAMPLE_B_DELAY );
	OUT_3H_E_Latch <= NOT(OUT_4H_D AND OUT_4I_C );
	OUT_2H_F <= NOT OUT_3F_A;
	OUT_4I_C <= NOT(OUT_3F_A AND PS_I_RING_5_TIME AND PS_PERCENT_OR_COML_AT );
	OUT_2I_C <= NOT(OUT_3F_A AND OUT_3H_E AND MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON );
	OUT_1I_G <= OUT_2I_C;
	OUT_DOT_4B <= OUT_4B_3 OR OUT_4C_1;
	OUT_DOT_4D <= OUT_4D_4 OR OUT_4E_6;
	OUT_DOT_4F <= OUT_4F_D OR OUT_4G_K;

	MS_E_CH_SELECT_TAPE_DATA <= OUT_1A_F;
	PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 <= OUT_5B_D;
	PS_E_CH_SELECT_UNIT_U <= OUT_3B_H;
	MS_E_CH_SELECT_UNIT_U <= OUT_2B_C;
	PS_E_CH_SELECT_UNIT_B <= OUT_3D_E;
	MC_ODD_PARITY_TO_TAPE_STAR_E_CH <= OUT_1D_H;
	MS_E_CH_SELECT_UNIT_B <= OUT_2E_R;
	PS_E_CH_SELECT_TAPE_DATA <= OUT_1E_C;
	PS_E_CH_SELECT_UNIT_F <= OUT_3F_A;
	MS_E_CH_SELECT_UNIT_F_A <= OUT_3G_R;
	PS_E_CH_SEL_UNIT_F_LATCHED <= OUT_3H_E;
	MS_E_CH_SELECT_UNIT_F <= OUT_2H_F;
	MC_UNIT_SEL_F_STAR_E_CH_1301 <= OUT_1I_G;
	MC_UNIT_SEL_F_STAR_E_CH_1405 <= OUT_1I_G;

	Latch_4H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4H_D_Latch,
		Q => OUT_4H_D,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_E_Latch,
		Q => OUT_3H_E,
		QBar => OPEN );


end;
