// Seed: 2325076283
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9
);
  uwire id_11 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output logic id_2
);
  always @* begin : LABEL_0
    if (1) id_2 = -1;
    else if (1 | (-1)) assign id_0 = id_1;
    id_2 <= -1;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
