
IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_17

 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (4 15)  (13 287)  (13 287)  routing T_0_17.span4_vert_b_6 <X> T_0_17.lc_trk_g1_6
 (5 15)  (12 287)  (12 287)  routing T_0_17.span4_vert_b_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_14

 (11 6)  (6 230)  (6 230)  routing T_0_14.span4_vert_b_2 <X> T_0_14.span4_vert_t_14


IO_Tile_0_10

 (11 6)  (6 166)  (6 166)  routing T_0_10.span4_vert_b_2 <X> T_0_10.span4_vert_t_14


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8

 (7 10)  (79 138)  (79 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_3_8

 (7 10)  (133 138)  (133 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_6

 (11 6)  (6 102)  (6 102)  routing T_0_6.span4_vert_b_2 <X> T_0_6.span4_vert_t_14


IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (4 3)  (13 51)  (13 51)  routing T_0_3.span4_horz_26 <X> T_0_3.lc_trk_g0_2
 (5 3)  (12 51)  (12 51)  routing T_0_3.span4_horz_26 <X> T_0_3.lc_trk_g0_2
 (6 3)  (11 51)  (11 51)  routing T_0_3.span4_horz_26 <X> T_0_3.lc_trk_g0_2
 (7 3)  (10 51)  (10 51)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (12 5)  (5 53)  (5 53)  routing T_0_3.lc_trk_g0_2 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (2 11)  (15 59)  (15 59)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_2_3

 (13 3)  (85 51)  (85 51)  routing T_2_3.sp4_v_b_9 <X> T_2_3.sp4_h_l_39


LogicTile_2_2

 (21 0)  (93 32)  (93 32)  routing T_2_2.wire_logic_cluster/lc_3/out <X> T_2_2.lc_trk_g0_3
 (22 0)  (94 32)  (94 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (72 34)  (72 34)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (2 2)  (74 34)  (74 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 34)  (86 34)  routing T_2_2.wire_logic_cluster/lc_4/out <X> T_2_2.lc_trk_g0_4
 (31 2)  (103 34)  (103 34)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 34)  (104 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 34)  (108 34)  LC_1 Logic Functioning bit
 (37 2)  (109 34)  (109 34)  LC_1 Logic Functioning bit
 (38 2)  (110 34)  (110 34)  LC_1 Logic Functioning bit
 (39 2)  (111 34)  (111 34)  LC_1 Logic Functioning bit
 (45 2)  (117 34)  (117 34)  LC_1 Logic Functioning bit
 (0 3)  (72 35)  (72 35)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (17 3)  (89 35)  (89 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (108 35)  (108 35)  LC_1 Logic Functioning bit
 (37 3)  (109 35)  (109 35)  LC_1 Logic Functioning bit
 (38 3)  (110 35)  (110 35)  LC_1 Logic Functioning bit
 (39 3)  (111 35)  (111 35)  LC_1 Logic Functioning bit
 (31 4)  (103 36)  (103 36)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 36)  (104 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 36)  (105 36)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 36)  (106 36)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 36)  (108 36)  LC_2 Logic Functioning bit
 (37 4)  (109 36)  (109 36)  LC_2 Logic Functioning bit
 (38 4)  (110 36)  (110 36)  LC_2 Logic Functioning bit
 (39 4)  (111 36)  (111 36)  LC_2 Logic Functioning bit
 (45 4)  (117 36)  (117 36)  LC_2 Logic Functioning bit
 (31 5)  (103 37)  (103 37)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 37)  (108 37)  LC_2 Logic Functioning bit
 (37 5)  (109 37)  (109 37)  LC_2 Logic Functioning bit
 (38 5)  (110 37)  (110 37)  LC_2 Logic Functioning bit
 (39 5)  (111 37)  (111 37)  LC_2 Logic Functioning bit
 (48 5)  (120 37)  (120 37)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (89 38)  (89 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 38)  (105 38)  routing T_2_2.lc_trk_g2_0 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 38)  (108 38)  LC_3 Logic Functioning bit
 (37 6)  (109 38)  (109 38)  LC_3 Logic Functioning bit
 (38 6)  (110 38)  (110 38)  LC_3 Logic Functioning bit
 (39 6)  (111 38)  (111 38)  LC_3 Logic Functioning bit
 (45 6)  (117 38)  (117 38)  LC_3 Logic Functioning bit
 (18 7)  (90 39)  (90 39)  routing T_2_2.sp4_r_v_b_29 <X> T_2_2.lc_trk_g1_5
 (36 7)  (108 39)  (108 39)  LC_3 Logic Functioning bit
 (37 7)  (109 39)  (109 39)  LC_3 Logic Functioning bit
 (38 7)  (110 39)  (110 39)  LC_3 Logic Functioning bit
 (39 7)  (111 39)  (111 39)  LC_3 Logic Functioning bit
 (14 8)  (86 40)  (86 40)  routing T_2_2.rgt_op_0 <X> T_2_2.lc_trk_g2_0
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 40)  (108 40)  LC_4 Logic Functioning bit
 (37 8)  (109 40)  (109 40)  LC_4 Logic Functioning bit
 (38 8)  (110 40)  (110 40)  LC_4 Logic Functioning bit
 (39 8)  (111 40)  (111 40)  LC_4 Logic Functioning bit
 (45 8)  (117 40)  (117 40)  LC_4 Logic Functioning bit
 (15 9)  (87 41)  (87 41)  routing T_2_2.rgt_op_0 <X> T_2_2.lc_trk_g2_0
 (17 9)  (89 41)  (89 41)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (103 41)  (103 41)  routing T_2_2.lc_trk_g0_3 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (37 9)  (109 41)  (109 41)  LC_4 Logic Functioning bit
 (38 9)  (110 41)  (110 41)  LC_4 Logic Functioning bit
 (39 9)  (111 41)  (111 41)  LC_4 Logic Functioning bit
 (21 10)  (93 42)  (93 42)  routing T_2_2.wire_logic_cluster/lc_7/out <X> T_2_2.lc_trk_g2_7
 (22 10)  (94 42)  (94 42)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (89 44)  (89 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 44)  (90 44)  routing T_2_2.wire_logic_cluster/lc_1/out <X> T_2_2.lc_trk_g3_1
 (31 12)  (103 44)  (103 44)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 44)  (104 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 44)  (105 44)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 44)  (108 44)  LC_6 Logic Functioning bit
 (37 12)  (109 44)  (109 44)  LC_6 Logic Functioning bit
 (38 12)  (110 44)  (110 44)  LC_6 Logic Functioning bit
 (39 12)  (111 44)  (111 44)  LC_6 Logic Functioning bit
 (45 12)  (117 44)  (117 44)  LC_6 Logic Functioning bit
 (31 13)  (103 45)  (103 45)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 45)  (108 45)  LC_6 Logic Functioning bit
 (37 13)  (109 45)  (109 45)  LC_6 Logic Functioning bit
 (38 13)  (110 45)  (110 45)  LC_6 Logic Functioning bit
 (39 13)  (111 45)  (111 45)  LC_6 Logic Functioning bit
 (1 14)  (73 46)  (73 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (97 46)  (97 46)  routing T_2_2.wire_logic_cluster/lc_6/out <X> T_2_2.lc_trk_g3_6
 (32 14)  (104 46)  (104 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 46)  (105 46)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 46)  (106 46)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 46)  (108 46)  LC_7 Logic Functioning bit
 (37 14)  (109 46)  (109 46)  LC_7 Logic Functioning bit
 (38 14)  (110 46)  (110 46)  LC_7 Logic Functioning bit
 (39 14)  (111 46)  (111 46)  LC_7 Logic Functioning bit
 (45 14)  (117 46)  (117 46)  LC_7 Logic Functioning bit
 (0 15)  (72 47)  (72 47)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 47)  (73 47)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 47)  (94 47)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (108 47)  (108 47)  LC_7 Logic Functioning bit
 (37 15)  (109 47)  (109 47)  LC_7 Logic Functioning bit
 (38 15)  (110 47)  (110 47)  LC_7 Logic Functioning bit
 (39 15)  (111 47)  (111 47)  LC_7 Logic Functioning bit


LogicTile_3_2

 (31 0)  (157 32)  (157 32)  routing T_3_2.lc_trk_g2_5 <X> T_3_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 32)  (158 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 32)  (159 32)  routing T_3_2.lc_trk_g2_5 <X> T_3_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 32)  (162 32)  LC_0 Logic Functioning bit
 (37 0)  (163 32)  (163 32)  LC_0 Logic Functioning bit
 (38 0)  (164 32)  (164 32)  LC_0 Logic Functioning bit
 (39 0)  (165 32)  (165 32)  LC_0 Logic Functioning bit
 (45 0)  (171 32)  (171 32)  LC_0 Logic Functioning bit
 (36 1)  (162 33)  (162 33)  LC_0 Logic Functioning bit
 (37 1)  (163 33)  (163 33)  LC_0 Logic Functioning bit
 (38 1)  (164 33)  (164 33)  LC_0 Logic Functioning bit
 (39 1)  (165 33)  (165 33)  LC_0 Logic Functioning bit
 (0 2)  (126 34)  (126 34)  routing T_3_2.glb_netwk_3 <X> T_3_2.wire_logic_cluster/lc_7/clk
 (2 2)  (128 34)  (128 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (126 35)  (126 35)  routing T_3_2.glb_netwk_3 <X> T_3_2.wire_logic_cluster/lc_7/clk
 (15 3)  (141 35)  (141 35)  routing T_3_2.bot_op_4 <X> T_3_2.lc_trk_g0_4
 (17 3)  (143 35)  (143 35)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (16 6)  (142 38)  (142 38)  routing T_3_2.sp4_v_b_13 <X> T_3_2.lc_trk_g1_5
 (17 6)  (143 38)  (143 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (144 38)  (144 38)  routing T_3_2.sp4_v_b_13 <X> T_3_2.lc_trk_g1_5
 (18 7)  (144 39)  (144 39)  routing T_3_2.sp4_v_b_13 <X> T_3_2.lc_trk_g1_5
 (17 10)  (143 42)  (143 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 42)  (144 42)  routing T_3_2.wire_logic_cluster/lc_5/out <X> T_3_2.lc_trk_g2_5
 (31 10)  (157 42)  (157 42)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 42)  (158 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 42)  (160 42)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 42)  (162 42)  LC_5 Logic Functioning bit
 (37 10)  (163 42)  (163 42)  LC_5 Logic Functioning bit
 (38 10)  (164 42)  (164 42)  LC_5 Logic Functioning bit
 (39 10)  (165 42)  (165 42)  LC_5 Logic Functioning bit
 (45 10)  (171 42)  (171 42)  LC_5 Logic Functioning bit
 (36 11)  (162 43)  (162 43)  LC_5 Logic Functioning bit
 (37 11)  (163 43)  (163 43)  LC_5 Logic Functioning bit
 (38 11)  (164 43)  (164 43)  LC_5 Logic Functioning bit
 (39 11)  (165 43)  (165 43)  LC_5 Logic Functioning bit
 (1 14)  (127 46)  (127 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (127 47)  (127 47)  routing T_3_2.lc_trk_g0_4 <X> T_3_2.wire_logic_cluster/lc_7/s_r


LogicTile_3_1

 (22 1)  (148 17)  (148 17)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 17)  (150 17)  routing T_3_1.bot_op_2 <X> T_3_1.lc_trk_g0_2
 (37 8)  (163 24)  (163 24)  LC_4 Logic Functioning bit
 (39 8)  (165 24)  (165 24)  LC_4 Logic Functioning bit
 (40 8)  (166 24)  (166 24)  LC_4 Logic Functioning bit
 (42 8)  (168 24)  (168 24)  LC_4 Logic Functioning bit
 (51 8)  (177 24)  (177 24)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (152 25)  (152 25)  routing T_3_1.lc_trk_g0_2 <X> T_3_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 25)  (155 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 25)  (162 25)  LC_4 Logic Functioning bit
 (38 9)  (164 25)  (164 25)  LC_4 Logic Functioning bit
 (41 9)  (167 25)  (167 25)  LC_4 Logic Functioning bit
 (43 9)  (169 25)  (169 25)  LC_4 Logic Functioning bit


IO_Tile_3_0

 (1 0)  (151 15)  (151 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0

 (3 6)  (153 8)  (153 8)  IO control bit: IODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: IODOWN_IE_0

 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit

