

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 13:58:56 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |           |            |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |+ dft                                  |     -|  0.04|   346901|  3.469e+06|         -|   346902|     -|        no|  26 (9%)|  34 (15%)|  5009 (4%)|  6871 (12%)|    -|
    | o VITIS_LOOP_59_1                     |     -|  7.30|   346900|  3.469e+06|      1631|        -|   256|        no|        -|         -|          -|           -|    -|
    |  + dataflow_in_loop_VITIS_LOOP_59_1*  |     -|  0.04|     1629|  1.629e+04|         -|     1354|     -|  dataflow|  26 (9%)|  34 (15%)|  4854 (4%)|  6813 (12%)|    -|
    |   + Loop1                             |     -|  0.22|      134|  1.340e+03|         -|      134|     -|        no|   8 (2%)|         -|  282 (~0%)|    613 (1%)|    -|
    |    + Loop1_Pipeline_VITIS_LOOP_7_1    |     -|  0.22|      132|  1.320e+03|         -|      132|     -|        no|   8 (2%)|         -|  263 (~0%)|    563 (1%)|    -|
    |     o VITIS_LOOP_7_1                  |    II|  7.30|      130|  1.300e+03|         5|        2|    64|       yes|        -|         -|          -|           -|    -|
    |   + Loop2                             |     -|  0.04|      140|  1.400e+03|         -|      140|     -|        no|        -|  32 (14%)|  3498 (3%)|   4893 (9%)|    -|
    |    o VITIS_LOOP_18_1                  |    II|  7.30|      138|  1.380e+03|        13|        2|    64|       yes|        -|         -|          -|           -|    -|
    |   + Loop3                             |     -|  0.04|     1353|  1.353e+04|         -|     1353|     -|        no|        -|   2 (~0%)|  855 (~0%)|   1002 (1%)|    -|
    |    + Loop3_Pipeline_VITIS_LOOP_31_1   |     -|  0.04|     1349|  1.349e+04|         -|     1349|     -|        no|        -|   2 (~0%)|  696 (~0%)|    849 (1%)|    -|
    |     o VITIS_LOOP_31_1                 |    II|  7.30|     1347|  1.347e+04|        25|       21|    64|       yes|        -|         -|          -|           -|    -|
    |   + LastPart                          |     -|  0.41|        1|     10.000|         -|        1|     -|        no|        -|         -|   11 (~0%)|    25 (~0%)|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+----------+
| Interface           | Bitwidth |
+---------------------+----------+
| imag_in_0_address0  | 6        |
| imag_in_0_address1  | 6        |
| imag_in_0_d0        | 32       |
| imag_in_0_d1        | 32       |
| imag_in_0_q0        | 32       |
| imag_in_0_q1        | 32       |
| imag_in_1_address0  | 6        |
| imag_in_1_address1  | 6        |
| imag_in_1_d0        | 32       |
| imag_in_1_d1        | 32       |
| imag_in_1_q0        | 32       |
| imag_in_1_q1        | 32       |
| imag_in_2_address0  | 6        |
| imag_in_2_address1  | 6        |
| imag_in_2_d0        | 32       |
| imag_in_2_d1        | 32       |
| imag_in_2_q0        | 32       |
| imag_in_2_q1        | 32       |
| imag_in_3_address0  | 6        |
| imag_in_3_address1  | 6        |
| imag_in_3_d0        | 32       |
| imag_in_3_d1        | 32       |
| imag_in_3_q0        | 32       |
| imag_in_3_q1        | 32       |
| imag_out_0_address0 | 6        |
| imag_out_0_address1 | 6        |
| imag_out_0_d0       | 32       |
| imag_out_0_d1       | 32       |
| imag_out_0_q0       | 32       |
| imag_out_0_q1       | 32       |
| imag_out_1_address0 | 6        |
| imag_out_1_address1 | 6        |
| imag_out_1_d0       | 32       |
| imag_out_1_d1       | 32       |
| imag_out_1_q0       | 32       |
| imag_out_1_q1       | 32       |
| imag_out_2_address0 | 6        |
| imag_out_2_address1 | 6        |
| imag_out_2_d0       | 32       |
| imag_out_2_d1       | 32       |
| imag_out_2_q0       | 32       |
| imag_out_2_q1       | 32       |
| imag_out_3_address0 | 6        |
| imag_out_3_address1 | 6        |
| imag_out_3_d0       | 32       |
| imag_out_3_d1       | 32       |
| imag_out_3_q0       | 32       |
| imag_out_3_q1       | 32       |
| real_in_0_address0  | 6        |
| real_in_0_address1  | 6        |
| real_in_0_d0        | 32       |
| real_in_0_d1        | 32       |
| real_in_0_q0        | 32       |
| real_in_0_q1        | 32       |
| real_in_1_address0  | 6        |
| real_in_1_address1  | 6        |
| real_in_1_d0        | 32       |
| real_in_1_d1        | 32       |
| real_in_1_q0        | 32       |
| real_in_1_q1        | 32       |
| real_in_2_address0  | 6        |
| real_in_2_address1  | 6        |
| real_in_2_d0        | 32       |
| real_in_2_d1        | 32       |
| real_in_2_q0        | 32       |
| real_in_2_q1        | 32       |
| real_in_3_address0  | 6        |
| real_in_3_address1  | 6        |
| real_in_3_d0        | 32       |
| real_in_3_d1        | 32       |
| real_in_3_q0        | 32       |
| real_in_3_q1        | 32       |
| real_out_0_address0 | 6        |
| real_out_0_address1 | 6        |
| real_out_0_d0       | 32       |
| real_out_0_d1       | 32       |
| real_out_0_q0       | 32       |
| real_out_0_q1       | 32       |
| real_out_1_address0 | 6        |
| real_out_1_address1 | 6        |
| real_out_1_d0       | 32       |
| real_out_1_d1       | 32       |
| real_out_1_q0       | 32       |
| real_out_1_q1       | 32       |
| real_out_2_address0 | 6        |
| real_out_2_address1 | 6        |
| real_out_2_d0       | 32       |
| real_out_2_d1       | 32       |
| real_out_2_q0       | 32       |
| real_out_2_q1       | 32       |
| real_out_3_address0 | 6        |
| real_out_3_address1 | 6        |
| real_out_3_d0       | 32       |
| real_out_3_d1       | 32       |
| real_out_3_q0       | 32       |
| real_out_3_q1       | 32       |
+---------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| real_in  | in        | float*   |
| imag_in  | in        | float*   |
| real_out | out       | float*   |
| imag_out | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------------+---------+----------+
| Argument | HW Interface        | HW Type | HW Usage |
+----------+---------------------+---------+----------+
| real_in  | real_in_0_address0  | port    | offset   |
| real_in  | real_in_0_ce0       | port    |          |
| real_in  | real_in_0_d0        | port    |          |
| real_in  | real_in_0_q0        | port    |          |
| real_in  | real_in_0_we0       | port    |          |
| real_in  | real_in_0_address1  | port    | offset   |
| real_in  | real_in_0_ce1       | port    |          |
| real_in  | real_in_0_d1        | port    |          |
| real_in  | real_in_0_q1        | port    |          |
| real_in  | real_in_0_we1       | port    |          |
| real_in  | real_in_1_address0  | port    | offset   |
| real_in  | real_in_1_ce0       | port    |          |
| real_in  | real_in_1_d0        | port    |          |
| real_in  | real_in_1_q0        | port    |          |
| real_in  | real_in_1_we0       | port    |          |
| real_in  | real_in_1_address1  | port    | offset   |
| real_in  | real_in_1_ce1       | port    |          |
| real_in  | real_in_1_d1        | port    |          |
| real_in  | real_in_1_q1        | port    |          |
| real_in  | real_in_1_we1       | port    |          |
| real_in  | real_in_2_address0  | port    | offset   |
| real_in  | real_in_2_ce0       | port    |          |
| real_in  | real_in_2_d0        | port    |          |
| real_in  | real_in_2_q0        | port    |          |
| real_in  | real_in_2_we0       | port    |          |
| real_in  | real_in_2_address1  | port    | offset   |
| real_in  | real_in_2_ce1       | port    |          |
| real_in  | real_in_2_d1        | port    |          |
| real_in  | real_in_2_q1        | port    |          |
| real_in  | real_in_2_we1       | port    |          |
| real_in  | real_in_3_address0  | port    | offset   |
| real_in  | real_in_3_ce0       | port    |          |
| real_in  | real_in_3_d0        | port    |          |
| real_in  | real_in_3_q0        | port    |          |
| real_in  | real_in_3_we0       | port    |          |
| real_in  | real_in_3_address1  | port    | offset   |
| real_in  | real_in_3_ce1       | port    |          |
| real_in  | real_in_3_d1        | port    |          |
| real_in  | real_in_3_q1        | port    |          |
| real_in  | real_in_3_we1       | port    |          |
| imag_in  | imag_in_0_address0  | port    | offset   |
| imag_in  | imag_in_0_ce0       | port    |          |
| imag_in  | imag_in_0_d0        | port    |          |
| imag_in  | imag_in_0_q0        | port    |          |
| imag_in  | imag_in_0_we0       | port    |          |
| imag_in  | imag_in_0_address1  | port    | offset   |
| imag_in  | imag_in_0_ce1       | port    |          |
| imag_in  | imag_in_0_d1        | port    |          |
| imag_in  | imag_in_0_q1        | port    |          |
| imag_in  | imag_in_0_we1       | port    |          |
| imag_in  | imag_in_1_address0  | port    | offset   |
| imag_in  | imag_in_1_ce0       | port    |          |
| imag_in  | imag_in_1_d0        | port    |          |
| imag_in  | imag_in_1_q0        | port    |          |
| imag_in  | imag_in_1_we0       | port    |          |
| imag_in  | imag_in_1_address1  | port    | offset   |
| imag_in  | imag_in_1_ce1       | port    |          |
| imag_in  | imag_in_1_d1        | port    |          |
| imag_in  | imag_in_1_q1        | port    |          |
| imag_in  | imag_in_1_we1       | port    |          |
| imag_in  | imag_in_2_address0  | port    | offset   |
| imag_in  | imag_in_2_ce0       | port    |          |
| imag_in  | imag_in_2_d0        | port    |          |
| imag_in  | imag_in_2_q0        | port    |          |
| imag_in  | imag_in_2_we0       | port    |          |
| imag_in  | imag_in_2_address1  | port    | offset   |
| imag_in  | imag_in_2_ce1       | port    |          |
| imag_in  | imag_in_2_d1        | port    |          |
| imag_in  | imag_in_2_q1        | port    |          |
| imag_in  | imag_in_2_we1       | port    |          |
| imag_in  | imag_in_3_address0  | port    | offset   |
| imag_in  | imag_in_3_ce0       | port    |          |
| imag_in  | imag_in_3_d0        | port    |          |
| imag_in  | imag_in_3_q0        | port    |          |
| imag_in  | imag_in_3_we0       | port    |          |
| imag_in  | imag_in_3_address1  | port    | offset   |
| imag_in  | imag_in_3_ce1       | port    |          |
| imag_in  | imag_in_3_d1        | port    |          |
| imag_in  | imag_in_3_q1        | port    |          |
| imag_in  | imag_in_3_we1       | port    |          |
| real_out | real_out_0_address0 | port    | offset   |
| real_out | real_out_0_ce0      | port    |          |
| real_out | real_out_0_d0       | port    |          |
| real_out | real_out_0_q0       | port    |          |
| real_out | real_out_0_we0      | port    |          |
| real_out | real_out_0_address1 | port    | offset   |
| real_out | real_out_0_ce1      | port    |          |
| real_out | real_out_0_d1       | port    |          |
| real_out | real_out_0_q1       | port    |          |
| real_out | real_out_0_we1      | port    |          |
| real_out | real_out_1_address0 | port    | offset   |
| real_out | real_out_1_ce0      | port    |          |
| real_out | real_out_1_d0       | port    |          |
| real_out | real_out_1_q0       | port    |          |
| real_out | real_out_1_we0      | port    |          |
| real_out | real_out_1_address1 | port    | offset   |
| real_out | real_out_1_ce1      | port    |          |
| real_out | real_out_1_d1       | port    |          |
| real_out | real_out_1_q1       | port    |          |
| real_out | real_out_1_we1      | port    |          |
| real_out | real_out_2_address0 | port    | offset   |
| real_out | real_out_2_ce0      | port    |          |
| real_out | real_out_2_d0       | port    |          |
| real_out | real_out_2_q0       | port    |          |
| real_out | real_out_2_we0      | port    |          |
| real_out | real_out_2_address1 | port    | offset   |
| real_out | real_out_2_ce1      | port    |          |
| real_out | real_out_2_d1       | port    |          |
| real_out | real_out_2_q1       | port    |          |
| real_out | real_out_2_we1      | port    |          |
| real_out | real_out_3_address0 | port    | offset   |
| real_out | real_out_3_ce0      | port    |          |
| real_out | real_out_3_d0       | port    |          |
| real_out | real_out_3_q0       | port    |          |
| real_out | real_out_3_we0      | port    |          |
| real_out | real_out_3_address1 | port    | offset   |
| real_out | real_out_3_ce1      | port    |          |
| real_out | real_out_3_d1       | port    |          |
| real_out | real_out_3_q1       | port    |          |
| real_out | real_out_3_we1      | port    |          |
| imag_out | imag_out_0_address0 | port    | offset   |
| imag_out | imag_out_0_ce0      | port    |          |
| imag_out | imag_out_0_d0       | port    |          |
| imag_out | imag_out_0_q0       | port    |          |
| imag_out | imag_out_0_we0      | port    |          |
| imag_out | imag_out_0_address1 | port    | offset   |
| imag_out | imag_out_0_ce1      | port    |          |
| imag_out | imag_out_0_d1       | port    |          |
| imag_out | imag_out_0_q1       | port    |          |
| imag_out | imag_out_0_we1      | port    |          |
| imag_out | imag_out_1_address0 | port    | offset   |
| imag_out | imag_out_1_ce0      | port    |          |
| imag_out | imag_out_1_d0       | port    |          |
| imag_out | imag_out_1_q0       | port    |          |
| imag_out | imag_out_1_we0      | port    |          |
| imag_out | imag_out_1_address1 | port    | offset   |
| imag_out | imag_out_1_ce1      | port    |          |
| imag_out | imag_out_1_d1       | port    |          |
| imag_out | imag_out_1_q1       | port    |          |
| imag_out | imag_out_1_we1      | port    |          |
| imag_out | imag_out_2_address0 | port    | offset   |
| imag_out | imag_out_2_ce0      | port    |          |
| imag_out | imag_out_2_d0       | port    |          |
| imag_out | imag_out_2_q0       | port    |          |
| imag_out | imag_out_2_we0      | port    |          |
| imag_out | imag_out_2_address1 | port    | offset   |
| imag_out | imag_out_2_ce1      | port    |          |
| imag_out | imag_out_2_d1       | port    |          |
| imag_out | imag_out_2_q1       | port    |          |
| imag_out | imag_out_2_we1      | port    |          |
| imag_out | imag_out_3_address0 | port    | offset   |
| imag_out | imag_out_3_ce0      | port    |          |
| imag_out | imag_out_3_d0       | port    |          |
| imag_out | imag_out_3_q0       | port    |          |
| imag_out | imag_out_3_we0      | port    |          |
| imag_out | imag_out_3_address1 | port    | offset   |
| imag_out | imag_out_3_ce1      | port    |          |
| imag_out | imag_out_3_d1       | port    |          |
| imag_out | imag_out_3_q1       | port    |          |
| imag_out | imag_out_3_we1      | port    |          |
+----------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+-------------+------+---------+---------+
| + dft                                   | 34  |        |             |      |         |         |
|  + dataflow_in_loop_VITIS_LOOP_59_1     | 34  |        |             |      |         |         |
|    tmp_U                                | -   |        | tmp         | fifo | srl     | 0       |
|    i_c_channel_U                        | 2   |        | i_c_channel | fifo | srl     | 0       |
|   + Loop1                               | 0   |        |             |      |         |         |
|     add_ln11_fu_80_p2                   | -   |        | add_ln11    | add  | fabric  | 0       |
|    + Loop1_Pipeline_VITIS_LOOP_7_1      | 0   |        |             |      |         |         |
|      mul_8s_8s_8_1_1_U1                 | -   |        | mul_ln10    | mul  | auto    | 0       |
|      add_ln10_fu_458_p2                 | -   |        | add_ln10    | add  | fabric  | 0       |
|      add_ln10_1_fu_484_p2               | -   |        | add_ln10_1  | add  | fabric  | 0       |
|      add_ln10_2_fu_507_p2               | -   |        | add_ln10_2  | add  | fabric  | 0       |
|      add_ln7_fu_522_p2                  | -   |        | add_ln7     | add  | fabric  | 0       |
|   + Loop2                               | 32  |        |             |      |         |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U32   | 3   |        | mul         | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U33   | 3   |        | mul7        | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U28  | 2   |        | sub         | fsub | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U34   | 3   |        | mul1        | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U35   | 3   |        | mul2        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U29  | 2   |        | add         | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U36   | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U37   | 3   |        | mul7_1      | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U30  | 2   |        | sub_1       | fsub | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U38   | 3   |        | mul10_1     | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U39   | 3   |        | mul11_1     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U31  | 2   |        | add_1       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U32   | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U33   | 3   |        | mul7_2      | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U28  | 2   |        | sub_2       | fsub | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U34   | 3   |        | mul10_2     | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U35   | 3   |        | mul11_2     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U29  | 2   |        | add_2       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U36   | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U37   | 3   |        | mul7_3      | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U30  | 2   |        | sub_3       | fsub | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U38   | 3   |        | mul10_3     | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U39   | 3   |        | mul11_3     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U31  | 2   |        | add_3       | fadd | fulldsp | 4       |
|     add_ln18_fu_470_p2                  | -   |        | add_ln18    | add  | fabric  | 0       |
|   + Loop3                               | 2   |        |             |      |         |         |
|    + Loop3_Pipeline_VITIS_LOOP_31_1     | 2   |        |             |      |         |         |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add_i       | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add1_i      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add_1_i     | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add16_1_i   | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add_2_i     | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add16_2_i   | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add_3_i     | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U55 | 2   |        | add16_3_i   | fadd | fulldsp | 4       |
|      add_ln31_fu_254_p2                 | -   |        | add_ln31    | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+--------------------------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable                       | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+--------------------------------+---------+------+---------+
| + dft                                 | 26   | 0    |        |                                |         |      |         |
|  + dataflow_in_loop_VITIS_LOOP_59_1   | 26   | 0    |        |                                |         |      |         |
|    cos_U                              | 2    | -    |        | cos                            | ram_t2p | auto | 1       |
|    sin_U                              | 2    | -    |        | sin                            | ram_t2p | auto | 1       |
|    temp_real_out_U                    | 2    | -    |        | temp_real_out                  | ram_t2p | auto | 1       |
|    temp_imag_out_U                    | 2    | -    |        | temp_imag_out                  | ram_t2p | auto | 1       |
|    sum_real_U                         | 2    | -    |        | sum_real                       | ram_1p  | auto | 1       |
|    sum_imag_U                         | 2    | -    |        | sum_imag                       | ram_1p  | auto | 1       |
|   + Loop1                             | 8    | 0    |        |                                |         |      |         |
|    + Loop1_Pipeline_VITIS_LOOP_7_1    | 8    | 0    |        |                                |         |      |         |
|      p_ZL22cos_coefficients_table_0_U | 1    | -    |        | p_ZL22cos_coefficients_table_0 | rom_2p  | auto | 1       |
|      p_ZL22sin_coefficients_table_0_U | 1    | -    |        | p_ZL22sin_coefficients_table_0 | rom_2p  | auto | 1       |
|      p_ZL22cos_coefficients_table_1_U | 1    | -    |        | p_ZL22cos_coefficients_table_1 | rom_1p  | auto | 1       |
|      p_ZL22cos_coefficients_table_2_U | 1    | -    |        | p_ZL22cos_coefficients_table_2 | rom_2p  | auto | 1       |
|      p_ZL22cos_coefficients_table_3_U | 1    | -    |        | p_ZL22cos_coefficients_table_3 | rom_1p  | auto | 1       |
|      p_ZL22sin_coefficients_table_1_U | 1    | -    |        | p_ZL22sin_coefficients_table_1 | rom_1p  | auto | 1       |
|      p_ZL22sin_coefficients_table_2_U | 1    | -    |        | p_ZL22sin_coefficients_table_2 | rom_2p  | auto | 1       |
|      p_ZL22sin_coefficients_table_3_U | 1    | -    |        | p_ZL22sin_coefficients_table_3 | rom_1p  | auto | 1       |
+---------------------------------------+------+------+--------+--------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+-------------------------------------------+
| Type            | Options                                         | Location                                  |
+-----------------+-------------------------------------------------+-------------------------------------------+
| unroll          | factor=4                                        | dft.cpp:8 in loop1                        |
| unroll          | factor=4                                        | dft.cpp:19 in loop2                       |
| unroll          | factor=4                                        | dft.cpp:32 in loop3                       |
| array_partition | variable=real_in cyclic factor=4                | dft.cpp:52 in dft, real_in                |
| array_partition | variable=imag_in cyclic factor=4                | dft.cpp:53 in dft, imag_in                |
| array_partition | variable=real_out cyclic factor=4               | dft.cpp:54 in dft, real_out               |
| array_partition | variable=imag_out cyclic factor=4               | dft.cpp:55 in dft, imag_out               |
| array_partition | variable=cos_coefficients_table cyclic factor=4 | dft.cpp:56 in dft, cos_coefficients_table |
| array_partition | variable=sin_coefficients_table cyclic factor=4 | dft.cpp:57 in dft, sin_coefficients_table |
| dataflow        |                                                 | dft.cpp:60 in dft                         |
+-----------------+-------------------------------------------------+-------------------------------------------+


