{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590383579372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590383579381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 02:12:59 2020 " "Processing started: Mon May 25 02:12:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590383579381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383579381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383579381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590383580218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590383580218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSA " "Found entity 1: ev20B3BUSA" {  } { { "ev20B3BUSA.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSB " "Found entity 1: ev20B3BUSB" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20bloque3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20bloque3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20BLOQUE3 " "Found entity 1: ev20BLOQUE3" {  } { { "ev20BLOQUE3.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20registerBank " "Found entity 1: ev20registerBank" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandsunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operandsunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operandsUnit " "Found entity 1: operandsUnit" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUUnit " "Found entity 1: ALUUnit" {  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ALUUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file carryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryBlock " "Found entity 1: carryBlock" {  } { { "carryBlock.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/carryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PCRegister.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit " "Found entity 1: MIRUnit" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dataunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataUnit " "Found entity 1: dataUnit" {  } { { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383593118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383593118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ev20main " "Elaborating entity \"ev20main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590383594474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operandsUnit operandsUnit:inst16 " "Elaborating entity \"operandsUnit\" for hierarchy \"operandsUnit:inst16\"" {  } { { "ev20main.bdf" "inst16" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 360 -408 -208 520 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH operandsUnit:inst16\|LPM_LATCH:LatchA " "Elaborating entity \"LPM_LATCH\" for hierarchy \"operandsUnit:inst16\|LPM_LATCH:LatchA\"" {  } { { "operandsUnit.bdf" "LatchA" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 304 1064 1176 416 "LatchA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operandsUnit:inst16\|LPM_LATCH:LatchA " "Elaborated megafunction instantiation \"operandsUnit:inst16\|LPM_LATCH:LatchA\"" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 304 1064 1176 416 "LatchA" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operandsUnit:inst16\|LPM_LATCH:LatchA " "Instantiated megafunction \"operandsUnit:inst16\|LPM_LATCH:LatchA\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383594560 ""}  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 304 1064 1176 416 "LatchA" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383594560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX operandsUnit:inst16\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"operandsUnit:inst16\|BUSMUX:inst8\"" {  } { { "operandsUnit.bdf" "inst8" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operandsUnit:inst16\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"operandsUnit:inst16\|BUSMUX:inst8\"" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operandsUnit:inst16\|BUSMUX:inst8 " "Instantiated megafunction \"operandsUnit:inst16\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383594607 ""}  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383594607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000 operandsUnit:inst16\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"operandsUnit:inst16\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 296 888 1000 384 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383594728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383594728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"operandsUnit:inst16\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF operandsUnit:inst16\|LPM_FF:OperandRegister " "Elaborating entity \"LPM_FF\" for hierarchy \"operandsUnit:inst16\|LPM_FF:OperandRegister\"" {  } { { "operandsUnit.bdf" "OperandRegister" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 240 352 528 384 "OperandRegister" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operandsUnit:inst16\|LPM_FF:OperandRegister " "Elaborated megafunction instantiation \"operandsUnit:inst16\|LPM_FF:OperandRegister\"" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 240 352 528 384 "OperandRegister" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operandsUnit:inst16\|LPM_FF:OperandRegister " "Instantiated megafunction \"operandsUnit:inst16\|LPM_FF:OperandRegister\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383594778 ""}  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf" { { 240 352 528 384 "OperandRegister" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383594778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:inst " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:inst\"" {  } { { "ev20main.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 104 416 616 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF fetchUnit:inst\|LPM_FF:InstructionRegister " "Elaborating entity \"LPM_FF\" for hierarchy \"fetchUnit:inst\|LPM_FF:InstructionRegister\"" {  } { { "fetchUnit.bdf" "InstructionRegister" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|LPM_FF:InstructionRegister " "Elaborated megafunction instantiation \"fetchUnit:inst\|LPM_FF:InstructionRegister\"" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchUnit:inst\|LPM_FF:InstructionRegister " "Instantiated megafunction \"fetchUnit:inst\|LPM_FF:InstructionRegister\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383594796 ""}  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { { 240 648 824 384 "InstructionRegister" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383594796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister fetchUnit:inst\|PCRegister:inst1 " "Elaborating entity \"PCRegister\" for hierarchy \"fetchUnit:inst\|PCRegister:inst1\"" {  } { { "fetchUnit.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { { 456 360 552 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PCRegister.v(10) " "Verilog HDL assignment warning at PCRegister.v(10): truncated value with size 32 to match size of target (11)" {  } { { "PCRegister.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/PCRegister.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590383594804 "|ev20main|fetchUnit:inst27|PCRegister:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20jumpControl fetchUnit:inst\|ev20jumpControl:inst " "Elaborating entity \"ev20jumpControl\" for hierarchy \"fetchUnit:inst\|ev20jumpControl:inst\"" {  } { { "fetchUnit.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf" { { 576 832 1040 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M fetchUnit:inst\|ev20jumpControl:inst\|74139M:inst6 " "Elaborating entity \"74139M\" for hierarchy \"fetchUnit:inst\|ev20jumpControl:inst\|74139M:inst6\"" {  } { { "ev20jumpControl.bdf" "inst6" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { { 384 -88 16 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchUnit:inst\|ev20jumpControl:inst\|74139M:inst6 " "Elaborated megafunction instantiation \"fetchUnit:inst\|ev20jumpControl:inst\|74139M:inst6\"" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { { 384 -88 16 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIRUnit MIRUnit:inst1 " "Elaborating entity \"MIRUnit\" for hierarchy \"MIRUnit:inst1\"" {  } { { "ev20main.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -216 1440 1704 8 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594843 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "UC1 inst " "Block or symbol \"UC1\" of instance \"inst\" overlaps another block or symbol" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590383594844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 MIRUnit:inst1\|UC2:inst-uc2 " "Elaborating entity \"UC2\" for hierarchy \"MIRUnit:inst1\|UC2:inst-uc2\"" {  } { { "MIRUnit.bdf" "inst-uc2" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { -120 1536 1664 72 "inst-uc2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594846 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B2 " "Pin \"B2\" not connected" {  } { { "UC2.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf" { { 64 96 264 80 "B2\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1590383594847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5\"" {  } { { "UC2.bdf" "inst5" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5\"" {  } { { "UC2.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5 " "Instantiated megafunction \"MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383594895 ""}  } { { "UC2.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383594895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3pd " "Found entity 1: cmpr_3pd" {  } { { "db/cmpr_3pd.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/cmpr_3pd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383594955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383594955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3pd MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5\|cmpr_3pd:auto_generated " "Elaborating entity \"cmpr_3pd\" for hierarchy \"MIRUnit:inst1\|UC2:inst-uc2\|LPM_COMPARE:inst5\|cmpr_3pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC1 MIRUnit:inst1\|UC1:inst " "Elaborating entity \"UC1\" for hierarchy \"MIRUnit:inst1\|UC1:inst\"" {  } { { "MIRUnit.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383594997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst14 " "Block or symbol \"GND\" of instance \"inst14\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 296 312 344 328 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590383594998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst16 " "Block or symbol \"GND\" of instance \"inst16\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 344 304 336 376 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590383594998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BUSMUX inst2 " "Block or symbol \"BUSMUX\" of instance \"inst2\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590383594998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1\"" {  } { { "UC1.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1 " "Instantiated megafunction \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595003 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|UC1:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst\"" {  } { { "UC1.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595013 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 91 2 0 } } { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -216 1440 1704 8 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383595014 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 96 2 0 } } { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -216 1440 1704 8 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383595016 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ac " "Variable or input pin \"ac\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 71 4 0 } } { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -216 1440 1704 8 "inst1" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1590383595016 "|ev20main|MIRUnit:inst1|UC1:inst|LPM_FF:inst"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sc " "Variable or input pin \"sc\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } } { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -216 1440 1704 8 "inst1" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1590383595016 "|ev20main|MIRUnit:inst1|UC1:inst|LPM_FF:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst " "Instantiated megafunction \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 35 " "Parameter \"LPM_AVALUE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 35 " "Parameter \"LPM_SVALUE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595016 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "inst2" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2 " "Instantiated megafunction \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595030 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000 MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383595103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383595103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22\"" {  } { { "UC1.bdf" "inst22" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22 " "Instantiated megafunction \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595123 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3\"" {  } { { "UC1.bdf" "inst3" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3 " "Instantiated megafunction \"MIRUnit:inst1\|UC1:inst\|LPM_FF:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595134 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIRUnit:inst1\|MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIRUnit:inst1\|MIR:MIR3\"" {  } { { "MIRUnit.bdf" "MIR3" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 120 1008 1208 344 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "Ezu6" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Instantiated megafunction \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:Ezu6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595157 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "inst8" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Instantiated megafunction \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595215 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Instantiated megafunction \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595235 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "inst10" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Instantiated megafunction \"MIRUnit:inst1\|MIR:MIR3\|LPM_FF:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595281 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit:inst1\|BUSMUX:inst7 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit:inst1\|BUSMUX:inst7\"" {  } { { "MIRUnit.bdf" "inst7" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|BUSMUX:inst7 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|BUSMUX:inst7\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|BUSMUX:inst7 " "Instantiated megafunction \"MIRUnit:inst1\|BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595313 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit:inst1\|LPM_FF:inst6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit.bdf" "inst6" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit:inst1\|LPM_FF:inst6 " "Elaborated megafunction instantiation \"MIRUnit:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit:inst1\|LPM_FF:inst6 " "Instantiated megafunction \"MIRUnit:inst1\|LPM_FF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595582 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:MicroInstructionsROM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:MicroInstructionsROM\"" {  } { { "ev20main.bdf" "MicroInstructionsROM" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:MicroInstructionsROM " "Instantiated megafunction \"LPM_ROM:MicroInstructionsROM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIROM.mif " "Parameter \"LPM_FILE\" = \"MIROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383595631 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383595631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:MicroInstructionsROM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:MicroInstructionsROM\|altrom:srom LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block LPM_ROM:MicroInstructionsROM " "Elaborated megafunction instantiation \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:MicroInstructionsROM\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8301.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8301.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8301 " "Found entity 1: altsyncram_8301" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383595912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383595912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8301 LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated " "Elaborating entity \"altsyncram_8301\" for hierarchy \"LPM_ROM:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383595917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUUnit ALUUnit:inst13 " "Elaborating entity \"ALUUnit\" for hierarchy \"ALUUnit:inst13\"" {  } { { "ev20main.bdf" "inst13" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 128 1128 1288 256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryBlock ALUUnit:inst13\|carryBlock:inst " "Elaborating entity \"carryBlock\" for hierarchy \"ALUUnit:inst13\|carryBlock:inst\"" {  } { { "ALUUnit.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ALUUnit.bdf" { { 256 568 720 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALUUnit:inst13\|ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALUUnit:inst13\|ALU:inst1\"" {  } { { "ALUUnit.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ALUUnit.bdf" { { 200 304 480 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluRes alu.v(12) " "Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable \"aluRes\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[0\] alu.v(12) " "Inferred latch for \"aluRes\[0\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[1\] alu.v(12) " "Inferred latch for \"aluRes\[1\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[2\] alu.v(12) " "Inferred latch for \"aluRes\[2\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[3\] alu.v(12) " "Inferred latch for \"aluRes\[3\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[4\] alu.v(12) " "Inferred latch for \"aluRes\[4\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[5\] alu.v(12) " "Inferred latch for \"aluRes\[5\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[6\] alu.v(12) " "Inferred latch for \"aluRes\[6\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[7\] alu.v(12) " "Inferred latch for \"aluRes\[7\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[8\] alu.v(12) " "Inferred latch for \"aluRes\[8\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[9\] alu.v(12) " "Inferred latch for \"aluRes\[9\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596018 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[10\] alu.v(12) " "Inferred latch for \"aluRes\[10\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[11\] alu.v(12) " "Inferred latch for \"aluRes\[11\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[12\] alu.v(12) " "Inferred latch for \"aluRes\[12\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[13\] alu.v(12) " "Inferred latch for \"aluRes\[13\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[14\] alu.v(12) " "Inferred latch for \"aluRes\[14\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[15\] alu.v(12) " "Inferred latch for \"aluRes\[15\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383596019 "|ev20main|ALUUnit:inst13|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALUUnit:inst13\|shifter:inst2 " "Elaborating entity \"shifter\" for hierarchy \"ALUUnit:inst13\|shifter:inst2\"" {  } { { "ALUUnit.bdf" "inst2" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ALUUnit.bdf" { { 176 792 952 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20registerBank ev20registerBank:inst14 " "Elaborating entity \"ev20registerBank\" for hierarchy \"ev20registerBank:inst14\"" {  } { { "ev20main.bdf" "inst14" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 376 592 808 536 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20BLOQUE3 ev20registerBank:inst14\|ev20BLOQUE3:inst " "Elaborating entity \"ev20BLOQUE3\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\"" {  } { { "ev20registerBank.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -592 848 1088 80 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20B3BUSA ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSA:inst " "Elaborating entity \"ev20B3BUSA\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSA:inst\"" {  } { { "ev20BLOQUE3.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { { 96 424 656 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20B3BUSB ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2 " "Elaborating entity \"ev20B3BUSB\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\"" {  } { { "ev20BLOQUE3.bdf" "inst2" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { { 88 1160 1392 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383596765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Elaborating entity \"BUSMUX\" for hierarchy \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\"" {  } { { "ev20B3BUSB.bdf" "inst37" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\"" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37 " "Instantiated megafunction \"ev20registerBank:inst14\|ev20BLOQUE3:inst\|ev20B3BUSB:inst2\|BUSMUX:inst37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597442 ""}  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSB.bdf" { { 1232 1288 1400 1320 "inst37" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383597442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ev20registerBank:inst14\|LPM_LATCH:R0 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ev20registerBank:inst14\|LPM_LATCH:R0\"" {  } { { "ev20registerBank.bdf" "R0" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -488 424 536 -376 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597582 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because neither the aconst or aset port is used " "Assertion warning: Ignored LPM_AVALUE parameter because neither the aconst or aset port is used" {  } { { "lpm_latch.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_latch.tdf" 76 2 0 } } { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -488 424 536 -376 "R0" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 376 592 808 536 "inst14" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383597583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|LPM_LATCH:R0 " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|LPM_LATCH:R0\"" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -488 424 536 -376 "R0" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|LPM_LATCH:R0 " "Instantiated megafunction \"ev20registerBank:inst14\|LPM_LATCH:R0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597585 ""}  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -488 424 536 -376 "R0" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383597585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE ev20registerBank:inst14\|LPM_DECODE:instRB " "Elaborating entity \"LPM_DECODE\" for hierarchy \"ev20registerBank:inst14\|LPM_DECODE:instRB\"" {  } { { "ev20registerBank.bdf" "instRB" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -520 -152 -32 -408 "instRB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|LPM_DECODE:instRB " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|LPM_DECODE:instRB\"" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -520 -152 -32 -408 "instRB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|LPM_DECODE:instRB " "Instantiated megafunction \"ev20registerBank:inst14\|LPM_DECODE:instRB\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 64 " "Parameter \"LPM_DECODES\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597656 ""}  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { -520 -152 -32 -408 "instRB" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383597656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_epg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_epg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_epg " "Found entity 1: decode_epg" {  } { { "db/decode_epg.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/decode_epg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383597724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383597724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_epg ev20registerBank:inst14\|LPM_DECODE:instRB\|decode_epg:auto_generated " "Elaborating entity \"decode_epg\" for hierarchy \"ev20registerBank:inst14\|LPM_DECODE:instRB\|decode_epg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB\"" {  } { { "ev20registerBank.bdf" "inst4_LPM_RB" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { 4096 -16 128 4192 "inst4_LPM_RB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB " "Elaborated megafunction instantiation \"ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB\"" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { 4096 -16 128 4192 "inst4_LPM_RB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB " "Instantiated megafunction \"ev20registerBank:inst14\|LPM_BUSTRI:inst4_LPM_RB\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383597912 ""}  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf" { { 4096 -16 128 4192 "inst4_LPM_RB" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383597912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataUnit dataUnit:inst3 " "Elaborating entity \"dataUnit\" for hierarchy \"dataUnit:inst3\"" {  } { { "ev20main.bdf" "inst3" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383597952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO dataUnit:inst3\|LPM_RAM_IO:inst3 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"dataUnit:inst3\|LPM_RAM_IO:inst3\"" {  } { { "dataUnit.bdf" "inst3" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataUnit:inst3\|LPM_RAM_IO:inst3 " "Elaborated megafunction instantiation \"dataUnit:inst3\|LPM_RAM_IO:inst3\"" {  } { { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataUnit:inst3\|LPM_RAM_IO:inst3 " "Instantiated megafunction \"dataUnit:inst3\|LPM_RAM_IO:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598010 ""}  } { { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383598010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598079 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 416 936 1152 544 "inst3" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383598082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram dataUnit:inst3\|LPM_RAM_IO:inst3 " "Elaborated megafunction instantiation \"dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\", which is child of megafunction instantiation \"dataUnit:inst3\|LPM_RAM_IO:inst3\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block dataUnit:inst3\|LPM_RAM_IO:inst3 " "Elaborated megafunction instantiation \"dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataUnit:inst3\|LPM_RAM_IO:inst3\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lp71 " "Found entity 1: altsyncram_lp71" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383598224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383598224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lp71 dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated " "Elaborating entity \"altsyncram_lp71\" for hierarchy \"dataUnit:inst3\|LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst2 " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst2\"" {  } { { "ev20main.bdf" "inst2" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst2 " "Instantiated megafunction \"LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590383598267 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590383598267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst2\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598278 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 416 -304 -176 544 "inst4" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383598279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst2 " "Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp71 " "Found entity 1: altsyncram_qp71" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590383598417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383598417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qp71 LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated " "Elaborating entity \"altsyncram_qp71\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383598424 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[0\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[1\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[2\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[3\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[4\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599008 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1590383599008 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1590383599008 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[0\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[1\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[2\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[3\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[4\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[5\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[6\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[7\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[13\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[14\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[15\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[16\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[17\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[18\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[19\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[20\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[21\] " "Synthesized away node \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_qp71:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 40 -8 120 168 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[0\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[1\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[2\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[3\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[4\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[5\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[6\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[7\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[8\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[9\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[10\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[11\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[12\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[13\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[14\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[15\] " "Synthesized away node \"dataUnit:inst3\|lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_lp71:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_lp71.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_lp71.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_io.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 63 5 0 } } { "dataUnit.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf" { { 272 1064 1192 400 "inst3" "" } } } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 424 936 1152 552 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|dataUnit:inst3|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_lp71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[5\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[6\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[7\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[13\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[14\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[15\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[16\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[17\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[18\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[19\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[20\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[21\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[22\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[23\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[24\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[25\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[26\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[27\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[28\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[29\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[30\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[31\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[32\] " "Synthesized away node \"lpm_rom:MicroInstructionsROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_8301:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_8301.tdf" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { -104 776 888 -8 "MicroInstructionsROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383599015 "|ev20main|lpm_rom:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1590383599015 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1590383599015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590383599685 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "186 " "186 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590383600057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590383600628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590383600628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 344 264 440 360 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590383600814 "|ev20main|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590383600814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590383600814 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590383600814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590383600814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590383600814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590383600914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 02:13:20 2020 " "Processing ended: Mon May 25 02:13:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590383600914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590383600914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590383600914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590383600914 ""}
