//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux yl7897@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sun Jan 23 22:00:04 2022
# -------------------------------------------------
# Logging session transcript to file "/tmp/log23149a02baebd.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
solution file add ./src/axI_test_tb.cpp -exclude true
# /INPUTFILES/1
solution file add ./src/axi_test.cpp
# /INPUTFILES/2
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/axi_test1/catapult.log"
# Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/axi_test1/src/axi_test.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/axi_test.h(11): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/axi_test.cpp(12): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/axi_test.cpp(3): Pragma 'hls_design<>' detected on routine 'axi_test' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.39 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'axi_test.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/axi_test.cpp(5): Found top design routine 'axi_test' specified by directive (CIN-52)
# $PROJECT_HOME/src/axi_test.cpp(5): Synthesizing routine 'axi_test' (CIN-13)
# $PROJECT_HOME/src/axi_test.cpp(5): Inlining routine 'axi_test' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<32, false>' (CIN-14)
# $PROJECT_HOME/src/axi_test.cpp(5): Optimizing block '/axi_test' ... (CIN-4)
# $PROJECT_HOME/src/axi_test.cpp(5): INOUT port 'run' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/axi_test.cpp(5): INOUT port 'a' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/axi_test.cpp(5): INOUT port 'complete' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/axi_test.cpp(7): Loop '/axi_test/core/ADD_LOOP' iterated at most 16 times. (LOOP-2)
# Design 'axi_test' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'axi_test.v1': elapsed time 1.04 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
solution library add mgc_Xilinx-KINTEX-u-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family KINTEX-u -speed -2 -part xcku115-flvb2104-2-e
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'axi_test.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-KINTEX-u-2_beh.lib' [mgc_Xilinx-KINTEX-u-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'axi_test.v1': elapsed time 0.78 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'axi_test.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'axi_test.v1': elapsed time 0.06 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
directive set /axi_test/a:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /axi_test/a:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /axi_test/a -WORD_WIDTH 32
# /axi_test/a/WORD_WIDTH 32
directive set /axi_test/b:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /axi_test/b:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /axi_test/b -WORD_WIDTH 32
# /axi_test/b/WORD_WIDTH 32
go extract
# Info: Starting transformation 'loops' on solution 'axi_test.v1' (SOL-8)
# $PROJECT_HOME/src/axi_test.cpp(7): Loop '/axi_test/core/ADD_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/axi_test.cpp(5): Loop '/axi_test/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'axi_test.v1': elapsed time 0.02 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Starting transformation 'memories' on solution 'axi_test.v1' (SOL-8)
# $PROJECT_HOME/src/axi_test.cpp(5): Memory Resource '/axi_test/a:rsc' (from var: a) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# $PROJECT_HOME/src/axi_test.cpp(5): Memory Resource '/axi_test/b:rsc' (from var: b) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'axi_test.v1': elapsed time 0.24 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'axi_test.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'axi_test.v1': elapsed time 0.02 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Starting transformation 'architect' on solution 'axi_test.v1' (SOL-8)
# Design 'axi_test' contains '3' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'axi_test.v1': elapsed time 0.06 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'axi_test.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/axi_test.cpp(7): Prescheduled LOOP '/axi_test/core/ADD_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(5): Prescheduled LOOP '/axi_test/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(5): Prescheduled LOOP '/axi_test/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/axi_test.cpp(5): Prescheduled SEQUENTIAL '/axi_test/core' (total length 52 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/axi_test.cpp(5): Initial schedule of SEQUENTIAL '/axi_test/core': Latency = 46, Area (Datapath, Register, Total) = 34.00, 0.00, 34.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/axi_test.cpp(5): Final schedule of SEQUENTIAL '/axi_test/core': Latency = 46, Area (Datapath, Register, Total) = 34.00, 0.00, 34.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'axi_test.v1': elapsed time 0.12 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'axi_test.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'axi_test' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'axi_test' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/axi_test.cpp(6): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'a:rsc.qb' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.web' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.db' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.adrb' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.qa' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.wea' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.da' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Global signal 'a:rsc.adra' added to design 'axi_test' for component 'a:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2812): Creating buffer for wait controller for component 'a:rsc' (SCHD-46)
# Global signal 'b:rsc.qb' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.web' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.db' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.adrb' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.qa' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.wea' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.da' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Global signal 'b:rsc.adra' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/axi_test.cpp(8): Creating buffer for wait controller for component 'b:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
# Global signal 'a:rsc.triosy.lz' added to design 'axi_test' for component 'a:rsc.triosy:obj' (LIB-3)
# Global signal 'b:rsc.triosy.lz' added to design 'axi_test' for component 'b:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'axi_test.v1': elapsed time 1.30 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 473, Real ops = 45, Vars = 214 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'axi_test.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Warning: Extrapolation detected. Script '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'axi_test.v1': elapsed time 0.52 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 340, Real ops = 63, Vars = 203 (SOL-21)
# Info: Starting transformation 'instance' on solution 'axi_test.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'axi_test.v1': elapsed time 0.66 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 343, Real ops = 59, Vars = 277 (SOL-21)
# Info: Starting transformation 'extract' on solution 'axi_test.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'axi_test.v1': elapsed time 4.72 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 340, Real ops = 60, Vars = 201 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult.ccs'. (PRJ-5)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/axi_test.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v1/.dut_inst_info.tcl ./Catapult/axi_test.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/axi_test.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v1/.dut_inst_info.tcl ./Catapult/axi_test.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:01:44 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v 
# -- Compiling module ccs_sync_in_wait_v1
# 
# Top level modules:
# 	ccs_sync_in_wait_v1
# End time: 22:01:44 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:01:44 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v 
# -- Compiling module ccs_sync_out_wait_v1
# 
# Top level modules:
# 	ccs_sync_out_wait_v1
# End time: 22:01:44 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:01:44 on Jan 23,2022
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 22:01:44 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:01:44 on Jan 23,2022
# vlog -work work rtl.v 
# -- Compiling module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen
# -- Compiling module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen
# -- Compiling module axi_test_core_core_fsm
# -- Compiling module axi_test_core_staller
# -- Compiling module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Compiling module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Compiling module axi_test_core_complete_rsci_complete_wait_dp
# -- Compiling module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Compiling module axi_test_core_b_rsci_1_b_rsc_wait_ctrl
# -- Compiling module axi_test_core_a_rsci_1_a_rsc_wait_dp
# -- Compiling module axi_test_core_a_rsci_1_a_rsc_wait_ctrl
# -- Compiling module axi_test_core_run_rsci_run_wait_dp
# -- Compiling module axi_test_core_run_rsci_run_wait_ctrl
# -- Compiling module axi_test_core_b_rsc_triosy_obj
# -- Compiling module axi_test_core_a_rsc_triosy_obj
# -- Compiling module axi_test_core_complete_rsci
# -- Compiling module axi_test_core_b_rsci_1
# -- Compiling module axi_test_core_a_rsci_1
# -- Compiling module axi_test_core_run_rsci
# -- Compiling module axi_test_core
# -- Compiling module axi_test
# 
# Top level modules:
# 	axi_test
# End time: 22:01:44 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:01:44 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/mem_fn.hpp:25:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/bind.hpp:26,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_boost.h:42,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_dynamic_processes.h:34,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:155,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:196,
#                  from ../../src/axI_test_tb.cpp:5:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/get_pointer.hpp:21:40: warning: 'template<class> class std::auto_ptr' is deprecated [-Wdeprecated-declarations]
#  template<class T> T * get_pointer(std::auto_ptr<T> const& p)
#                                         ^
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/memory:81:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:51,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:196,
#                  from ../../src/axI_test_tb.cpp:5:
# /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/bits/unique_ptr.h:49:28: note: declared here
#    template<typename> class auto_ptr;
#                             ^
# In file included from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:247:0,
#                  from ../../src/axI_test_tb.cpp:5:
# Error: ./scverify/ccs_block_macros.h(8): error: variable or field 'mc_testbench_capture_IN' declared void
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                       ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'ac_sync' was not declared in this scope
# Error: ./scverify/ccs_block_macros.h(8): error: 'run' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                ^
# Error: ./scverify/ccs_block_macros.h(8): error: expected primary-expression before 'a'
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                         ^
# Error: ./scverify/ccs_block_macros.h(8): error: expected primary-expression before 'b'
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                    ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'ac_sync' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                            ^
# Error: ./scverify/ccs_block_macros.h(8): error: 'complete' was not declared in this scope
#  extern void mc_testbench_capture_IN( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                                     ^
# Error: ./scverify/ccs_block_macros.h(9): error: variable or field 'mc_testbench_capture_OUT' declared void
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                        ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'ac_sync' was not declared in this scope
# Error: ./scverify/ccs_block_macros.h(9): error: 'run' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                 ^
# Error: ./scverify/ccs_block_macros.h(9): error: expected primary-expression before 'a'
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                          ^
# Error: ./scverify/ccs_block_macros.h(9): error: expected primary-expression before 'b'
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                     ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'ac_sync' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                             ^
# Error: ./scverify/ccs_block_macros.h(9): error: 'complete' was not declared in this scope
#  extern void mc_testbench_capture_OUT( ac_sync &run,  ac_int<32, false > a[16],  ac_int<32, false > b[16],  ac_sync &complete);
#                                                                                                                      ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 22:01:47 on Jan 23,2022, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# make: *** [scverify/rtl_v_msim/axI_test_tb.cpp.cxxts] Error 11
# File '$PROJECT_HOME/Catapult/axi_test.v1/scverify/ccs_testbench.h' saved
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:02:09 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/mem_fn.hpp:25:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/bind.hpp:26,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_boost.h:42,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_dynamic_processes.h:34,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:155,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:196,
#                  from ../../src/axI_test_tb.cpp:5:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/get_pointer.hpp:21:40: warning: 'template<class> class std::auto_ptr' is deprecated [-Wdeprecated-declarations]
#  template<class T> T * get_pointer(std::auto_ptr<T> const& p)
#                                         ^
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/memory:81:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:51,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h:196,
#                  from ../../src/axI_test_tb.cpp:5:
# /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/bits/unique_ptr.h:49:28: note: declared here
#    template<typename> class auto_ptr;
#                             ^
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "../../src/axI_test_tb.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 22:02:12 on Jan 23,2022, Elapsed time: 0:00:03
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_v_msim/axI_test_tb.cpp.cxxts] Error 11
option set Input/CppStandard c++98
# c++98
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Warning: One or more options were changed. Full or partial rebuild may be required.
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:02:41 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:02:42 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axi_test.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axi_test.cpp
# Start time: 22:02:42 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:02:43 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 22:02:43 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:02:46 on Jan 23,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 22:02:46 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:198:30:   required from here
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 22:02:52 on Jan 23,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 22:02:52 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:02:53 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/axi_test.v1/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:02:53 on Jan 23,2022
# vopt "+acc=npr" -L ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls -L ./Catapult/axi_test.v1/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module axi_test
# -- Loading module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen
# -- Loading module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen
# -- Loading module axi_test_core
# -- Loading module axi_test_core_run_rsci
# -- Loading module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1
# -- Loading module axi_test_core_run_rsci_run_wait_ctrl
# -- Loading module axi_test_core_run_rsci_run_wait_dp
# -- Loading module axi_test_core_a_rsci_1
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_ctrl
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_dp
# -- Loading module axi_test_core_b_rsci_1
# -- Loading module axi_test_core_b_rsci_1_b_rsc_wait_ctrl
# -- Loading module axi_test_core_complete_rsci
# -- Loading module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1
# -- Loading module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Loading module axi_test_core_complete_rsci_complete_wait_dp
# -- Loading module axi_test_core_a_rsc_triosy_obj
# -- Loading module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_b_rsc_triosy_obj
# -- Loading module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_staller
# -- Loading module axi_test_core_core_fsm
# Optimizing 24 design-units (inlining 0/25 module instances, 0/0 UDP instances):
# -- Optimizing module axi_test_core(fast)
# -- Optimizing module axi_test_core_core_fsm(fast)
# -- Optimizing module axi_test_core_a_rsci_1_a_rsc_wait_dp(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_dp(fast)
# -- Optimizing module axi_test_core_a_rsci_1(fast)
# -- Optimizing module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen(fast)
# -- Optimizing module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen(fast)
# -- Optimizing module axi_test_core_b_rsci_1(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_dp(fast)
# -- Optimizing module axi_test_core_a_rsci_1_a_rsc_wait_ctrl(fast)
# -- Optimizing module axi_test_core_complete_rsci(fast)
# -- Optimizing module axi_test_core_b_rsci_1_b_rsc_wait_ctrl(fast)
# -- Optimizing module axi_test_core_run_rsci(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_ctrl(fast)
# -- Optimizing module axi_test_core_staller(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_ctrl(fast)
# -- Optimizing module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1(fast)
# -- Optimizing module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj(fast)
# -- Optimizing module axi_test_core_b_rsc_triosy_obj(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl(fast)
# -- Optimizing module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl(fast)
# -- Optimizing module ./Catapult/axi_test.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# -- Optimizing module axi_test(fast)
# Optimized design name is scverify_top_opt
# End time: 22:02:53 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/axi_test.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v1/.dut_inst_info.tcl ./Catapult/axi_test.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/axi_test.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/axi_test.v1/.dut_inst_info.tcl ./Catapult/axi_test.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:03:57 on Jan 23,2022
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_sync_in_wait_v1
# -- Compiling module ccs_sync_out_wait_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen
# -- Compiling module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen
# -- Compiling module axi_test_core_core_fsm
# -- Compiling module axi_test_core_staller
# -- Compiling module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Compiling module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Compiling module axi_test_core_complete_rsci_complete_wait_dp
# -- Compiling module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Compiling module axi_test_core_b_rsci_1_b_rsc_wait_ctrl
# -- Compiling module axi_test_core_a_rsci_1_a_rsc_wait_dp
# -- Compiling module axi_test_core_a_rsci_1_a_rsc_wait_ctrl
# -- Compiling module axi_test_core_run_rsci_run_wait_dp
# -- Compiling module axi_test_core_run_rsci_run_wait_ctrl
# -- Compiling module axi_test_core_b_rsc_triosy_obj
# -- Compiling module axi_test_core_a_rsc_triosy_obj
# -- Compiling module axi_test_core_complete_rsci
# -- Compiling module axi_test_core_b_rsci_1
# -- Compiling module axi_test_core_a_rsci_1
# -- Compiling module axi_test_core_run_rsci
# -- Compiling module axi_test_core
# -- Compiling module axi_test
# 
# Top level modules:
# 	axi_test
# End time: 22:03:57 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axI_test_tb.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axI_test_tb.cpp
# Start time: 22:03:57 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:03:59 on Jan 23,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/axi_test.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/axi_test.cpp
# Start time: 22:03:59 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:04:00 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 22:04:00 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:04:03 on Jan 23,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=axi_test -DCCS_DESIGN_FUNC_axi_test -DCCS_DESIGN_TOP_axi_test -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 22:04:03 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:198:30:   required from here
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 22:04:09 on Jan 23,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 22:04:09 on Jan 23,2022
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 22:04:10 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./Catapult/axi_test.v1/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 22:04:10 on Jan 23,2022
# vopt "+acc=npr" -L ./Catapult/axi_test.v1/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult/axi_test.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module axi_test
# -- Loading module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen
# -- Loading module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen
# -- Loading module axi_test_core
# -- Loading module axi_test_core_run_rsci
# -- Loading module ccs_sync_in_wait_v1
# -- Loading module axi_test_core_run_rsci_run_wait_ctrl
# -- Loading module axi_test_core_run_rsci_run_wait_dp
# -- Loading module axi_test_core_a_rsci_1
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_ctrl
# -- Loading module axi_test_core_a_rsci_1_a_rsc_wait_dp
# -- Loading module axi_test_core_b_rsci_1
# -- Loading module axi_test_core_b_rsci_1_b_rsc_wait_ctrl
# -- Loading module axi_test_core_complete_rsci
# -- Loading module ccs_sync_out_wait_v1
# -- Loading module axi_test_core_complete_rsci_complete_wait_ctrl
# -- Loading module axi_test_core_complete_rsci_complete_wait_dp
# -- Loading module axi_test_core_a_rsc_triosy_obj
# -- Loading module mgc_io_sync_v2
# -- Loading module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_b_rsc_triosy_obj
# -- Loading module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl
# -- Loading module axi_test_core_staller
# -- Loading module axi_test_core_core_fsm
# Optimizing 24 design-units (inlining 0/25 module instances, 0/0 UDP instances):
# -- Optimizing module axi_test_core(fast)
# -- Optimizing module axi_test_core_core_fsm(fast)
# -- Optimizing module axi_test_core_a_rsci_1_a_rsc_wait_dp(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_dp(fast)
# -- Optimizing module axi_test_core_a_rsci_1(fast)
# -- Optimizing module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen(fast)
# -- Optimizing module axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_3_4_32_16_16_32_1_gen(fast)
# -- Optimizing module axi_test_core_b_rsci_1(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_dp(fast)
# -- Optimizing module axi_test_core_a_rsci_1_a_rsc_wait_ctrl(fast)
# -- Optimizing module axi_test_core_complete_rsci(fast)
# -- Optimizing module axi_test_core_b_rsci_1_b_rsc_wait_ctrl(fast)
# -- Optimizing module axi_test_core_run_rsci(fast)
# -- Optimizing module axi_test_core_complete_rsci_complete_wait_ctrl(fast)
# -- Optimizing module axi_test_core_staller(fast)
# -- Optimizing module axi_test_core_run_rsci_run_wait_ctrl(fast)
# -- Optimizing module ccs_sync_in_wait_v1(fast)
# -- Optimizing module ccs_sync_out_wait_v1(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj(fast)
# -- Optimizing module axi_test_core_b_rsc_triosy_obj(fast)
# -- Optimizing module axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl(fast)
# -- Optimizing module axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl(fast)
# -- Optimizing module mgc_io_sync_v2(fast)
# -- Optimizing module axi_test(fast)
# Optimized design name is scverify_top_opt
# End time: 22:04:10 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# File '$PROJECT_HOME/Catapult/axi_test.v1/scverify/ccs_testbench.h' saved
quit
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/axi_test1/Catapult.ccs'. (PRJ-5)
// Finish time Sun Jan 23 22:12:03 2022, time elapsed 11:59, peak memory 1.32GB, exit status 0
