

================================================================
== Vivado HLS Report for 'aes128_encrypt_block_hw'
================================================================
* Date:           Thu Apr 12 20:25:24 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3802|  5650|  3802|  5650|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    24|    24|          6|          -|          -|     4|    no    |
        | + Loop 1.1  |     4|     4|          1|          -|          -|     4|    no    |
        |- Loop 2     |  2520|  3492| 280 ~ 388 |          -|          -|     9|    no    |
        | + Loop 2.1  |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 3     |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4     |    56|    56|         14|          -|          -|     4|    no    |
        | + Loop 4.1  |    12|    12|          3|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond2)
	19  / (exitcond2)
10 --> 
	11  / true
11 --> 
	12  / (!exitcond_i)
	14  / (exitcond_i)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	9  / true
19 --> 
	20  / (!exitcond_i2)
	22  / (exitcond_i2)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond4)
26 --> 
	27  / (!exitcond)
	25  / (exitcond)
27 --> 
	28  / true
28 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sin_V_data_V), !map !84"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_keep_V), !map !90"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_strb_V), !map !94"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_user_V), !map !98"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_last_V), !map !102"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_id_V), !map !106"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_dest_V), !map !110"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sout_V_data_V), !map !114"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_keep_V), !map !118"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_strb_V), !map !122"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_user_V), !map !126"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_last_V), !map !130"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_id_V), !map !134"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_dest_V), !map !138"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @aes128_encrypt_block) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%state = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 44 'alloca' 'state' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%round_key = alloca [16 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 45 'alloca' 'round_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%expanded_key = alloca [176 x i8], align 16" [AES_HLS_ECE1155/src/aes_hw.cpp:240]   --->   Operation 46 'alloca' 'expanded_key' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:231]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:232]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AES_HLS_ECE1155/src/aes_hw.cpp:233]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %.loopexit1" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_11, %.loopexit1.loopexit ]"   --->   Operation 51 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 52 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.65ns)   --->   "%i_11 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 55 'add' 'i_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader52.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:242]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader52" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 57 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([176 x i8]* %expanded_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 58 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_6, %._crit_edge ], [ 0, %.preheader52.preheader ]"   --->   Operation 59 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 61 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.65ns)   --->   "%j_6 = add i3 %j, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 62 'add' 'j_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit1.loopexit, label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_17 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V)" [AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 64 'read' 'empty_17' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_17, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:247]   --->   Operation 65 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %j to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 66 'trunc' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 67 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%tmp_29 = add i4 %tmp_28, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 68 'add' 'tmp_29' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_30 = zext i4 %tmp_29 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 69 'zext' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_30" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 70 'getelementptr' 'state_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %tmp_data_V_1, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:248]   --->   Operation 71 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader52" [AES_HLS_ECE1155/src/aes_hw.cpp:244]   --->   Operation 72 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 73 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @aes128_expand_key_hw([176 x i8]* %expanded_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:252]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.81>
ST_5 : Operation 75 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 0, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:253]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.81>
ST_7 : Operation 77 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:254]   --->   Operation 77 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:254]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 1.81>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ 1, %1 ], [ %i_13, %aes128_sub_bytes_hw.exit ]"   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -6" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 81 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 82 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader11.preheader, label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 84 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i8 %tmp_s to i10" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 85 'zext' 'tmp_41_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 86 'call' <Predicate = (!exitcond2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader11" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 87 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 10 <SV = 8> <Delay = 1.76>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 %tmp_41_cast, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:256]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 89 [1/1] (1.76ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 9> <Delay = 2.32>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %3 ], [ %i_3, %5 ]"   --->   Operation 90 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %i_i, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 91 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 92 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %aes128_sub_bytes_hw.exit, label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_i = zext i5 %i_i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 95 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 96 'getelementptr' 'state_addr_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 97 'load' 'state_load_2' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 98 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:258]   --->   Operation 98 'call' <Predicate = (exitcond_i)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/1] (1.73ns)   --->   "%i_13 = add i4 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 99 'add' 'i_13' <Predicate = (exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.57>
ST_12 : Operation 100 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 100 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_i_20 = zext i8 %state_load_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 101 'zext' 'tmp_i_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sbox_hw_addr_1 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i_20" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 102 'getelementptr' 'sbox_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [2/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 103 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 13 <SV = 11> <Delay = 5.57>
ST_13 : Operation 104 [1/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 104 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_1, i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:258]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @aes128_mix_columns_h([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:259]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 1.81>
ST_17 : Operation 110 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:260]   --->   Operation 110 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:260]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "br label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:255]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 2.32>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%i_i1 = phi i5 [ %i_12, %6 ], [ 0, %.preheader11.preheader ]"   --->   Operation 113 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (1.36ns)   --->   "%exitcond_i2 = icmp eq i5 %i_i1, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 114 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 115 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.78ns)   --->   "%i_12 = add i5 %i_i1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 116 'add' 'i_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %aes128_sub_bytes_hw.exit10, label %6" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i5 %i_i1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 118 'zext' 'tmp_i3' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i3" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 119 'getelementptr' 'state_addr_5' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 120 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 120 'load' 'state_load' <Predicate = (!exitcond_i2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 121 [2/2] (1.76ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:263]   --->   Operation 121 'call' <Predicate = (exitcond_i2)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 122 [2/2] (1.81ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:264]   --->   Operation 122 'call' <Predicate = (exitcond_i2)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 5.57>
ST_20 : Operation 123 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 123 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i8 %state_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 124 'zext' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_i6" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 125 'getelementptr' 'sbox_hw_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [2/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 126 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 21 <SV = 10> <Delay = 5.57>
ST_21 : Operation 127 [1/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 127 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 128 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load, i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader11" [AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @aes128_shift_rows_hw([16 x i8]* %state)" [AES_HLS_ECE1155/src/aes_hw.cpp:263]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @aes128_extract_round([176 x i8]* %expanded_key, i10 160, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:264]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 1.81>
ST_23 : Operation 132 [2/2] (1.81ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:265]   --->   Operation 132 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 11> <Delay = 1.76>
ST_24 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @aes128_add_round_key([16 x i8]* %state, [16 x i8]* %round_key)" [AES_HLS_ECE1155/src/aes_hw.cpp:265]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 134 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ 0, %aes128_sub_bytes_hw.exit10 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 135 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 136 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %i_2, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 137 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 138 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.65ns)   --->   "%i_14 = add i3 %i_2, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 139 'add' 'i_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %8, label %.preheader.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i3 %i_2 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:267]   --->   Operation 141 'trunc' 'tmp_36' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_36, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 142 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 143 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:277]   --->   Operation 144 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 4.05>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_7, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 145 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %j_1 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 146 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 147 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 148 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (1.65ns)   --->   "%j_7 = add i3 %j_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 149 'add' 'j_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %7" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i3 %j_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 151 'trunc' 'tmp_37' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_37, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 152 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (1.73ns)   --->   "%tmp_33 = add i4 %i_2_cast, %tmp_32" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 153 'add' 'tmp_33' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_34 = zext i4 %tmp_33 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 154 'zext' 'tmp_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_34" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 155 'getelementptr' 'state_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 156 [2/2] (2.32ns)   --->   "%tmp_data_V = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 156 'load' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 157 [1/1] (1.73ns)   --->   "%tmp_35 = add i4 %tmp_31, %j_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 157 'add' 'tmp_35' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %tmp_35, -1" [AES_HLS_ECE1155/src/aes_hw.cpp:273]   --->   Operation 158 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 159 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 2.32>
ST_27 : Operation 160 [1/2] (2.32ns)   --->   "%tmp_data_V = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:271]   --->   Operation 160 'load' 'tmp_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 161 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_data_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [AES_HLS_ECE1155/src/aes_hw.cpp:274]   --->   Operation 161 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 162 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_data_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [AES_HLS_ECE1155/src/aes_hw.cpp:274]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:269]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:242) [41]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:244) [50]  (1.77 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:244) [50]  (0 ns)
	'add' operation ('tmp_29', AES_HLS_ECE1155/src/aes_hw.cpp:248) [60]  (1.74 ns)
	'getelementptr' operation ('state_addr', AES_HLS_ECE1155/src/aes_hw.cpp:248) [62]  (0 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:248) of variable 'tmp.data.V', AES_HLS_ECE1155/src/aes_hw.cpp:247 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [63]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:253) to 'aes128_extract_round' [69]  (1.81 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:254) to 'aes128_add_round_key' [70]  (1.81 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:255) [73]  (1.77 ns)

 <State 9>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:255) [73]  (0 ns)
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:256) to 'aes128_extract_round' [80]  (1.81 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257) [83]  (1.77 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:257) [83]  (0 ns)
	'getelementptr' operation ('state_addr_6', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) [90]  (0 ns)
	'load' operation ('state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [91]  (2.32 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [91]  (2.32 ns)
	'getelementptr' operation ('sbox_hw_addr_1', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) [93]  (0 ns)
	'load' operation ('sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) on array 'sbox_hw' [94]  (3.25 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) on array 'sbox_hw' [94]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257) of variable 'sbox_hw_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:257 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [95]  (2.32 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:260) to 'aes128_add_round_key' [100]  (1.81 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:73->AES_HLS_ECE1155/src/aes_hw.cpp:262) [106]  (0 ns)
	'getelementptr' operation ('state_addr_5', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) [113]  (0 ns)
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [114]  (2.32 ns)

 <State 20>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [114]  (2.32 ns)
	'getelementptr' operation ('sbox_hw_addr', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) [116]  (0 ns)
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) on array 'sbox_hw' [117]  (3.25 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) on array 'sbox_hw' [117]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262) of variable 'sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75->AES_HLS_ECE1155/src/aes_hw.cpp:262 on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [118]  (2.32 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.81ns
The critical path consists of the following:
	'call' operation (AES_HLS_ECE1155/src/aes_hw.cpp:265) to 'aes128_add_round_key' [123]  (1.81 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:267) [126]  (1.77 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:269) [137]  (1.77 ns)

 <State 26>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', AES_HLS_ECE1155/src/aes_hw.cpp:269) [137]  (0 ns)
	'add' operation ('tmp_33', AES_HLS_ECE1155/src/aes_hw.cpp:271) [146]  (1.74 ns)
	'getelementptr' operation ('state_addr_7', AES_HLS_ECE1155/src/aes_hw.cpp:271) [148]  (0 ns)
	'load' operation ('val', AES_HLS_ECE1155/src/aes_hw.cpp:271) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [149]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', AES_HLS_ECE1155/src/aes_hw.cpp:271) on array 'state', AES_HLS_ECE1155/src/aes_hw.cpp:240 [149]  (2.32 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
