---
title: "ch15-layout-basics"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch15-layout-basics]
---

- Chapter 15 VLSI Layout Examples
  - Defect Density Effects on Yield (p. 412)
  - 15.1 Chip Layout
    - Regularity in Layout
    - Standard-Cell Examples
      - Inverter Layout (Fig. 15.3)
      - Connection of Standard Cells to a Bus (Fig. 15.4)
      - Examples: Double Inverter, NAND, NOR, Transmission Gate (Fig. 15.5)
      - NAND-Based SR Latch Layout (Fig. 15.6)
      - Expanded PMOS Device Layout (Fig. 15.7)
      - NOR Implementation of SR Latch (Fig. 15.8)
    - Power and Ground Connections
      - Standard Cell Placement and Power/Ground Busing (Fig. 15.9)
      - Decoupling Capacitor (Fig. 15.10)
      - Busing to Decrease Signal Coupling (Fig. 15.11)
    - An Adder Example
      - Latch Schematic and Layout (Fig. 15.12)
      - AOI Static Adder Layout (Fig. 15.13)
      - Complete Adder Layout (Fig. 15.14)
    - A 4-to-1 MUX/DEMUX Layout (Fig. 15.15)
  - 15.2 Layout Steps by Dean Moriarty
    - Planning and Stick Diagrams
      - Inverter Schematic and Stick Diagram (Fig. 15.16)
      - Inverter Layout (Fig. 15.17)
      - Quadrupled Width Inverter: Schematic, Stick Diagram, Layout (Fig. 15.18)
      - NAND and NOR Stick Diagrams and Layouts (Fig. 15.19)
    - Device Placement
      - Dynamic Register Schematic (Fig. 15.20)
      - Dynamic Register Stick Diagrams and Layout (Fig. 15.21)
    - Polish
    - Standard Cells Versus Full-Custom Layout
      - Standard-Cell Block Layout (Fig. 15.22)
      - Full-Custom Digital Filter Layout (Fig. 15.23)
      - Interpolation Filter Cell Details and Abutment (Fig. 15.24)
  - Additional Reading
