# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 3.2e-05 2048 0.066 2800 680960 155.016 81.0596 5790.16 2359.1 8385.7 8385.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 3.2e-05 2048 0.066 2800 681984 155.315 81.2561 6840.89 2361.32 9439.13 9439.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 3.2e-05 2048 0.066 2800 680960 155.167 81.1968 7098.09 2364.63 9699.44 9699.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 3.2e-05 2048 0.066 2800 680448 154.77 81.1319 6627.64 2361.1 9224.98 9225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 3.2e-05 2048 0.066 2800 681600 155.471 81.3745 6719.42 2364.94 9321.55 9321.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 3.2e-05 2048 0.066 2800 679168 155.104 81.2893 6863.87 2363.08 9463.7 9464.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 3.2e-05 2048 0.066 2800 679680 155.268 81.0917 6909.97 2359.11 9505.78 9506.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 3.2e-05 2048 0.066 2800 679936 155.202 81.2435 6688.56 2364.87 9290.22 9290.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 3.2e-05 2048 0.066 2800 678912 155.476 81.5436 6740.66 2365.15 9343.19 9343.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 3.2e-05 2048 0.066 2800 681600 155.035 81.5324 7257.86 2361.3 9856.07 9856.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 3.2e-05 2048 0.066 2800 675840 155.442 81.2453 8353.68 2365.55 10956.3 10956.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 3.2e-05 2048 0.066 2805 681472 154.97 81.0246 5841.5 2362.98 8440.82 8441.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 3.2e-05 2048 0.066 2805 681600 155.384 81.3855 5912.71 2360.8 8510.63 8510.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 3.2e-05 2048 0.066 2805 681984 155 81.1195 5871.49 2363.09 8471.03 8471.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 3.2e-05 2048 0.066 2805 680960 155.443 81.1789 6013.54 2362.45 8612.97 8613.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 3.2e-05 2048 0.066 2805 680960 154.978 81.282 5997.93 2361.55 8596.06 8596.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 3.2e-05 2048 0.066 2805 681984 155.169 81.3393 6971.34 2362.97 9571.17 9571.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 3.2e-05 2048 0.066 2805 680960 155.122 81.7482 6796.14 2364.87 9398.25 9398.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 3.2e-05 2048 0.066 2805 680448 154.634 81.2665 7216.84 2361.26 9814.35 9814.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 3.2e-05 2048 0.066 2805 681600 155.182 81.3277 7172.85 2362.5 9772.21 9772.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 3.2e-05 2048 0.066 2805 679168 154.973 81.2033 7207.91 2360.83 9805.26 9805.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 3.2e-05 2048 0.066 2805 679680 155.276 81.6927 7103.5 2361.5 9702.32 9702.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 3.2e-05 2048 0.066 2805 679936 154.962 81.3959 6805.33 2362.18 9404.22 9404.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 3.2e-05 2048 0.066 2805 678912 155.585 81.8551 7903.84 2367.51 10509.1 10509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 3.2e-05 2048 0.066 2805 681600 154.994 81.5759 8000.1 2363.3 10600.3 10600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 3.2e-05 2048 0.066 2805 675840 155.69 81.6892 7211.72 2365.43 9814.89 9815.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 3.2e-05 2048 0.066 2800 681472 154.797 81.1412 5525.47 2361.1 8122.84 8123.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 3.2e-05 2048 0.066 2800 681600 155.592 81.2476 6222.54 2362.19 8821.91 8822.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 3.2e-05 2048 0.066 2800 681984 155.154 81.1485 5793.31 2360.68 8390.63 8390.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 3.2e-05 2048 0.066 2800 680960 155.445 81.1843 5857.81 2363.87 8458.66 8458.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 3.2e-05 2048 0.066 2800 680960 154.936 81.2226 5782.83 2359.07 8378.4 8378.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 3.2e-05 2048 0.066 2800 681984 154.976 81.3585 7293.84 2362.52 9893.05 9893.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 3.2e-05 2048 0.066 2800 681984 154.685 81.2785 5074.53 2361.71 7672.54 7672.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 3.2e-05 2048 0.066 2800 680960 154.955 81.1526 7026.85 2362.43 9625.74 9626.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 3.2e-05 2048 0.066 2800 680960 154.621 81.1318 4908.03 2364.79 7508.91 7509.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 3.2e-05 2048 0.066 2800 680448 154.696 81.2256 6590.37 2363.36 9190.02 9190.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 3.2e-05 2048 0.066 2800 678912 155.305 81.3922 4699.3 2365.17 7301.5 7301.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 3.2e-05 2048 0.066 2800 681600 155.195 81.1844 6877.55 2361.14 9475.4 9475.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 3.2e-05 2048 0.066 2800 681600 155.037 81.4255 4842.31 2363.31 7442.43 7442.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 3.2e-05 2048 0.066 2800 679168 154.898 81.194 8707.94 2364.08 11308.5 11308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 3.2e-05 2048 0.066 2800 677376 154.54 81.3271 5689.02 2357.98 8283.19 8283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 3.2e-05 2048 0.066 2800 679680 155.123 81.1273 8359.75 2359.2 10955.5 10955.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 3.2e-05 2048 0.066 2800 679680 154.703 81.0843 5657.96 2360.12 8254.19 8254.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 3.2e-05 2048 0.066 2800 679936 154.977 81.5031 8128.92 2364.97 10730.7 10731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 3.2e-05 2048 0.066 2800 675840 155.466 81.3796 5423.36 2362.81 8023.36 8023.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 3.2e-05 2048 0.066 2800 678912 155.294 81.2174 7109.69 2367.78 9714.31 9714.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 3.2e-05 2048 0.066 2800 675840 157.096 81.4726 4959.83 2376.74 7575.47 7575.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 3.2e-05 2048 0.066 2800 681600 155.016 81.3464 7376.2 2363.14 9976.05 9976.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 3.2e-05 2048 0.066 2800 678400 156.1 81.5262 5309.57 2372.02 7919.56 7919.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 3.2e-05 2048 0.066 2808 680448 155.231 81.3693 5465.54 2363.87 8066.33 8066.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 3.2e-05 2048 0.066 2808 680320 156.111 81.5812 5788.72 2363.87 8390.64 8390.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 3.2e-05 2048 0.066 2808 680448 155.51 81.4961 5698.94 2367.27 8303.57 8303.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 3.2e-05 2048 0.066 2808 678912 155.361 81.4214 3667.79 2365.31 6270.2 6270.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 3.2e-05 2048 0.066 2808 680064 155.455 81.4031 6571.63 2362.72 9171.54 9171.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 3.2e-05 2048 0.066 2808 679168 155.126 81.4958 4158.81 2359.89 6755.65 6755.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 3.2e-05 2048 0.066 2808 679936 154.95 81.3707 6210.04 2365.91 8812.61 8812.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 3.2e-05 2048 0.066 2808 679936 155.018 81.3774 4049.09 2362.68 6648.49 6648.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 3.2e-05 2048 0.066 2808 680832 155.551 81.4373 7012.63 2364.05 9614.02 9614.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 3.2e-05 2048 0.066 2808 679680 155.761 81.6023 4907.16 2369.82 7514.68 7514.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 3.2e-05 2048 0.066 2808 679680 155.466 81.4199 6650.34 2365.34 9252.89 9253.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 3.2e-05 2048 0.066 2808 678400 155.991 81.5641 4748.52 2371.95 7358.36 7358.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 3.2e-05 2048 0.066 2808 678912 155.181 81.3259 8481.07 2365.21 11083.1 11083.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 3.2e-05 2048 0.066 2808 678912 155.52 81.7358 5433.65 2366.99 8038.23 8038.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 3.2e-05 2048 0.066 2808 680000 155.844 81.5983 8352.71 2364.51 10955 10955.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 3.2e-05 2048 0.066 2808 678400 156.403 81.7489 5651.91 2369.36 8259.75 8260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 3.2e-05 2048 0.066 2808 679168 155.087 81.566 8188.13 2360.53 10785.6 10785.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 3.2e-05 2048 0.066 2808 677376 154.596 81.279 5396.49 2356.4 7989.09 7989.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 3.2e-05 2048 0.066 2808 677760 155.968 81.6117 7917.62 2366.51 10522 10522.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 3.2e-05 2048 0.066 2808 675840 156.729 81.7175 5092.03 2369.72 7700.53 7700.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 3.2e-05 2048 0.066 2808 679936 154.926 81.4152 7596.64 2364.31 10197.6 10197.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 3.2e-05 2048 0.066 2808 675840 155.703 81.5216 5099.42 2363.66 7700.64 7700.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 3.2e-05 2048 0.066 2800 680960 154.781 81.0864 6172.82 2363.49 8772.52 8772.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 3.2e-05 2048 0.066 2800 680960 155.744 81.4928 5553 2364.18 8154.75 8155.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 3.2e-05 2048 0.066 2800 680960 155.26 81.2551 3584.85 2362.17 6183.87 6184.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 3.2e-05 2048 0.066 2800 681216 155.255 81.2888 5904.38 2362.93 8504.2 8504.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 3.2e-05 2048 0.066 2800 680448 154.715 81.2581 3817.52 2360.56 6414.4 6414.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 3.2e-05 2048 0.066 2800 680064 155.594 81.4255 6340.16 2362.26 8939.77 8940.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 3.2e-05 2048 0.066 2800 679168 154.961 81.2776 3983.54 2362.53 6582.63 6582.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 3.2e-05 2048 0.066 2800 679936 155.188 81.1722 6466.6 2364.52 9067.82 9068.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 3.2e-05 2048 0.066 2800 679936 155.043 81.1772 4193.78 2362.62 6792.96 6793.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 3.2e-05 2048 0.066 2800 680832 155.467 81.3184 6993.06 2364.04 9594.23 9594.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 3.2e-05 2048 0.066 2800 679680 155.461 81.3562 5007.04 2369.52 7613.7 7613.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 3.2e-05 2048 0.066 2800 680960 154.962 81.2496 6780.26 2362.59 9379.4 9379.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 3.2e-05 2048 0.066 2800 680960 154.646 81.193 4765.73 2362.81 7364.71 7364.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 3.2e-05 2048 0.066 2800 680448 154.554 81.2008 8228.46 2361.04 10825.6 10825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 3.2e-05 2048 0.066 2800 678912 155.324 81.4218 5515.78 2367.95 8120.82 8121.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 3.2e-05 2048 0.066 2800 680000 155.682 81.352 8225.66 2365.06 10828.1 10828.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 3.2e-05 2048 0.066 2800 678400 156.421 81.8197 5506.31 2371.89 8116.78 8117.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 3.2e-05 2048 0.066 2800 679168 154.901 81.2862 7976.8 2360.83 10574.2 10574.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 3.2e-05 2048 0.066 2800 677376 154.588 81.2676 5217.97 2356.61 7810.77 7811.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 3.2e-05 2048 0.066 2800 679680 155.132 81.0775 7728.88 2360.91 10326.4 10326.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 3.2e-05 2048 0.066 2800 679680 154.75 81.031 5136.55 2362.04 7734.7 7734.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 3.2e-05 2048 0.066 2800 679936 155.056 81.2118 7379.56 2364.34 9980.5 9980.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 3.2e-05 2048 0.066 2800 675840 155.493 81.3447 5203.07 2363.57 7803.82 7804.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 3.2e-05 2048 0.066 2816 680448 155.585 81.6851 5436.47 2366.82 8040.9 8041.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 3.2e-05 2048 0.066 2816 679936 155.482 81.395 3495.68 2362.79 6095.69 6095.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 3.2e-05 2048 0.066 2816 680320 156.06 81.5203 5551.14 2366.16 8155.22 8155.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 3.2e-05 2048 0.066 2816 679680 155.644 81.677 3578.57 2366.33 6182.57 6182.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 3.2e-05 2048 0.066 2816 680448 155.431 81.634 6010.28 2366.98 8614.67 8614.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 3.2e-05 2048 0.066 2816 678912 155.394 81.5904 3842.71 2367.36 6447.37 6447.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 3.2e-05 2048 0.066 2816 680064 155.797 81.5714 5909.4 2364.32 8511.42 8511.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 3.2e-05 2048 0.066 2816 679168 155.077 81.3727 3776.73 2360.48 6374 6374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 3.2e-05 2048 0.066 2816 677376 156.426 81.8037 3085.2 2366.02 5689.79 5690.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 3.2e-05 2048 0.066 2816 679936 155.427 81.4045 5874.09 2364.01 8475.27 8475.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 3.2e-05 2048 0.066 2816 679936 155.206 81.3202 3856.31 2363.48 6456.65 6456.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 3.2e-05 2048 0.066 2816 678912 155.623 81.5284 3207.2 2367.72 5812.41 5812.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 3.2e-05 2048 0.066 2816 679680 156.117 81.7112 8519.07 2368.92 11126.2 11126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 3.2e-05 2048 0.066 2816 679680 155.688 81.5287 5418.31 2367.49 8023.36 8023.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 3.2e-05 2048 0.066 2816 673920 156.648 81.5964 4414.59 2365.01 7018.16 7018.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 3.2e-05 2048 0.066 2816 679680 155.465 81.5665 7945.09 2365.67 10548.1 10548.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 3.2e-05 2048 0.066 2816 678400 156.037 81.551 5327.03 2371.35 7936.3 7936.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 3.2e-05 2048 0.066 2816 675840 156.625 81.7097 4446.49 2371.56 7056.71 7056.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 3.2e-05 2048 0.066 2816 678912 155.348 81.5537 7531.02 2387.95 10156.2 10156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 3.2e-05 2048 0.066 2816 678912 155.634 81.5575 4897.31 2367.47 7502.29 7502.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 3.2e-05 2048 0.066 2816 677376 155.09 81.3819 4241.16 2364.39 6842.35 6842.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 3.2e-05 2048 0.066 2816 680000 155.915 81.8324 7413.26 2366.99 10018.3 10018.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 3.2e-05 2048 0.066 2816 678400 156.529 81.5941 5165.39 2369.88 7773.74 7774.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 3.2e-05 2048 0.066 2816 676800 155.348 81.3397 4271.42 2357.56 6865.99 6866.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 3.2e-05 2048 0.066 2816 679168 155.003 81.4164 7242.62 2360.46 9839.85 9840.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 3.2e-05 2048 0.066 2816 677376 154.618 81.1668 5040.82 2358.62 7635.56 7635.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 3.2e-05 2048 0.066 2816 677376 156.048 81.396 4134.44 2368.51 6740.72 6740.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 3.2e-05 2048 0.066 2816 677760 156.099 81.805 7062.35 2364.72 9665.32 9665.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 3.2e-05 2048 0.066 2816 675840 156.701 81.6479 5040.85 2371.87 7651.39 7651.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 3.2e-05 2048 0.066 2816 673920 156.897 81.5615 4158.39 2367.81 6764.98 6765.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 3.2e-05 2048 0.066 2816 679936 155.095 81.5276 7131.77 2362.26 9730.98 9731.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 3.2e-05 2048 0.066 2816 675840 155.669 81.7005 4804.43 2365.27 7407.4 7407.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 3.2e-05 2048 0.066 2816 675840 157.025 81.5235 4352.3 2375.35 6966.54 6966.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 3.2e-05 2048 0.066 2800 680960 154.682 81.2275 5496.92 2365.38 8098.56 8098.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 3.2e-05 2048 0.066 2800 679936 155.172 81.2096 3532.28 2364.89 6133.89 6134.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 3.2e-05 2048 0.066 2800 680960 155.339 81.296 6233.18 2364.16 8834.32 8834.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 3.2e-05 2048 0.066 2800 680960 154.931 81.232 3970.96 2364.08 6571.53 6571.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 3.2e-05 2048 0.066 2800 679680 155.125 81.1648 3239.02 2359.12 5834.76 5835.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 3.2e-05 2048 0.066 2800 681216 155.095 81.6631 5771.57 2365.14 8373.8 8374.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 3.2e-05 2048 0.066 2800 680448 154.582 81.0376 3761.04 2361.06 6358.06 6358.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 3.2e-05 2048 0.066 2800 679680 155.427 81.3575 3092.29 2367.61 5697.03 5697.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 3.2e-05 2048 0.066 2800 680064 155.455 81.3734 8230.66 2364.58 10832.4 10832.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 3.2e-05 2048 0.066 2800 679168 154.923 81.1827 5165.23 2360.45 7762.1 7762.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 3.2e-05 2048 0.066 2800 677376 155.813 81.3388 4185.4 2365.57 6788.46 6788.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 3.2e-05 2048 0.066 2800 679936 154.999 81.3167 7603.96 2362.29 10202.9 10203.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 3.2e-05 2048 0.066 2800 679936 154.986 81.3165 4747.17 2364.63 7348.43 7348.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 3.2e-05 2048 0.066 2800 678912 155.266 81.4745 3883.49 2365.31 6485.88 6486.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 3.2e-05 2048 0.066 2800 680832 155.438 81.4263 7861.89 2365.99 10465.1 10465.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 3.2e-05 2048 0.066 2800 679680 155.498 81.364 5090.63 2369.8 7697.63 7697.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 3.2e-05 2048 0.066 2800 677376 154.993 81.1899 4480.05 2354.92 7071.48 7071.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 3.2e-05 2048 0.066 2800 677376 154.924 81.3302 3994.33 2363.97 6594.89 6595.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 3.2e-05 2048 0.066 2800 680960 154.906 81.3124 7355.31 2362.02 9953.89 9954.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 3.2e-05 2048 0.066 2800 680960 154.655 81.413 5015.03 2364.49 7615.92 7616.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 3.2e-05 2048 0.066 2800 679680 154.686 80.99 4197.45 2361.55 6795 6795.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 3.2e-05 2048 0.066 2800 675840 155.466 81.1311 4106.02 2386.33 6732.33 6732.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 3.2e-05 2048 0.066 2800 680448 154.547 81.183 6934.24 2362.73 9533.03 9533.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 3.2e-05 2048 0.066 2800 678912 155.319 81.484 4937.36 2367.83 7542.32 7542.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 3.2e-05 2048 0.066 2800 677376 154.913 81.1133 4057.14 2364.08 6657.57 6657.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 3.2e-05 2048 0.066 2800 675840 156.996 81.4855 3796.94 2374.96 6410.71 6410.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 3.2e-05 2048 0.066 2800 680000 155.626 81.3831 7205.42 2365.12 9807.89 9808.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 3.2e-05 2048 0.066 2800 678400 156.471 81.6996 4886.78 2369.94 7495.22 7495.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 3.2e-05 2048 0.066 2800 676800 155.364 81.3614 4240.14 2359.52 6836.72 6837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 3.2e-05 2048 0.066 2800 678400 156.124 81.5495 3892.77 2373.2 6503.98 6504.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 3.2e-05 2048 0.066 2832 679424 155.422 81.4989 5936.38 2367.92 8541.56 8541.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 3.2e-05 2048 0.066 2832 678912 155.484 81.3834 3824.83 2367.05 6429.1 6429.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 3.2e-05 2048 0.066 2832 678912 155.233 81.3931 3165.86 2367.47 5770.29 5770.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 3.2e-05 2048 0.066 2832 679680 156.053 81.5119 5786.64 2365.77 8390.31 8390.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 3.2e-05 2048 0.066 2832 679680 155.568 81.3116 3783.69 2365.97 6386.87 6387.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 3.2e-05 2048 0.066 2832 677760 155.939 81.4712 3083.71 2364.3 5685.75 5686.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 3.2e-05 2048 0.066 2832 679680 155.683 81.5125 8059.57 2369.24 10666.3 10666.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 3.2e-05 2048 0.066 2832 678912 155.284 81.6169 5061.29 2365.58 7664.09 7664.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 3.2e-05 2048 0.066 2832 679680 155.689 81.3699 4085.53 2367.05 6689.98 6690.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 3.2e-05 2048 0.066 2832 678912 155.41 81.4782 3447.76 2365.76 6050.73 6050.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 3.2e-05 2048 0.066 2832 679168 155.877 81.45 7437.03 2366.95 10041.6 10041.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 3.2e-05 2048 0.066 2832 677376 155.92 81.354 4691.52 2365.29 7294.44 7294.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 3.2e-05 2048 0.066 2832 677376 156.209 81.4425 3854.77 2367.93 6460.67 6460.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 3.2e-05 2048 0.066 2832 673792 156.228 81.319 3449.3 2368.13 6055.31 6055.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 3.2e-05 2048 0.066 2832 678912 155.44 81.2708 7109.15 2365.15 9711.34 9711.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 3.2e-05 2048 0.066 2832 677888 156.073 81.39 4560.78 2370.05 7168.64 7168.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 3.2e-05 2048 0.066 2832 678912 155.507 81.4227 3780.63 2365.16 6383.06 6383.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 3.2e-05 2048 0.066 2832 675840 155.678 81.1328 3319.84 2363.72 5920.7 5920.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 3.2e-05 2048 0.066 2832 679680 156.069 81.5534 7083.84 2369.74 9691.54 9691.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 3.2e-05 2048 0.066 2832 679680 155.784 81.6846 4916.14 2369.22 7523.15 7523.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 3.2e-05 2048 0.066 2832 673920 156.896 81.3466 4133.15 2367.29 6739 6739.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 3.2e-05 2048 0.066 2832 677376 155.235 81.0894 4161.02 2364.11 6761.78 6762.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 3.2e-05 2048 0.066 2832 679680 155.517 81.3317 7000.13 2366.16 9603.46 9603.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 3.2e-05 2048 0.066 2832 678400 155.845 81.2752 5014.14 2371.67 7623.26 7623.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 3.2e-05 2048 0.066 2832 675840 156.592 81.492 4110.05 2370.5 6718.95 6719.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 3.2e-05 2048 0.066 2832 675840 155.795 80.9472 3838.87 2363.62 6439.58 6439.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 3.2e-05 2048 0.066 2800 679424 154.965 81.2426 6199.82 2365.98 8802.35 8802.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 3.2e-05 2048 0.066 2800 678912 155.313 81.4153 3948.33 2365.06 6550.45 6550.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 3.2e-05 2048 0.066 2800 678912 155.069 81.4705 3240.24 2366.99 5844.1 5844.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 3.2e-05 2048 0.066 2800 679680 155.802 81.5468 5800.03 2365.93 8403.67 8403.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 3.2e-05 2048 0.066 2800 679680 155.388 81.3771 3719.74 2367.8 6324.63 6324.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 3.2e-05 2048 0.066 2800 677760 155.84 81.5309 3090.07 2366.3 5694.08 5694.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 3.2e-05 2048 0.066 2800 678400 155.667 81.404 2662.33 2371.91 5271.63 5271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 3.2e-05 2048 0.066 2800 679680 155.423 81.544 7892.26 2369.01 10498.6 10498.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 3.2e-05 2048 0.066 2800 678912 155.115 81.515 4901.43 2365.59 7503.98 7504.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 3.2e-05 2048 0.066 2800 679680 155.359 81.4588 4007.17 2367.31 6611.64 6611.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 3.2e-05 2048 0.066 2800 678912 155.27 81.5078 3406.09 2367.54 6010.75 6011.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 3.2e-05 2048 0.066 2800 679168 155.679 81.4365 7237.38 2365.35 9840.19 9840.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 3.2e-05 2048 0.066 2800 677376 155.546 81.3453 4589.97 2365.26 7192.46 7192.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 3.2e-05 2048 0.066 2800 677376 155.835 81.3646 3765.02 2365.07 6367.62 6367.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 3.2e-05 2048 0.066 2800 673792 156.364 81.5132 3366.54 2366.38 5971.15 5971.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 3.2e-05 2048 0.066 2800 678912 155.241 81.3565 7077.44 2364.69 9679.07 9679.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 3.2e-05 2048 0.066 2800 677888 155.742 81.4209 4590.52 2369.81 7197.83 7198.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 3.2e-05 2048 0.066 2800 678912 155.204 81.3509 3841.67 2365.93 6444.48 6444.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 3.2e-05 2048 0.066 2800 675840 155.425 81.0537 3364.75 2363.27 5964.83 5965.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 3.2e-05 2048 0.066 2800 679680 155.893 81.443 7328.01 2367.47 9933.17 9933.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 3.2e-05 2048 0.066 2800 679680 155.431 82.1239 5237.09 2369.78 7844.76 7845.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 3.2e-05 2048 0.066 2800 673920 156.638 81.5329 4287.42 2367.07 6892.99 6893.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 3.2e-05 2048 0.066 2800 677376 154.962 81.1873 4070.3 2362.07 6668.86 6669.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 3.2e-05 2048 0.066 2800 673920 156.519 81.5402 3718 2365.96 6322.35 6322.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 3.2e-05 2048 0.066 2800 679680 155.342 81.3228 7140.89 2367.48 9745.38 9745.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 3.2e-05 2048 0.066 2800 678400 155.701 81.5903 4892.95 2371.36 7501.94 7502.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 3.2e-05 2048 0.066 2800 675840 156.55 81.4907 4142.46 2370.13 6750.96 6751.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 3.2e-05 2048 0.066 2800 675840 155.487 81.333 3825.71 2364.71 6427.58 6427.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 3.2e-05 2048 0.066 2800 678400 156.076 81.5176 3690.52 2372.67 6301.13 6301.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 3.2e-05 2048 0.066 2820 679936 155.338 81.4694 5766.63 2367.14 8370.91 8371.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 3.2e-05 2048 0.066 2820 678912 155.467 81.5402 3759.91 2365.08 6362.32 6362.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 3.2e-05 2048 0.066 2820 678912 155.306 81.5574 3055.64 2366.95 5659.79 5660.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 3.2e-05 2048 0.066 2820 677888 156.017 81.4436 2638.14 2369.9 5245.83 5246.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 3.2e-05 2048 0.066 2820 680320 155.731 81.6432 7946.66 2363.85 10548.2 10548.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 3.2e-05 2048 0.066 2820 679680 155.455 81.5234 4932.19 2365.81 7535.32 7535.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 3.2e-05 2048 0.066 2820 677760 156.006 81.6528 4011.19 2364.65 6613.84 6614.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 3.2e-05 2048 0.066 2820 678400 155.967 81.4136 3403.92 2371.43 6013.05 6013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 3.2e-05 2048 0.066 2820 680448 155.4 81.7162 7296.84 2366.7 9901 9901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 3.2e-05 2048 0.066 2820 678912 155.266 81.3731 4572.27 2367.75 7177 7177.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 3.2e-05 2048 0.066 2820 679680 155.64 81.4871 3758.36 2367.6 6363.43 6363.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 3.2e-05 2048 0.066 2820 678912 155.39 81.552 3377.55 2365.69 5980.51 5980.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 3.2e-05 2048 0.066 2820 675840 156.656 81.7029 2919.85 2372.05 5530.6 5530.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 3.2e-05 2048 0.066 2820 679168 155.982 81.5916 6948.42 2365.01 9551.34 9551.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 3.2e-05 2048 0.066 2820 677376 155.848 81.4388 4396.96 2367.51 7002.07 7002.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 3.2e-05 2048 0.066 2820 677376 156.359 81.6485 3697.42 2367.62 6303.38 6303.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 3.2e-05 2048 0.066 2820 673792 156.244 81.4434 3225.22 2366.2 5829.44 5829.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 3.2e-05 2048 0.066 2820 676480 156.686 81.4575 2859.47 2368.79 5466.74 5467.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 3.2e-05 2048 0.066 2820 678912 155.534 81.5149 6491.22 2366.93 9095.52 9095.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 3.2e-05 2048 0.066 2820 677888 155.992 81.5806 4360.52 2368.14 6966.57 6966.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 3.2e-05 2048 0.066 2820 678912 155.466 81.2583 3617.92 2366.1 6221.08 6221.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 3.2e-05 2048 0.066 2820 675840 155.618 81.5791 3273.74 2365.54 5876.81 5877.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 3.2e-05 2048 0.066 2820 675840 155.849 81.5366 2992.18 2363.67 5593.56 5593.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 3.2e-05 2048 0.066 2816 679424 155.637 81.4797 5666 2368.41 8271.86 8272.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 3.2e-05 2048 0.066 2816 678912 155.6 81.3958 3625.46 2365.36 6228.15 6228.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 3.2e-05 2048 0.066 2816 678912 155.351 81.5356 2997.41 2367.49 5602.11 5602.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 3.2e-05 2048 0.066 2816 677888 155.954 81.4371 2580.8 2368.53 5187.05 5187.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 3.2e-05 2048 0.066 2816 679040 156.292 82.0421 7608.4 2367.31 10214.4 10214.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 3.2e-05 2048 0.066 2816 678400 156.152 81.7555 4636.45 2371.48 7246.17 7246.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 3.2e-05 2048 0.066 2816 677760 155.953 81.6869 3825.69 2363.82 6427.48 6427.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 3.2e-05 2048 0.066 2816 678400 155.899 81.4984 3287.83 2392.41 5917.96 5918.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 3.2e-05 2048 0.066 2816 678400 156.5 81.6194 2998.65 2370.44 5607.55 5607.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 3.2e-05 2048 0.066 2816 679680 155.697 81.8278 7033.51 2367.38 9638.74 9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 3.2e-05 2048 0.066 2816 678912 155.35 81.784 4395.04 2367.51 7000.01 7000.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 3.2e-05 2048 0.066 2816 679680 155.69 81.6636 3618.3 2367.87 6223.86 6224.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 3.2e-05 2048 0.066 2816 678912 155.523 81.8911 3197.59 2367.2 5802.53 5802.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 3.2e-05 2048 0.066 2816 675840 156.609 81.6963 2799.21 2370.14 5407.99 5408.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 3.2e-05 2048 0.066 2816 679168 155.95 81.6022 6591.52 2364.57 9193.98 9194.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 3.2e-05 2048 0.066 2816 677376 155.827 81.5201 4175.21 2367.55 6780.43 6780.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 3.2e-05 2048 0.066 2816 677376 156.373 82.0201 3530.73 2367.83 6137.31 6137.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 3.2e-05 2048 0.066 2816 673792 156.274 81.3801 3083.3 2368.17 5689.46 5689.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 3.2e-05 2048 0.066 2816 676480 156.672 81.557 2743.94 2368.6 5351.1 5351.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 3.2e-05 2048 0.066 2816 678912 155.55 81.5597 6422 2367.05 9026.51 9026.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 3.2e-05 2048 0.066 2816 677888 155.989 81.794 4239.27 2369.86 6847.25 6847.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 3.2e-05 2048 0.066 2816 678912 155.564 81.6953 3511.68 2365.71 6114.98 6115.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 3.2e-05 2048 0.066 2816 675840 155.623 81.5241 3174.33 2365.29 5777.1 5777.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 3.2e-05 2048 0.066 2816 675840 155.8 81.3124 2917.95 2363.7 5519.08 5519.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 3.2e-05 2048 0.066 2816 675840 157.016 81.7058 2732.1 2376.96 5348.11 5348.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1250 3.2e-05 2048 0.066 2816 677120 157.109 81.6209 5648.56 2373.76 8261.38 8261.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 3.2e-05 2048 0.066 2816 676864 156.77 81.6887 6334.72 2372.49 8946.01 8946.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 3.2e-05 2048 0.066 2816 675840 157.07 81.5619 4087.6 2375.69 6702.25 6702.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 3.2e-05 2048 0.066 2816 675840 156.842 81.5164 3334.33 2373.28 5946.3 5946.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 3.2e-05 2048 0.066 2816 675840 156.985 81.5509 2982.58 2375.35 5596.8 5597.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 3.2e-05 2048 0.066 2816 675840 157.084 81.7352 2727.3 2378.25 5344.69 5344.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 3.2e-05 2048 0.066 2816 675840 157.04 81.6472 2521.13 2373.92 5134.07 5134.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 3.2e-05 2048 0.066 2816 673792 156.218 81.3382 2362.64 2365.35 4965.86 4966.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 3.2e-05 2048 0.066 2816 671744 157.518 81.659 2240.76 2375.99 4856.25 4856.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1250 3.2e-05 2048 0.066 2820 673792 156.263 81.3481 2177.41 2367.89 4783.24 4783.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1250 3.2e-05 2048 0.066 2816 673792 156.279 81.5945 2125.37 2368.25 4731.83 4732.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1250 3.2e-05 2048 0.066 2800 676480 156.721 81.6664 2187.95 2369.21 4795.89 4796.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1250 3.2e-05 2048 0.066 2832 676480 156.712 81.4268 2187.99 2368.67 4795.14 4795.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1250 3.2e-05 2048 0.066 2816 679936 155.126 81.4199 2520.45 2362.62 5119.93 5120.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 3.2e-05 2048 0.066 2816 668160 157.375 81.371 3750.02 2372.4 6361.51 6361.79
