module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_5;
  id_6 id_7 (
      .id_1(1),
      .id_5(id_2),
      .id_3(id_5),
      .id_4(id_5)
  );
  logic [id_4 : id_5] id_8;
endmodule
