<stg><name>softmax<10></name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="13" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="25" op_0_bw="32">
<![CDATA[
entry:0 %sum_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="23" op_0_bw="64">
<![CDATA[
entry:2 %phi_ln107_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln107_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="64">
<![CDATA[
entry:3 %phi_ln102_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln102_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="64">
<![CDATA[
entry:4 %maxLogit_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxLogit_1_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %agg_result_0_addr_1 = getelementptr i25 %agg_result_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:15 %store_ln0 = store i25 0, i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:16 %store_ln0 = store i25 0, i4 %agg_result_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %net_0_addr = getelementptr i25 %net_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
entry:26 %maxLogit = load i4 %net_0_addr

]]></Node>
<StgValue><ssdm name="maxLogit"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:29 %store_ln128 = store i4 0, i4 %i_6

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:30 %store_ln126 = store i25 0, i25 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %agg_result_0_addr_2 = getelementptr i25 %agg_result_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %agg_result_0_addr_3 = getelementptr i25 %agg_result_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:17 %store_ln0 = store i25 0, i4 %agg_result_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:18 %store_ln0 = store i25 0, i4 %agg_result_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
entry:26 %maxLogit = load i4 %net_0_addr

]]></Node>
<StgValue><ssdm name="maxLogit"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %agg_result_0_addr_4 = getelementptr i25 %agg_result_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %agg_result_0_addr_5 = getelementptr i25 %agg_result_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:19 %store_ln0 = store i25 0, i4 %agg_result_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:20 %store_ln0 = store i25 0, i4 %agg_result_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="0">
<![CDATA[
entry:27 %call_ln119 = call void @softmax<10>_Pipeline_VITIS_LOOP_120_1, i25 %maxLogit, i25 %net_0, i25 %maxLogit_1_loc

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %agg_result_0_addr_6 = getelementptr i25 %agg_result_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_6"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %agg_result_0_addr_7 = getelementptr i25 %agg_result_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_7"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:21 %store_ln0 = store i25 0, i4 %agg_result_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:22 %store_ln0 = store i25 0, i4 %agg_result_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="0">
<![CDATA[
entry:27 %call_ln119 = call void @softmax<10>_Pipeline_VITIS_LOOP_120_1, i25 %maxLogit, i25 %net_0, i25 %maxLogit_1_loc

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %agg_result_0_addr_8 = getelementptr i25 %agg_result_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %agg_result_0_addr_9 = getelementptr i25 %agg_result_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_9"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:23 %store_ln0 = store i25 0, i4 %agg_result_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:24 %store_ln0 = store i25 0, i4 %agg_result_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:28 %maxLogit_1_loc_load = load i25 %maxLogit_1_loc

]]></Node>
<StgValue><ssdm name="maxLogit_1_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln128 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body12:0 %i = load i4 %i_6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body12:1 %icmp_ln128 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body12:2 %add_ln128 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:3 %br_ln128 = br i1 %icmp_ln128, void %for.body12.split_ifconv, void %for.cond.cleanup11

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
for.body12.split_ifconv:0 %zext_ln128 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split_ifconv:3 %net_0_addr_1 = getelementptr i25 %net_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="net_0_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="4">
<![CDATA[
for.body12.split_ifconv:4 %net_0_load = load i4 %net_0_addr_1

]]></Node>
<StgValue><ssdm name="net_0_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
for.cond.cleanup11:0 %sum_1_load_1 = load i25 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.cond.cleanup11:1 %icmp_ln137 = icmp_eq  i25 %sum_1_load_1, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.cond.cleanup11:2 %sum = select i1 %icmp_ln137, i25 131072, i25 %sum_1_load_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.cond.cleanup11:3 %call_ln137 = call void @softmax<10>_Pipeline_VITIS_LOOP_138_3, i25 %agg_result_0, i25 %sum

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="4">
<![CDATA[
for.body12.split_ifconv:4 %net_0_load = load i4 %net_0_addr_1

]]></Node>
<StgValue><ssdm name="net_0_load"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body12.split_ifconv:5 %x = sub i25 %net_0_load, i25 %maxLogit_1_loc_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body12.split_ifconv:6 %icmp_ln131 = icmp_slt  i25 %x, i25 32243712

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body12.split_ifconv:7 %x_1 = select i1 %icmp_ln131, i25 32243712, i25 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="25">
<![CDATA[
for.body12.split_ifconv:8 %trunc_ln130 = trunc i25 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body12.split_ifconv:9 %icmp_ln86 = icmp_sgt  i25 %x_1, i25 1310720

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
for.body12.split_ifconv:10 %select_ln86 = select i1 %icmp_ln86, i22 1310720, i22 %trunc_ln130

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="41" op_0_bw="22">
<![CDATA[
for.body12.split_ifconv:11 %sext_ln88 = sext i22 %select_ln86

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.body12.split_ifconv:12 %mul_ln88 = mul i41 %sext_ln88, i41 189096

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split_ifconv:13 %y = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln88, i32 17, i32 40

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="24">
<![CDATA[
for.body12.split_ifconv:14 %sext_ln88_1 = sext i24 %y

]]></Node>
<StgValue><ssdm name="sext_ln88_1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split_ifconv:15 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i41.i32.i32, i41 %mul_ln88, i32 34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="7">
<![CDATA[
for.body12.split_ifconv:16 %sext_ln91 = sext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
for.body12.split_ifconv:17 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %mul_ln88, i32 40

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split_ifconv:18 %tmp_4 = partselect i17 @_ssdm_op_PartSelect.i17.i41.i32.i32, i41 %mul_ln88, i32 17, i32 33

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body12.split_ifconv:19 %icmp_ln91 = icmp_ne  i17 %tmp_4, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split_ifconv:20 %add_ln91 = add i8 %sext_ln91, i8 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body12.split_ifconv:21 %select_ln91 = select i1 %icmp_ln91, i8 %add_ln91, i8 %sext_ln91

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body12.split_ifconv:22 %int_part = select i1 %tmp, i8 %select_ln91, i8 %sext_ln91

]]></Node>
<StgValue><ssdm name="int_part"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8">
<![CDATA[
for.body12.split_ifconv:23 %trunc_ln91 = trunc i8 %int_part

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="17">
<![CDATA[
for.body12.split_ifconv:24 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %int_part, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body12.split_ifconv:25 %frac = sub i25 %sext_ln88_1, i25 %shl_ln

]]></Node>
<StgValue><ssdm name="frac"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="25">
<![CDATA[
for.body12.split_ifconv:26 %sext_ln95 = sext i25 %frac

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split_ifconv:27 %mul_ln95 = mul i40 %sext_ln95, i40 31483

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body12.split_ifconv:35 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %int_part, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split_ifconv:27 %mul_ln95 = mul i40 %sext_ln95, i40 31483

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split_ifconv:27 %mul_ln95 = mul i40 %sext_ln95, i40 31483

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split_ifconv:28 %add_ln95 = add i40 %mul_ln95, i40 11907366912

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split_ifconv:1 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split_ifconv:2 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split_ifconv:28 %add_ln95 = add i40 %mul_ln95, i40 11907366912

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="59" op_0_bw="25">
<![CDATA[
for.body12.split_ifconv:29 %sext_ln95_1 = sext i25 %frac

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="59" op_0_bw="40">
<![CDATA[
for.body12.split_ifconv:30 %sext_ln95_2 = sext i40 %add_ln95

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
for.body12.split_ifconv:31 %mul_ln95_1 = mul i59 %sext_ln95_2, i59 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
for.body12.split_ifconv:32 %add_ln95_1 = add i59 %mul_ln95_1, i59 2251799813685248

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split_ifconv:33 %frac_approx = partselect i25 @_ssdm_op_PartSelect.i25.i59.i32.i32, i59 %add_ln95_1, i32 34, i32 58

]]></Node>
<StgValue><ssdm name="frac_approx"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split_ifconv:34 %trunc_ln95_1 = partselect i23 @_ssdm_op_PartSelect.i23.i59.i32.i32, i59 %add_ln95_1, i32 34, i32 56

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split_ifconv:36 %br_ln99 = br i1 %tmp_7, void %VITIS_LOOP_100_1.i, void %VITIS_LOOP_105_2.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_100_1.i:0 %icmp_ln100 = icmp_sgt  i8 %int_part, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_100_1.i:1 %br_ln100 = br i1 %icmp_ln100, void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="7" op_3_bw="25">
<![CDATA[
for.body.i.preheader:0 %call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_100_1, i23 %trunc_ln95_1, i7 %trunc_ln91, i25 %phi_ln102_loc

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_105_2.i:0 %sub_i23 = sub i7 0, i7 %trunc_ln91

]]></Node>
<StgValue><ssdm name="sub_i23"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="7" op_3_bw="23">
<![CDATA[
VITIS_LOOP_105_2.i:1 %call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_105_2, i25 %frac_approx, i7 %sub_i23, i23 %phi_ln107_loc

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="7" op_3_bw="25">
<![CDATA[
for.body.i.preheader:0 %call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_100_1, i23 %trunc_ln95_1, i7 %trunc_ln91, i25 %phi_ln102_loc

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
for.body.i.preheader:1 %phi_ln102_loc_load = load i25 %phi_ln102_loc

]]></Node>
<StgValue><ssdm name="phi_ln102_loc_load"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.preheader:2 %br_ln0 = br void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_2.i:2 %phi_ln107_loc_load = load i23 %phi_ln107_loc

]]></Node>
<StgValue><ssdm name="phi_ln107_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="23">
<![CDATA[
VITIS_LOOP_105_2.i:3 %sext_ln105 = sext i23 %phi_ln107_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_2.i:4 %br_ln0 = br void %_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0" op_4_bw="25" op_5_bw="0">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %result_1 = phi i25 %sext_ln105, void %VITIS_LOOP_105_2.i, i25 %phi_ln102_loc_load, void %for.body.i.preheader, i25 %frac_approx, void %VITIS_LOOP_100_1.i

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %sum_1_load = load i25 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %agg_result_0_addr_10 = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %store_ln132 = store i25 %result_1, i4 %agg_result_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %sum_2 = add i25 %result_1, i25 %sum_1_load

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:5 %store_ln128 = store i4 %add_ln128, i4 %i_6

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="25" op_1_bw="25" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:6 %store_ln126 = store i25 %sum_2, i25 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
_Z14fast_exp_fixed8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:7 %br_ln128 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="7" op_3_bw="23">
<![CDATA[
VITIS_LOOP_105_2.i:1 %call_ln95 = call void @softmax<10>_Pipeline_VITIS_LOOP_105_2, i25 %frac_approx, i7 %sub_i23, i23 %phi_ln107_loc

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.cond.cleanup11:3 %call_ln137 = call void @softmax<10>_Pipeline_VITIS_LOOP_138_3, i25 %agg_result_0, i25 %sum

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
for.cond.cleanup11:4 %ret_ln144 = ret

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
