{
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      },
      "Pond":{
        "typegen":"cgralib.cgralib_pond_type",
        "genparams":{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "num_inputs":["Int",1], "num_outputs":["Int",1]}
      },
      "Pond_amber":{
        "typegen":"cgralib.cgralib_pond_amber_type",
        "genparams":{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "num_inputs":["Int",1], "num_outputs":["Int",1]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_pond_amber_type":[{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "cgralib_pond_type":[{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"},
        "modules":[
          [{"N":["Int",9], "operator":["String","corebit.and"]},{
              "type":["Record",[
                ["in",["Array",9,"BitIn"]],
                ["out","Bit"]
              ]]
            }]
        ]
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"},
        "modules":[
          [{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",10,["Array",16,"BitIn"]]],
                ["out",["Array",16,"Bit"]]
              ]]
            }],
          [{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",3,["Array",16,"BitIn"]]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"sparse",[
        [{"N":["Int",9], "operator":["String","corebit.and"]},["Record",[["in",["Array",9,"BitIn"]],["out","Bit"]]]]
      ]],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"implicit"],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"sparse",[
        [{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]},["Record",[["in",["Array",3,["Array",16,"BitIn"]]],["out",["Array",16,"Bit"]]]]],
        [{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]},["Record",[["in",["Array",10,["Array",16,"BitIn"]]],["out",["Array",16,"Bit"]]]]]
      ]],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "corebit":{
    "modules":{
      "and":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "concat":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out",["Array",2,"Bit"]]
        ]]
      },
      "const":{
        "type":["Record",[
          ["out","Bit"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "ibuf":{
        "type":["Record",[
          ["in","BitInOut"],
          ["out","Bit"]
        ]]
      },
      "mux":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["sel","BitIn"],
          ["out","Bit"]
        ]]
      },
      "not":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "or":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "pullresistor":{
        "type":["Record",[
          ["out","BitInOut"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "reg":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "reg_arst":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["arst",["Named","coreir.arstIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"arst_posedge":"Bool", "clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "term":{
        "type":["Record",[
          ["in","BitIn"]
        ]]
      },
      "tribuf":{
        "type":["Record",[
          ["in","BitIn"],
          ["en","BitIn"],
          ["out","BitInOut"]
        ]]
      },
      "undriven":{
        "type":["Record",[
          ["out","Bit"]
        ]]
      },
      "wire":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xnor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      }
    }
  },
  "coreir":{
    "generators":{
      "add":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "and":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "andr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "ashr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "concat":{
        "typegen":"coreir.concatTypeFun",
        "genparams":{"width0":"Int", "width1":"Int"}
      },
      "const":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",16]}
            }]
        ]
      },
      "eq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ibuf":{
        "typegen":"coreir.iBuf",
        "genparams":{"width":"Int"}
      },
      "lshr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "mem":{
        "typegen":"coreir.memType",
        "genparams":{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false], "sync_read":["Bool",false]}
      },
      "mul":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "mux":{
        "typegen":"coreir.muxType",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["sel","BitIn"],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "neg":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "neq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "not":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "or":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "orr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "pullresistor":{
        "typegen":"coreir.pullResistor",
        "genparams":{"width":"Int"}
      },
      "reg":{
        "typegen":"coreir.regType",
        "genparams":{"width":"Int"}
      },
      "reg_arst":{
        "typegen":"coreir.regRstType",
        "genparams":{"width":"Int"}
      },
      "sdiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      },
      "sge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "sgt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "shl":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sle":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out","Bit"]
              ]]
            }]
        ]
      },
      "slice":{
        "typegen":"coreir.sliceTypeFun",
        "genparams":{"hi":"Int", "lo":"Int", "width":"Int"},
        "defaultgenargs":{"hi":["Int",1], "lo":["Int",0]}
      },
      "slt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out","Bit"]
              ]]
            }]
        ]
      },
      "smod":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "srem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "strip":{
        "typegen":"coreir.stripTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "sub":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "term":{
        "typegen":"coreir.sngleInType",
        "genparams":{"width":"Int"}
      },
      "tribuf":{
        "typegen":"coreir.triBuf",
        "genparams":{"width":"Int"}
      },
      "udiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "uge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ugt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ule":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ult":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "undriven":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"}
      },
      "urem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "wire":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "wrap":{
        "typegen":"coreir.wrapTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "xor":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "xorr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "zext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      }
    },
    "typegens":{
      "binary":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "binaryReduce":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["out","Bit"]]]]
      ]],
      "concatTypeFun":[{"width0":"Int", "width1":"Int"},"implicit"],
      "constArrayTG":[{"type":"CoreIRType", "value":"Int"},"implicit"],
      "extTypeFun":[{"width_in":"Int", "width_out":"Int"},"implicit"],
      "iBuf":[{"width":"Int"},"implicit"],
      "memType":[{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},"implicit"],
      "muxType":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["sel","BitIn"],["out",["Array",16,"Bit"]]]]]
      ]],
      "pullResistor":[{"width":"Int"},"implicit"],
      "regArrayTG":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},"implicit"],
      "regRstType":[{"width":"Int"},"implicit"],
      "regType":[{"width":"Int"},"implicit"],
      "singleOutType":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["out",["Array",16,"Bit"]]]]]
      ]],
      "sliceTypeFun":[{"hi":"Int", "lo":"Int", "width":"Int"},"implicit"],
      "sngleInType":[{"width":"Int"},"implicit"],
      "stripTypeFun":[{"type":"CoreIRType"},"implicit"],
      "ternary":[{"width":"Int"},"implicit"],
      "triBuf":[{"width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"],
      "unaryReduce":[{"width":"Int"},"implicit"],
      "wrapTypeFun":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "float":{
    "generators":{
      "abs":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "acos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "add":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "asin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan2":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ceil":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "cos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "div":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "eq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "exp":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "flr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ge":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "gt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "le":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ln":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "lt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "max":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "min":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mul":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mux":{
        "typegen":"float.muxType",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neg":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "power":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rem":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rnd":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqrt":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sub":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tanh":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      }
    },
    "typegens":{
      "binary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "binaryReduce":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "muxType":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "unary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"]
    }
  },
  "float_DW":{
    "generators":{
      "fp_add":{
        "typegen":"float_DW.binary",
        "genparams":{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},
        "metadata":{"verilog":{"definition":"DW_fp_add #(.sig_width(sig_width), .exp_width(exp_width), .ieee_compliance(ieee_compliance)) add_inst (.a(a),.b(b),.rnd(rnd),.z(z),.status(status));","interface":["input [exp_width+sig_width:0] a","input [exp_width+sig_width:0] b","input [2:0] rnd","output [exp_width+sig_width:0] z","output [7:0] status"]}}
      },
      "fp_mul":{
        "typegen":"float_DW.binary",
        "genparams":{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},
        "metadata":{"verilog":{"definition":"DW_fp_mult #(.sig_width(sig_width), .exp_width(exp_width), .ieee_compliance(ieee_compliance)) mul_inst (.a(a),.b(b),.rnd(rnd),.z(z),.status(status));","interface":["input [exp_width+sig_width:0] a","input [exp_width+sig_width:0] b","input [2:0] rnd","output [exp_width+sig_width:0] z","output [7:0] status"]}}
      }
    },
    "typegens":{
      "binary":[{"exp_width":"Int", "ieee_compliance":"Bool", "sig_width":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1262_1263_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1269_1270_1271":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_3_1261_1262":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_3_1261_1265":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_3_1261_1263":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__1270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__1261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__1261$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__1261$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_1262_1263_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1265_1265_1266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1268_1268_1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_1264_1266_1267":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1267_1271_1272":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_3_1261_1262.out","add_1262_1263_1268.in0"],
          ["ashr_lgyy_stencil_3_1261_1263.out","add_1262_1263_1268.in1"],
          ["mul_1268_1268_1269.in0","add_1262_1263_1268.out"],
          ["mul_1268_1268_1269.in1","add_1262_1263_1268.out"],
          ["mul_1268_1268_1269.out","ashr_1269_1270_1271.in0"],
          ["const_p4__1270.out","ashr_1269_1270_1271.in1"],
          ["sub_1267_1271_1272.in1","ashr_1269_1270_1271.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_3_1261_1262.in0"],
          ["const_p6__1261.out","ashr_lgxx_stencil_3_1261_1262.in1"],
          ["mul_1262_1263_1264.in0","ashr_lgxx_stencil_3_1261_1262.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_3_1261_1265.in0"],
          ["const_p6__1261$2.out","ashr_lgxy_stencil_3_1261_1265.in1"],
          ["mul_1265_1265_1266.in0","ashr_lgxy_stencil_3_1261_1265.out"],
          ["mul_1265_1265_1266.in1","ashr_lgxy_stencil_3_1261_1265.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_3_1261_1263.in0"],
          ["const_p6__1261$1.out","ashr_lgyy_stencil_3_1261_1263.in1"],
          ["mul_1262_1263_1264.in1","ashr_lgyy_stencil_3_1261_1263.out"],
          ["sub_1264_1266_1267.in0","mul_1262_1263_1264.out"],
          ["sub_1264_1266_1267.in1","mul_1265_1265_1266.out"],
          ["sub_1267_1271_1272.out","self.out_cim_stencil"],
          ["sub_1267_1271_1272.in0","sub_1264_1266_1267.out"]
        ]
      },
      "hcompute_cim_stencil_1":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1304_1305_1310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1311_1312_1313":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_4_1303_1304":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_4_1303_1307":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_4_1303_1305":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__1312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__1303$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__1303$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_1304_1305_1306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1307_1307_1308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1310_1310_1311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_1306_1308_1309":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1309_1313_1314":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_4_1303_1304.out","add_1304_1305_1310.in0"],
          ["ashr_lgyy_stencil_4_1303_1305.out","add_1304_1305_1310.in1"],
          ["mul_1310_1310_1311.in0","add_1304_1305_1310.out"],
          ["mul_1310_1310_1311.in1","add_1304_1305_1310.out"],
          ["mul_1310_1310_1311.out","ashr_1311_1312_1313.in0"],
          ["const_p4__1312.out","ashr_1311_1312_1313.in1"],
          ["sub_1309_1313_1314.in1","ashr_1311_1312_1313.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_4_1303_1304.in0"],
          ["const_p6__1303.out","ashr_lgxx_stencil_4_1303_1304.in1"],
          ["mul_1304_1305_1306.in0","ashr_lgxx_stencil_4_1303_1304.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_4_1303_1307.in0"],
          ["const_p6__1303$2.out","ashr_lgxy_stencil_4_1303_1307.in1"],
          ["mul_1307_1307_1308.in0","ashr_lgxy_stencil_4_1303_1307.out"],
          ["mul_1307_1307_1308.in1","ashr_lgxy_stencil_4_1303_1307.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_4_1303_1305.in0"],
          ["const_p6__1303$1.out","ashr_lgyy_stencil_4_1303_1305.in1"],
          ["mul_1304_1305_1306.in1","ashr_lgyy_stencil_4_1303_1305.out"],
          ["sub_1306_1308_1309.in0","mul_1304_1305_1306.out"],
          ["sub_1306_1308_1309.in1","mul_1307_1307_1308.out"],
          ["sub_1309_1313_1314.out","self.out_cim_stencil"],
          ["sub_1309_1313_1314.in0","sub_1306_1308_1309.out"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil":{
        "type":["Record",[
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_grad_x_unclamp_stencil","const_p0__504.out"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil_1":{
        "type":["Record",[
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_grad_x_unclamp_stencil","const_p0__510.out"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil_2":{
        "type":["Record",[
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_537_538_539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_544_545_546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_grad_x_unclamp_stencil_1_534_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__533$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_532_533_534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_540_533_541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_535_536_537":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_539_541_542":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_542_543_544":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_535_536_537.out","add_537_538_539.in0"],
          ["self.in1_gray_stencil.2","add_537_538_539.in1"],
          ["sub_539_541_542.in0","add_537_538_539.out"],
          ["sub_542_543_544.out","add_544_545_546.in0"],
          ["self.in1_gray_stencil.5","add_544_545_546.in1"],
          ["self.out_grad_x_unclamp_stencil","add_544_545_546.out"],
          ["self.in0_grad_x_unclamp_stencil.0","add_grad_x_unclamp_stencil_1_534_535.in0"],
          ["mul_532_533_534.out","add_grad_x_unclamp_stencil_1_534_535.in1"],
          ["sub_535_536_537.in0","add_grad_x_unclamp_stencil_1_534_535.out"],
          ["mul_540_533_541.in1","const_p2__533$1.out"],
          ["mul_532_533_534.in1","const_p2__533.out"],
          ["self.in1_gray_stencil.0","mul_532_533_534.in0"],
          ["self.in1_gray_stencil.3","mul_540_533_541.in0"],
          ["sub_539_541_542.in1","mul_540_533_541.out"],
          ["sub_535_536_537.in1","self.in1_gray_stencil.1"],
          ["sub_542_543_544.in1","self.in1_gray_stencil.4"],
          ["sub_542_543_544.in0","sub_539_541_542.out"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil_3":{
        "type":["Record",[
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_595_596_597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_602_603_604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_grad_x_unclamp_stencil_2_592_593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__591$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_590_591_592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_598_591_599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_593_594_595":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_597_599_600":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_600_601_602":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_593_594_595.out","add_595_596_597.in0"],
          ["self.in1_gray_stencil.5","add_595_596_597.in1"],
          ["sub_597_599_600.in0","add_595_596_597.out"],
          ["sub_600_601_602.out","add_602_603_604.in0"],
          ["self.in1_gray_stencil.2","add_602_603_604.in1"],
          ["self.out_grad_x_unclamp_stencil","add_602_603_604.out"],
          ["self.in0_grad_x_unclamp_stencil.0","add_grad_x_unclamp_stencil_2_592_593.in0"],
          ["mul_590_591_592.out","add_grad_x_unclamp_stencil_2_592_593.in1"],
          ["sub_593_594_595.in0","add_grad_x_unclamp_stencil_2_592_593.out"],
          ["mul_598_591_599.in1","const_p2__591$1.out"],
          ["mul_590_591_592.in1","const_p2__591.out"],
          ["self.in1_gray_stencil.3","mul_590_591_592.in0"],
          ["self.in1_gray_stencil.0","mul_598_591_599.in0"],
          ["sub_597_599_600.in1","mul_598_591_599.out"],
          ["sub_600_601_602.in1","self.in1_gray_stencil.1"],
          ["sub_593_594_595.in1","self.in1_gray_stencil.4"],
          ["sub_600_601_602.in0","sub_597_599_600.out"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil":{
        "type":["Record",[
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_grad_y_unclamp_stencil","const_p0__792.out"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil_1":{
        "type":["Record",[
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_grad_y_unclamp_stencil","const_p0__798.out"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil_2":{
        "type":["Record",[
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_832_833_834_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "add_grad_y_unclamp_stencil_1_822_823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__821$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_820_821_822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_826_821_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_823_824_825":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_825_827_828":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_828_829_830":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_828_829_830.out","add_832_833_834_tree.in.0"],
          ["self.in1_gray_stencil.4","add_832_833_834_tree.in.1"],
          ["self.in1_gray_stencil.5","add_832_833_834_tree.in.2"],
          ["self.out_grad_y_unclamp_stencil","add_832_833_834_tree.out"],
          ["self.in0_grad_y_unclamp_stencil.0","add_grad_y_unclamp_stencil_1_822_823.in0"],
          ["mul_820_821_822.out","add_grad_y_unclamp_stencil_1_822_823.in1"],
          ["sub_823_824_825.in0","add_grad_y_unclamp_stencil_1_822_823.out"],
          ["mul_826_821_827.in1","const_p2__821$1.out"],
          ["mul_820_821_822.in1","const_p2__821.out"],
          ["self.in1_gray_stencil.0","mul_820_821_822.in0"],
          ["self.in1_gray_stencil.2","mul_826_821_827.in0"],
          ["sub_825_827_828.in1","mul_826_821_827.out"],
          ["sub_823_824_825.in1","self.in1_gray_stencil.1"],
          ["sub_828_829_830.in1","self.in1_gray_stencil.3"],
          ["sub_825_827_828.in0","sub_823_824_825.out"],
          ["sub_828_829_830.in0","sub_825_827_828.out"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil_3":{
        "type":["Record",[
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_890_891_892_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "add_grad_y_unclamp_stencil_2_880_881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__879$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_878_879_880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_884_879_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_881_882_883":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_883_885_886":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_886_887_888":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["sub_886_887_888.out","add_890_891_892_tree.in.0"],
          ["self.in1_gray_stencil.4","add_890_891_892_tree.in.1"],
          ["self.in1_gray_stencil.5","add_890_891_892_tree.in.2"],
          ["self.out_grad_y_unclamp_stencil","add_890_891_892_tree.out"],
          ["self.in0_grad_y_unclamp_stencil.0","add_grad_y_unclamp_stencil_2_880_881.in0"],
          ["mul_878_879_880.out","add_grad_y_unclamp_stencil_2_880_881.in1"],
          ["sub_881_882_883.in0","add_grad_y_unclamp_stencil_2_880_881.out"],
          ["mul_884_879_885.in1","const_p2__879$1.out"],
          ["mul_878_879_880.in1","const_p2__879.out"],
          ["self.in1_gray_stencil.0","mul_878_879_880.in0"],
          ["self.in1_gray_stencil.2","mul_884_879_885.in0"],
          ["sub_883_885_886.in1","mul_884_879_885.out"],
          ["sub_881_882_883.in1","self.in1_gray_stencil.1"],
          ["sub_886_887_888.in1","self.in1_gray_stencil.3"],
          ["sub_883_885_886.in0","sub_881_882_883.out"],
          ["sub_886_887_888.in0","sub_883_885_886.out"]
        ]
      },
      "hcompute_gray_stencil":{
        "type":["Record",[
          ["out_gray_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_426_433_434_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "const_p150__425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const_p29__428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "const_p77__431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004d"]}
          },
          "const_p8__435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "lshr_434_435_436":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_424_425_426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_427_428_429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_430_431_432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_424_425_426.out","add_426_433_434_tree.in.0"],
          ["mul_427_428_429.out","add_426_433_434_tree.in.1"],
          ["mul_430_431_432.out","add_426_433_434_tree.in.2"],
          ["lshr_434_435_436.in0","add_426_433_434_tree.out"],
          ["mul_424_425_426.in1","const_p150__425.out"],
          ["mul_427_428_429.in1","const_p29__428.out"],
          ["mul_430_431_432.in1","const_p77__431.out"],
          ["lshr_434_435_436.in1","const_p8__435.out"],
          ["self.out_gray_stencil","lshr_434_435_436.out"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.0","mul_424_425_426.in0"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.1","mul_427_428_429.in0"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.2","mul_430_431_432.in0"]
        ]
      },
      "hcompute_gray_stencil_1":{
        "type":["Record",[
          ["out_gray_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_471_478_479_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",3], "operator":["String","coreir.add"], "width":["Int",16]}
          },
          "const_p150__470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const_p29__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "const_p77__476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004d"]}
          },
          "const_p8__480$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "lshr_479_480_481":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_469_470_471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_472_473_474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_475_476_477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_469_470_471.out","add_471_478_479_tree.in.0"],
          ["mul_472_473_474.out","add_471_478_479_tree.in.1"],
          ["mul_475_476_477.out","add_471_478_479_tree.in.2"],
          ["lshr_479_480_481.in0","add_471_478_479_tree.out"],
          ["mul_469_470_471.in1","const_p150__470.out"],
          ["mul_472_473_474.in1","const_p29__473.out"],
          ["mul_475_476_477.in1","const_p77__476.out"],
          ["lshr_479_480_481.in1","const_p8__480$1.out"],
          ["self.out_gray_stencil","lshr_479_480_481.out"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.0","mul_469_470_471.in0"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.1","mul_472_473_474.in0"],
          ["self.in0_hw_input_global_wrapper_global_wrapper_stencil.2","mul_475_476_477.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_glb_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_glb_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_glb_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_global_wrapper_stencil","self.in0_hw_input_global_wrapper_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_glb_stencil":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_1369_1371_1372_tree":{
            "genref":"commonlib.bitopn",
            "genargs":{"N":["Int",9], "operator":["String","corebit.and"]}
          },
          "const_p0__1374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__1370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255__1373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_1372_1373_1374":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_1370_cim_stencil_2_1371":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_1355":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_1356":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_1358":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_1360":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_1362":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_1364":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_1366":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_1368":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_1355.out","bitand_1369_1371_1372_tree.in.0"],
          ["slt_cim_stencil_3_cim_stencil_2_1356.out","bitand_1369_1371_1372_tree.in.1"],
          ["slt_cim_stencil_4_cim_stencil_2_1358.out","bitand_1369_1371_1372_tree.in.2"],
          ["slt_cim_stencil_5_cim_stencil_2_1360.out","bitand_1369_1371_1372_tree.in.3"],
          ["slt_cim_stencil_6_cim_stencil_2_1362.out","bitand_1369_1371_1372_tree.in.4"],
          ["slt_cim_stencil_7_cim_stencil_2_1364.out","bitand_1369_1371_1372_tree.in.5"],
          ["slt_cim_stencil_8_cim_stencil_2_1366.out","bitand_1369_1371_1372_tree.in.6"],
          ["slt_cim_stencil_9_cim_stencil_2_1368.out","bitand_1369_1371_1372_tree.in.7"],
          ["sle_1370_cim_stencil_2_1371.out","bitand_1369_1371_1372_tree.in.8"],
          ["mux_1372_1373_1374.sel","bitand_1369_1371_1372_tree.out"],
          ["mux_1372_1373_1374.in0","const_p0__1374.out"],
          ["sle_1370_cim_stencil_2_1371.in0","const_p1__1370.out"],
          ["mux_1372_1373_1374.in1","const_p255__1373.out"],
          ["self.out_hw_output_glb_stencil","mux_1372_1373_1374.out"],
          ["slt_cim_stencil_1_cim_stencil_2_1355.in0","self.in0_cim_stencil.0"],
          ["sle_1370_cim_stencil_2_1371.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_1355.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_1356.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_1358.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_1360.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_1362.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_1364.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_1366.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_1368.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_1356.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_1358.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_1360.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_1362.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_1364.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_1366.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_1368.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_hw_output_glb_stencil_1":{
        "type":["Record",[
          ["out_hw_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_1446_1448_1449_tree":{
            "genref":"commonlib.bitopn",
            "genargs":{"N":["Int",9], "operator":["String","corebit.and"]}
          },
          "const_p0__1451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__1447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255__1450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_1449_1450_1451":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_1447_cim_stencil_11_1448":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_10_cim_stencil_11_1432":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_12_cim_stencil_11_1433":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_13_cim_stencil_11_1435":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_14_cim_stencil_11_1437":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_15_cim_stencil_11_1439":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_16_cim_stencil_11_1441":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_17_cim_stencil_11_1443":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_18_cim_stencil_11_1445":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_10_cim_stencil_11_1432.out","bitand_1446_1448_1449_tree.in.0"],
          ["slt_cim_stencil_12_cim_stencil_11_1433.out","bitand_1446_1448_1449_tree.in.1"],
          ["slt_cim_stencil_13_cim_stencil_11_1435.out","bitand_1446_1448_1449_tree.in.2"],
          ["slt_cim_stencil_14_cim_stencil_11_1437.out","bitand_1446_1448_1449_tree.in.3"],
          ["slt_cim_stencil_15_cim_stencil_11_1439.out","bitand_1446_1448_1449_tree.in.4"],
          ["slt_cim_stencil_16_cim_stencil_11_1441.out","bitand_1446_1448_1449_tree.in.5"],
          ["slt_cim_stencil_17_cim_stencil_11_1443.out","bitand_1446_1448_1449_tree.in.6"],
          ["slt_cim_stencil_18_cim_stencil_11_1445.out","bitand_1446_1448_1449_tree.in.7"],
          ["sle_1447_cim_stencil_11_1448.out","bitand_1446_1448_1449_tree.in.8"],
          ["mux_1449_1450_1451.sel","bitand_1446_1448_1449_tree.out"],
          ["mux_1449_1450_1451.in0","const_p0__1451.out"],
          ["sle_1447_cim_stencil_11_1448.in0","const_p1__1447.out"],
          ["mux_1449_1450_1451.in1","const_p255__1450.out"],
          ["self.out_hw_output_glb_stencil","mux_1449_1450_1451.out"],
          ["slt_cim_stencil_10_cim_stencil_11_1432.in0","self.in0_cim_stencil.0"],
          ["sle_1447_cim_stencil_11_1448.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_10_cim_stencil_11_1432.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_12_cim_stencil_11_1433.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_13_cim_stencil_11_1435.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_14_cim_stencil_11_1437.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_15_cim_stencil_11_1439.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_16_cim_stencil_11_1441.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_17_cim_stencil_11_1443.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_18_cim_stencil_11_1445.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_12_cim_stencil_11_1433.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_13_cim_stencil_11_1435.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_14_cim_stencil_11_1437.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_15_cim_stencil_11_1439.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_16_cim_stencil_11_1441.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_17_cim_stencil_11_1443.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_18_cim_stencil_11_1445.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_output_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_global_wrapper_stencil","self.in0_hw_output_glb_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__688.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__694.out"]
        ]
      },
      "hcompute_lgxx_stencil_2":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lxx_stencil_1_717_718_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_717_718_tree.in.0"],
          ["self.in0_lgxx_stencil.0","add_lxx_stencil_1_717_718_tree.in.1"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_1_717_718_tree.in.2"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_1_717_718_tree.in.3"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_1_717_718_tree.in.4"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_1_717_718_tree.in.5"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_1_717_718_tree.in.6"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_1_717_718_tree.in.7"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_1_717_718_tree.in.8"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_1_717_718_tree.in.9"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_717_718_tree.out"]
        ]
      },
      "hcompute_lgxx_stencil_3":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lxx_stencil_10_761_762_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lxx_stencil.0","add_lxx_stencil_10_761_762_tree.in.0"],
          ["self.in0_lgxx_stencil.0","add_lxx_stencil_10_761_762_tree.in.1"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_10_761_762_tree.in.2"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_10_761_762_tree.in.3"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_10_761_762_tree.in.4"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_10_761_762_tree.in.5"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_10_761_762_tree.in.6"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_10_761_762_tree.in.7"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_10_761_762_tree.in.8"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_10_761_762_tree.in.9"],
          ["self.out_lgxx_stencil","add_lxx_stencil_10_761_762_tree.out"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__990.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__996.out"]
        ]
      },
      "hcompute_lgxy_stencil_2":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lxy_stencil_1_1019_1020_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_1019_1020_tree.in.0"],
          ["self.in0_lgxy_stencil.0","add_lxy_stencil_1_1019_1020_tree.in.1"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_1_1019_1020_tree.in.2"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_1_1019_1020_tree.in.3"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_1_1019_1020_tree.in.4"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_1_1019_1020_tree.in.5"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_1_1019_1020_tree.in.6"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_1_1019_1020_tree.in.7"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_1_1019_1020_tree.in.8"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_1_1019_1020_tree.in.9"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_1019_1020_tree.out"]
        ]
      },
      "hcompute_lgxy_stencil_3":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lxy_stencil_10_1063_1064_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lxy_stencil.0","add_lxy_stencil_10_1063_1064_tree.in.0"],
          ["self.in0_lgxy_stencil.0","add_lxy_stencil_10_1063_1064_tree.in.1"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_10_1063_1064_tree.in.2"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_10_1063_1064_tree.in.3"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_10_1063_1064_tree.in.4"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_10_1063_1064_tree.in.5"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_10_1063_1064_tree.in.6"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_10_1063_1064_tree.in.7"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_10_1063_1064_tree.in.8"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_10_1063_1064_tree.in.9"],
          ["self.out_lgxy_stencil","add_lxy_stencil_10_1063_1064_tree.out"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__1146.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__1152.out"]
        ]
      },
      "hcompute_lgyy_stencil_2":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lyy_stencil_1_1175_1176_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_1175_1176_tree.in.0"],
          ["self.in0_lgyy_stencil.0","add_lyy_stencil_1_1175_1176_tree.in.1"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_1_1175_1176_tree.in.2"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_1_1175_1176_tree.in.3"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_1_1175_1176_tree.in.4"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_1_1175_1176_tree.in.5"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_1_1175_1176_tree.in.6"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_1_1175_1176_tree.in.7"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_1_1175_1176_tree.in.8"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_1_1175_1176_tree.in.9"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_1175_1176_tree.out"]
        ]
      },
      "hcompute_lgyy_stencil_3":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lyy_stencil_10_1219_1220_tree":{
            "genref":"commonlib.opn",
            "genargs":{"N":["Int",10], "operator":["String","coreir.add"], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_lyy_stencil.0","add_lyy_stencil_10_1219_1220_tree.in.0"],
          ["self.in0_lgyy_stencil.0","add_lyy_stencil_10_1219_1220_tree.in.1"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_10_1219_1220_tree.in.2"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_10_1219_1220_tree.in.3"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_10_1219_1220_tree.in.4"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_10_1219_1220_tree.in.5"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_10_1219_1220_tree.in.6"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_10_1219_1220_tree.in.7"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_10_1219_1220_tree.in.8"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_10_1219_1220_tree.in.9"],
          ["self.out_lgyy_stencil","add_lyy_stencil_10_1219_1220_tree.out"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_646_647_648":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_645_645_646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_643_644_645":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_x_unclamp_stencil_3_642_643":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_645_645_646.out","ashr_646_647_648.in0"],
          ["const_p6__647.out","ashr_646_647_648.in1"],
          ["self.out_lxx_stencil","ashr_646_647_648.out"],
          ["smax_643_644_645.in1","const_n180__644.out"],
          ["smin_grad_x_unclamp_stencil_3_642_643.in1","const_p180__642.out"],
          ["smax_643_644_645.out","mul_645_645_646.in0"],
          ["smax_643_644_645.out","mul_645_645_646.in1"],
          ["smin_grad_x_unclamp_stencil_3_642_643.in0","self.in0_grad_x_unclamp_stencil.0"],
          ["smin_grad_x_unclamp_stencil_3_642_643.out","smax_643_644_645.in0"]
        ]
      },
      "hcompute_lxx_stencil_1":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_671_672_673":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_670_670_671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_668_669_670":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_x_unclamp_stencil_4_667_668":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_670_670_671.out","ashr_671_672_673.in0"],
          ["const_p6__672.out","ashr_671_672_673.in1"],
          ["self.out_lxx_stencil","ashr_671_672_673.out"],
          ["smax_668_669_670.in1","const_n180__669.out"],
          ["smin_grad_x_unclamp_stencil_4_667_668.in1","const_p180__667.out"],
          ["smax_668_669_670.out","mul_670_670_671.in0"],
          ["smax_668_669_670.out","mul_670_670_671.in1"],
          ["smin_grad_x_unclamp_stencil_4_667_668.in0","self.in0_grad_x_unclamp_stencil.0"],
          ["smin_grad_x_unclamp_stencil_4_667_668.out","smax_668_669_670.in0"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_938_939_940":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_n180__934$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p180__932$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_935_937_938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_933_934_935":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smax_936_934_937":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_x_unclamp_stencil_5_932_933":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_y_unclamp_stencil_3_932_936":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_935_937_938.out","ashr_938_939_940.in0"],
          ["const_p6__939.out","ashr_938_939_940.in1"],
          ["self.out_lxy_stencil","ashr_938_939_940.out"],
          ["smax_936_934_937.in1","const_n180__934$1.out"],
          ["smax_933_934_935.in1","const_n180__934.out"],
          ["smin_grad_y_unclamp_stencil_3_932_936.in1","const_p180__932$1.out"],
          ["smin_grad_x_unclamp_stencil_5_932_933.in1","const_p180__932.out"],
          ["smax_933_934_935.out","mul_935_937_938.in0"],
          ["smax_936_934_937.out","mul_935_937_938.in1"],
          ["smin_grad_x_unclamp_stencil_5_932_933.in0","self.in0_grad_x_unclamp_stencil.0"],
          ["smin_grad_y_unclamp_stencil_3_932_936.in0","self.in1_grad_y_unclamp_stencil.0"],
          ["smin_grad_x_unclamp_stencil_5_932_933.out","smax_933_934_935.in0"],
          ["smin_grad_y_unclamp_stencil_3_932_936.out","smax_936_934_937.in0"]
        ]
      },
      "hcompute_lxy_stencil_1":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_970_971_972":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_n180__966$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p180__964$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_967_969_970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_965_966_967":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smax_968_966_969":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_x_unclamp_stencil_6_964_965":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_y_unclamp_stencil_4_964_968":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_967_969_970.out","ashr_970_971_972.in0"],
          ["const_p6__971.out","ashr_970_971_972.in1"],
          ["self.out_lxy_stencil","ashr_970_971_972.out"],
          ["smax_968_966_969.in1","const_n180__966$1.out"],
          ["smax_965_966_967.in1","const_n180__966.out"],
          ["smin_grad_y_unclamp_stencil_4_964_968.in1","const_p180__964$1.out"],
          ["smin_grad_x_unclamp_stencil_6_964_965.in1","const_p180__964.out"],
          ["smax_965_966_967.out","mul_967_969_970.in0"],
          ["smax_968_966_969.out","mul_967_969_970.in1"],
          ["smin_grad_x_unclamp_stencil_6_964_965.in0","self.in0_grad_x_unclamp_stencil.0"],
          ["smin_grad_y_unclamp_stencil_4_964_968.in0","self.in1_grad_y_unclamp_stencil.0"],
          ["smin_grad_x_unclamp_stencil_6_964_965.out","smax_965_966_967.in0"],
          ["smin_grad_y_unclamp_stencil_4_964_968.out","smax_968_966_969.in0"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_1104_1105_1106":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__1105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_1103_1103_1104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_1101_1102_1103":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_y_unclamp_stencil_5_1100_1101":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1103_1103_1104.out","ashr_1104_1105_1106.in0"],
          ["const_p6__1105.out","ashr_1104_1105_1106.in1"],
          ["self.out_lyy_stencil","ashr_1104_1105_1106.out"],
          ["smax_1101_1102_1103.in1","const_n180__1102.out"],
          ["smin_grad_y_unclamp_stencil_5_1100_1101.in1","const_p180__1100.out"],
          ["smax_1101_1102_1103.out","mul_1103_1103_1104.in0"],
          ["smax_1101_1102_1103.out","mul_1103_1103_1104.in1"],
          ["smin_grad_y_unclamp_stencil_5_1100_1101.in0","self.in0_grad_y_unclamp_stencil.0"],
          ["smin_grad_y_unclamp_stencil_5_1100_1101.out","smax_1101_1102_1103.in0"]
        ]
      },
      "hcompute_lyy_stencil_1":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_1129_1130_1131":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_n180__1127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff4c"]}
          },
          "const_p180__1125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00b4"]}
          },
          "const_p6__1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_1128_1128_1129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_1126_1127_1128":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_grad_y_unclamp_stencil_6_1125_1126":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1128_1128_1129.out","ashr_1129_1130_1131.in0"],
          ["const_p6__1130.out","ashr_1129_1130_1131.in1"],
          ["self.out_lyy_stencil","ashr_1129_1130_1131.out"],
          ["smax_1126_1127_1128.in1","const_n180__1127.out"],
          ["smin_grad_y_unclamp_stencil_6_1125_1126.in1","const_p180__1125.out"],
          ["smax_1126_1127_1128.out","mul_1128_1128_1129.in0"],
          ["smax_1126_1127_1128.out","mul_1128_1128_1129.in1"],
          ["smin_grad_y_unclamp_stencil_6_1125_1126.in0","self.in0_grad_y_unclamp_stencil.0"],
          ["smin_grad_y_unclamp_stencil_6_1125_1126.out","smax_1126_1127_1128.in0"]
        ]
      }
    }
  },
  "lakelib":{
    "generators":{
      "FifoMem":{
        "typegen":"lakelib.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "LinebufferMem":{
        "typegen":"lakelib.LinebufferMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "Ram":{
        "typegen":"lakelib.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "abstract_unified_buffer":{
        "typegen":"lakelib.abstract_unified_buffer_type",
        "genparams":{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"}
      },
      "linebuffer":{
        "typegen":"lakelib.lb_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},
        "defaultgenargs":{"has_stencil_valid":["Bool",false], "has_valid":["Bool",false]}
      },
      "linebuffer_recursive":{
        "typegen":"lakelib.lb_recursive_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"}
      },
      "new_unified_buffer":{
        "typegen":"lakelib.new_unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "istreams":["Json",{"input0":{"input_block":[1],"input_chunk":[1],"input_range":[1],"input_starting_addrs":[0],"input_stride":[0],"num_input_ports":[1]}}], "ostreams":["Json",{"output0":{"iter_cnt":1,"num_output_ports":1,"num_stencil_acc_dim":[0],"output_block":[1],"output_range":[1],"output_starting_addrs":[0],"output_stencil":[1],"output_stride":[1],"stencil_width":[1]}}]}
      },
      "unified_buffer":{
        "typegen":"lakelib.unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "input_chunk":["Json",{"input_chunk":[1]}], "input_range_0":["Int",1], "input_range_1":["Int",0], "input_range_2":["Int",0], "input_range_3":["Int",0], "input_range_4":["Int",0], "input_range_5":["Int",0], "input_starting_addrs":["Json",{"input_start":[0]}], "input_stride_0":["Int",0], "input_stride_1":["Int",0], "input_stride_2":["Int",0], "input_stride_3":["Int",0], "input_stride_4":["Int",0], "input_stride_5":["Int",0], "num_input_ports":["Int",1], "num_output_ports":["Int",1], "num_reduction_iter":["Int",1], "num_stencil_acc_dim":["Int",0], "output_starting_addrs":["Json",{"output_start":[0],"output_stencil":[1]}], "output_stencil":["Json",null], "range_0":["Int",1], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "stride_0":["Int",1], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "LinebufferMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "abstract_unified_buffer_type":[{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"},"implicit"],
      "lb_recursive_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"},"implicit"],
      "lb_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "new_unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},"implicit"],
      "unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"implicit"],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "memory":{
    "generators":{
      "fifo":{
        "typegen":"memory.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "ram":{
        "typegen":"memory.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "ram2":{
        "typegen":"memory.RamType2",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom":{
        "typegen":"memory.RomType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom2":{
        "typegen":"memory.Rom2Type",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer":{
        "typegen":"memory.rowbufferType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer_stencil_valid":{
        "typegen":"memory.rowbufferWithStencilValidType",
        "genparams":{"depth":"Int", "stencil_width":"Int", "width":"Int"}
      },
      "sync_read_mem":{
        "typegen":"memory.syncReadMemType",
        "genparams":{"depth":"Int", "has_init":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType2":[{"depth":"Int", "width":"Int"},"implicit"],
      "Rom2Type":[{"depth":"Int", "width":"Int"},"implicit"],
      "RomType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferWithStencilValidType":[{"depth":"Int", "stencil_width":"Int", "width":"Int"},"implicit"],
      "syncReadMemType":[{"depth":"Int", "has_init":"Bool", "width":"Int"},"implicit"]
    }
  }
}
}
