
CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010010  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c24  08010150  08010150  00020150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d74  08010d74  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  08010d74  08010d74  00020d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d7c  08010d7c  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d7c  08010d7c  00020d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010d80  08010d80  00020d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08010d84  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011a8  20000200  08010f80  00030200  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  200013a8  08010f80  000313a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018fc9  00000000  00000000  00030225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040f5  00000000  00000000  000491ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  0004d2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001488  00000000  00000000  0004e958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1b5  00000000  00000000  0004fde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e0ce  00000000  00000000  0006af95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000942df  00000000  00000000  00089063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011d342  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070e4  00000000  00000000  0011d394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000200 	.word	0x20000200
 800015c:	00000000 	.word	0x00000000
 8000160:	08010138 	.word	0x08010138

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000204 	.word	0x20000204
 800017c:	08010138 	.word	0x08010138

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_frsub>:
 8000b98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	e002      	b.n	8000ba4 <__addsf3>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_fsub>:
 8000ba0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ba4 <__addsf3>:
 8000ba4:	0042      	lsls	r2, r0, #1
 8000ba6:	bf1f      	itttt	ne
 8000ba8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bac:	ea92 0f03 	teqne	r2, r3
 8000bb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb8:	d06a      	beq.n	8000c90 <__addsf3+0xec>
 8000bba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bc2:	bfc1      	itttt	gt
 8000bc4:	18d2      	addgt	r2, r2, r3
 8000bc6:	4041      	eorgt	r1, r0
 8000bc8:	4048      	eorgt	r0, r1
 8000bca:	4041      	eorgt	r1, r0
 8000bcc:	bfb8      	it	lt
 8000bce:	425b      	neglt	r3, r3
 8000bd0:	2b19      	cmp	r3, #25
 8000bd2:	bf88      	it	hi
 8000bd4:	4770      	bxhi	lr
 8000bd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4249      	negne	r1, r1
 8000bf6:	ea92 0f03 	teq	r2, r3
 8000bfa:	d03f      	beq.n	8000c7c <__addsf3+0xd8>
 8000bfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000c00:	fa41 fc03 	asr.w	ip, r1, r3
 8000c04:	eb10 000c 	adds.w	r0, r0, ip
 8000c08:	f1c3 0320 	rsb	r3, r3, #32
 8000c0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__addsf3+0x78>
 8000c16:	4249      	negs	r1, r1
 8000c18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c20:	d313      	bcc.n	8000c4a <__addsf3+0xa6>
 8000c22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c26:	d306      	bcc.n	8000c36 <__addsf3+0x92>
 8000c28:	0840      	lsrs	r0, r0, #1
 8000c2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c2e:	f102 0201 	add.w	r2, r2, #1
 8000c32:	2afe      	cmp	r2, #254	; 0xfe
 8000c34:	d251      	bcs.n	8000cda <__addsf3+0x136>
 8000c36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c3e:	bf08      	it	eq
 8000c40:	f020 0001 	biceq.w	r0, r0, #1
 8000c44:	ea40 0003 	orr.w	r0, r0, r3
 8000c48:	4770      	bx	lr
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	eb40 0000 	adc.w	r0, r0, r0
 8000c50:	3a01      	subs	r2, #1
 8000c52:	bf28      	it	cs
 8000c54:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c58:	d2ed      	bcs.n	8000c36 <__addsf3+0x92>
 8000c5a:	fab0 fc80 	clz	ip, r0
 8000c5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c62:	ebb2 020c 	subs.w	r2, r2, ip
 8000c66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c6a:	bfaa      	itet	ge
 8000c6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c70:	4252      	neglt	r2, r2
 8000c72:	4318      	orrge	r0, r3
 8000c74:	bfbc      	itt	lt
 8000c76:	40d0      	lsrlt	r0, r2
 8000c78:	4318      	orrlt	r0, r3
 8000c7a:	4770      	bx	lr
 8000c7c:	f092 0f00 	teq	r2, #0
 8000c80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c84:	bf06      	itte	eq
 8000c86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c8a:	3201      	addeq	r2, #1
 8000c8c:	3b01      	subne	r3, #1
 8000c8e:	e7b5      	b.n	8000bfc <__addsf3+0x58>
 8000c90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c98:	bf18      	it	ne
 8000c9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c9e:	d021      	beq.n	8000ce4 <__addsf3+0x140>
 8000ca0:	ea92 0f03 	teq	r2, r3
 8000ca4:	d004      	beq.n	8000cb0 <__addsf3+0x10c>
 8000ca6:	f092 0f00 	teq	r2, #0
 8000caa:	bf08      	it	eq
 8000cac:	4608      	moveq	r0, r1
 8000cae:	4770      	bx	lr
 8000cb0:	ea90 0f01 	teq	r0, r1
 8000cb4:	bf1c      	itt	ne
 8000cb6:	2000      	movne	r0, #0
 8000cb8:	4770      	bxne	lr
 8000cba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cbe:	d104      	bne.n	8000cca <__addsf3+0x126>
 8000cc0:	0040      	lsls	r0, r0, #1
 8000cc2:	bf28      	it	cs
 8000cc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc8:	4770      	bx	lr
 8000cca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cce:	bf3c      	itt	cc
 8000cd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bxcc	lr
 8000cd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce2:	4770      	bx	lr
 8000ce4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce8:	bf16      	itet	ne
 8000cea:	4608      	movne	r0, r1
 8000cec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf0:	4601      	movne	r1, r0
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	bf06      	itte	eq
 8000cf6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cfa:	ea90 0f01 	teqeq	r0, r1
 8000cfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_ui2f>:
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e004      	b.n	8000d14 <__aeabi_i2f+0x8>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_i2f>:
 8000d0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d10:	bf48      	it	mi
 8000d12:	4240      	negmi	r0, r0
 8000d14:	ea5f 0c00 	movs.w	ip, r0
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d20:	4601      	mov	r1, r0
 8000d22:	f04f 0000 	mov.w	r0, #0
 8000d26:	e01c      	b.n	8000d62 <__aeabi_l2f+0x2a>

08000d28 <__aeabi_ul2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e00a      	b.n	8000d4c <__aeabi_l2f+0x14>
 8000d36:	bf00      	nop

08000d38 <__aeabi_l2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__aeabi_l2f+0x14>
 8000d46:	4240      	negs	r0, r0
 8000d48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4c:	ea5f 0c01 	movs.w	ip, r1
 8000d50:	bf02      	ittt	eq
 8000d52:	4684      	moveq	ip, r0
 8000d54:	4601      	moveq	r1, r0
 8000d56:	2000      	moveq	r0, #0
 8000d58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d5c:	bf08      	it	eq
 8000d5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d66:	fabc f28c 	clz	r2, ip
 8000d6a:	3a08      	subs	r2, #8
 8000d6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d70:	db10      	blt.n	8000d94 <__aeabi_l2f+0x5c>
 8000d72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d76:	4463      	add	r3, ip
 8000d78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d7c:	f1c2 0220 	rsb	r2, r2, #32
 8000d80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	eb43 0002 	adc.w	r0, r3, r2
 8000d8c:	bf08      	it	eq
 8000d8e:	f020 0001 	biceq.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	f102 0220 	add.w	r2, r2, #32
 8000d98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000da4:	fa21 f202 	lsr.w	r2, r1, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_fmul>:
 8000db4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000db8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dbc:	bf1e      	ittt	ne
 8000dbe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dc2:	ea92 0f0c 	teqne	r2, ip
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d06f      	beq.n	8000eac <__aeabi_fmul+0xf8>
 8000dcc:	441a      	add	r2, r3
 8000dce:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd2:	0240      	lsls	r0, r0, #9
 8000dd4:	bf18      	it	ne
 8000dd6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dda:	d01e      	beq.n	8000e1a <__aeabi_fmul+0x66>
 8000ddc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000de4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000de8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000df4:	bf3e      	ittt	cc
 8000df6:	0049      	lslcc	r1, r1, #1
 8000df8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dfc:	005b      	lslcc	r3, r3, #1
 8000dfe:	ea40 0001 	orr.w	r0, r0, r1
 8000e02:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e06:	2afd      	cmp	r2, #253	; 0xfd
 8000e08:	d81d      	bhi.n	8000e46 <__aeabi_fmul+0x92>
 8000e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e12:	bf08      	it	eq
 8000e14:	f020 0001 	biceq.w	r0, r0, #1
 8000e18:	4770      	bx	lr
 8000e1a:	f090 0f00 	teq	r0, #0
 8000e1e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e22:	bf08      	it	eq
 8000e24:	0249      	lsleq	r1, r1, #9
 8000e26:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e2a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e2e:	3a7f      	subs	r2, #127	; 0x7f
 8000e30:	bfc2      	ittt	gt
 8000e32:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e36:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e3a:	4770      	bxgt	lr
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	3a01      	subs	r2, #1
 8000e46:	dc5d      	bgt.n	8000f04 <__aeabi_fmul+0x150>
 8000e48:	f112 0f19 	cmn.w	r2, #25
 8000e4c:	bfdc      	itt	le
 8000e4e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e52:	4770      	bxle	lr
 8000e54:	f1c2 0200 	rsb	r2, r2, #0
 8000e58:	0041      	lsls	r1, r0, #1
 8000e5a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e5e:	f1c2 0220 	rsb	r2, r2, #32
 8000e62:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e66:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e6a:	f140 0000 	adc.w	r0, r0, #0
 8000e6e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e72:	bf08      	it	eq
 8000e74:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e78:	4770      	bx	lr
 8000e7a:	f092 0f00 	teq	r2, #0
 8000e7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e82:	bf02      	ittt	eq
 8000e84:	0040      	lsleq	r0, r0, #1
 8000e86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e8a:	3a01      	subeq	r2, #1
 8000e8c:	d0f9      	beq.n	8000e82 <__aeabi_fmul+0xce>
 8000e8e:	ea40 000c 	orr.w	r0, r0, ip
 8000e92:	f093 0f00 	teq	r3, #0
 8000e96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0049      	lsleq	r1, r1, #1
 8000e9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ea2:	3b01      	subeq	r3, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xe6>
 8000ea6:	ea41 010c 	orr.w	r1, r1, ip
 8000eaa:	e78f      	b.n	8000dcc <__aeabi_fmul+0x18>
 8000eac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	bf18      	it	ne
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d00a      	beq.n	8000ed2 <__aeabi_fmul+0x11e>
 8000ebc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec0:	bf18      	it	ne
 8000ec2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ec6:	d1d8      	bne.n	8000e7a <__aeabi_fmul+0xc6>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	4770      	bx	lr
 8000ed2:	f090 0f00 	teq	r0, #0
 8000ed6:	bf17      	itett	ne
 8000ed8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000edc:	4608      	moveq	r0, r1
 8000ede:	f091 0f00 	teqne	r1, #0
 8000ee2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ee6:	d014      	beq.n	8000f12 <__aeabi_fmul+0x15e>
 8000ee8:	ea92 0f0c 	teq	r2, ip
 8000eec:	d101      	bne.n	8000ef2 <__aeabi_fmul+0x13e>
 8000eee:	0242      	lsls	r2, r0, #9
 8000ef0:	d10f      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000ef2:	ea93 0f0c 	teq	r3, ip
 8000ef6:	d103      	bne.n	8000f00 <__aeabi_fmul+0x14c>
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	bf18      	it	ne
 8000efc:	4608      	movne	r0, r1
 8000efe:	d108      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000f00:	ea80 0001 	eor.w	r0, r0, r1
 8000f04:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f10:	4770      	bx	lr
 8000f12:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f16:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_fdiv>:
 8000f1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f24:	bf1e      	ittt	ne
 8000f26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f2a:	ea92 0f0c 	teqne	r2, ip
 8000f2e:	ea93 0f0c 	teqne	r3, ip
 8000f32:	d069      	beq.n	8001008 <__aeabi_fdiv+0xec>
 8000f34:	eba2 0203 	sub.w	r2, r2, r3
 8000f38:	ea80 0c01 	eor.w	ip, r0, r1
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f42:	d037      	beq.n	8000fb4 <__aeabi_fdiv+0x98>
 8000f44:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f48:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f4c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f54:	428b      	cmp	r3, r1
 8000f56:	bf38      	it	cc
 8000f58:	005b      	lslcc	r3, r3, #1
 8000f5a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f5e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f62:	428b      	cmp	r3, r1
 8000f64:	bf24      	itt	cs
 8000f66:	1a5b      	subcs	r3, r3, r1
 8000f68:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f6c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f76:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f7a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f7e:	bf24      	itt	cs
 8000f80:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f88:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f8c:	bf24      	itt	cs
 8000f8e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f92:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	bf18      	it	ne
 8000f9a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f9e:	d1e0      	bne.n	8000f62 <__aeabi_fdiv+0x46>
 8000fa0:	2afd      	cmp	r2, #253	; 0xfd
 8000fa2:	f63f af50 	bhi.w	8000e46 <__aeabi_fmul+0x92>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fac:	bf08      	it	eq
 8000fae:	f020 0001 	biceq.w	r0, r0, #1
 8000fb2:	4770      	bx	lr
 8000fb4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fb8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fbc:	327f      	adds	r2, #127	; 0x7f
 8000fbe:	bfc2      	ittt	gt
 8000fc0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fc4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fc8:	4770      	bxgt	lr
 8000fca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	3a01      	subs	r2, #1
 8000fd4:	e737      	b.n	8000e46 <__aeabi_fmul+0x92>
 8000fd6:	f092 0f00 	teq	r2, #0
 8000fda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fde:	bf02      	ittt	eq
 8000fe0:	0040      	lsleq	r0, r0, #1
 8000fe2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fe6:	3a01      	subeq	r2, #1
 8000fe8:	d0f9      	beq.n	8000fde <__aeabi_fdiv+0xc2>
 8000fea:	ea40 000c 	orr.w	r0, r0, ip
 8000fee:	f093 0f00 	teq	r3, #0
 8000ff2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0049      	lsleq	r1, r1, #1
 8000ffa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ffe:	3b01      	subeq	r3, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xda>
 8001002:	ea41 010c 	orr.w	r1, r1, ip
 8001006:	e795      	b.n	8000f34 <__aeabi_fdiv+0x18>
 8001008:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800100c:	ea92 0f0c 	teq	r2, ip
 8001010:	d108      	bne.n	8001024 <__aeabi_fdiv+0x108>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	f47f af7d 	bne.w	8000f12 <__aeabi_fmul+0x15e>
 8001018:	ea93 0f0c 	teq	r3, ip
 800101c:	f47f af70 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001020:	4608      	mov	r0, r1
 8001022:	e776      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001024:	ea93 0f0c 	teq	r3, ip
 8001028:	d104      	bne.n	8001034 <__aeabi_fdiv+0x118>
 800102a:	024b      	lsls	r3, r1, #9
 800102c:	f43f af4c 	beq.w	8000ec8 <__aeabi_fmul+0x114>
 8001030:	4608      	mov	r0, r1
 8001032:	e76e      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001034:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001038:	bf18      	it	ne
 800103a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800103e:	d1ca      	bne.n	8000fd6 <__aeabi_fdiv+0xba>
 8001040:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001044:	f47f af5c 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001048:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800104c:	f47f af3c 	bne.w	8000ec8 <__aeabi_fmul+0x114>
 8001050:	e75f      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001052:	bf00      	nop

08001054 <__aeabi_uldivmod>:
 8001054:	b953      	cbnz	r3, 800106c <__aeabi_uldivmod+0x18>
 8001056:	b94a      	cbnz	r2, 800106c <__aeabi_uldivmod+0x18>
 8001058:	2900      	cmp	r1, #0
 800105a:	bf08      	it	eq
 800105c:	2800      	cmpeq	r0, #0
 800105e:	bf1c      	itt	ne
 8001060:	f04f 31ff 	movne.w	r1, #4294967295
 8001064:	f04f 30ff 	movne.w	r0, #4294967295
 8001068:	f000 b9ae 	b.w	80013c8 <__aeabi_idiv0>
 800106c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001070:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001074:	f000 f83e 	bl	80010f4 <__udivmoddi4>
 8001078:	f8dd e004 	ldr.w	lr, [sp, #4]
 800107c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001080:	b004      	add	sp, #16
 8001082:	4770      	bx	lr

08001084 <__aeabi_d2lz>:
 8001084:	b538      	push	{r3, r4, r5, lr}
 8001086:	4605      	mov	r5, r0
 8001088:	460c      	mov	r4, r1
 800108a:	2200      	movs	r2, #0
 800108c:	2300      	movs	r3, #0
 800108e:	4628      	mov	r0, r5
 8001090:	4621      	mov	r1, r4
 8001092:	f7ff fcab 	bl	80009ec <__aeabi_dcmplt>
 8001096:	b928      	cbnz	r0, 80010a4 <__aeabi_d2lz+0x20>
 8001098:	4628      	mov	r0, r5
 800109a:	4621      	mov	r1, r4
 800109c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010a0:	f000 b80a 	b.w	80010b8 <__aeabi_d2ulz>
 80010a4:	4628      	mov	r0, r5
 80010a6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010aa:	f000 f805 	bl	80010b8 <__aeabi_d2ulz>
 80010ae:	4240      	negs	r0, r0
 80010b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010b4:	bd38      	pop	{r3, r4, r5, pc}
 80010b6:	bf00      	nop

080010b8 <__aeabi_d2ulz>:
 80010b8:	b5d0      	push	{r4, r6, r7, lr}
 80010ba:	2200      	movs	r2, #0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <__aeabi_d2ulz+0x34>)
 80010be:	4606      	mov	r6, r0
 80010c0:	460f      	mov	r7, r1
 80010c2:	f7ff fa21 	bl	8000508 <__aeabi_dmul>
 80010c6:	f7ff fcf7 	bl	8000ab8 <__aeabi_d2uiz>
 80010ca:	4604      	mov	r4, r0
 80010cc:	f7ff f9a2 	bl	8000414 <__aeabi_ui2d>
 80010d0:	2200      	movs	r2, #0
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <__aeabi_d2ulz+0x38>)
 80010d4:	f7ff fa18 	bl	8000508 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4630      	mov	r0, r6
 80010de:	4639      	mov	r1, r7
 80010e0:	f7ff f85a 	bl	8000198 <__aeabi_dsub>
 80010e4:	f7ff fce8 	bl	8000ab8 <__aeabi_d2uiz>
 80010e8:	4621      	mov	r1, r4
 80010ea:	bdd0      	pop	{r4, r6, r7, pc}
 80010ec:	3df00000 	.word	0x3df00000
 80010f0:	41f00000 	.word	0x41f00000

080010f4 <__udivmoddi4>:
 80010f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010f8:	9e08      	ldr	r6, [sp, #32]
 80010fa:	460d      	mov	r5, r1
 80010fc:	4604      	mov	r4, r0
 80010fe:	4688      	mov	r8, r1
 8001100:	2b00      	cmp	r3, #0
 8001102:	d14d      	bne.n	80011a0 <__udivmoddi4+0xac>
 8001104:	428a      	cmp	r2, r1
 8001106:	4694      	mov	ip, r2
 8001108:	d968      	bls.n	80011dc <__udivmoddi4+0xe8>
 800110a:	fab2 f282 	clz	r2, r2
 800110e:	b152      	cbz	r2, 8001126 <__udivmoddi4+0x32>
 8001110:	fa01 f302 	lsl.w	r3, r1, r2
 8001114:	f1c2 0120 	rsb	r1, r2, #32
 8001118:	fa20 f101 	lsr.w	r1, r0, r1
 800111c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001120:	ea41 0803 	orr.w	r8, r1, r3
 8001124:	4094      	lsls	r4, r2
 8001126:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800112a:	fbb8 f7f1 	udiv	r7, r8, r1
 800112e:	fa1f fe8c 	uxth.w	lr, ip
 8001132:	fb01 8817 	mls	r8, r1, r7, r8
 8001136:	fb07 f00e 	mul.w	r0, r7, lr
 800113a:	0c23      	lsrs	r3, r4, #16
 800113c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001140:	4298      	cmp	r0, r3
 8001142:	d90a      	bls.n	800115a <__udivmoddi4+0x66>
 8001144:	eb1c 0303 	adds.w	r3, ip, r3
 8001148:	f107 35ff 	add.w	r5, r7, #4294967295
 800114c:	f080 811e 	bcs.w	800138c <__udivmoddi4+0x298>
 8001150:	4298      	cmp	r0, r3
 8001152:	f240 811b 	bls.w	800138c <__udivmoddi4+0x298>
 8001156:	3f02      	subs	r7, #2
 8001158:	4463      	add	r3, ip
 800115a:	1a1b      	subs	r3, r3, r0
 800115c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001160:	fb01 3310 	mls	r3, r1, r0, r3
 8001164:	fb00 fe0e 	mul.w	lr, r0, lr
 8001168:	b2a4      	uxth	r4, r4
 800116a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800116e:	45a6      	cmp	lr, r4
 8001170:	d90a      	bls.n	8001188 <__udivmoddi4+0x94>
 8001172:	eb1c 0404 	adds.w	r4, ip, r4
 8001176:	f100 33ff 	add.w	r3, r0, #4294967295
 800117a:	f080 8109 	bcs.w	8001390 <__udivmoddi4+0x29c>
 800117e:	45a6      	cmp	lr, r4
 8001180:	f240 8106 	bls.w	8001390 <__udivmoddi4+0x29c>
 8001184:	4464      	add	r4, ip
 8001186:	3802      	subs	r0, #2
 8001188:	2100      	movs	r1, #0
 800118a:	eba4 040e 	sub.w	r4, r4, lr
 800118e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001192:	b11e      	cbz	r6, 800119c <__udivmoddi4+0xa8>
 8001194:	2300      	movs	r3, #0
 8001196:	40d4      	lsrs	r4, r2
 8001198:	e9c6 4300 	strd	r4, r3, [r6]
 800119c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011a0:	428b      	cmp	r3, r1
 80011a2:	d908      	bls.n	80011b6 <__udivmoddi4+0xc2>
 80011a4:	2e00      	cmp	r6, #0
 80011a6:	f000 80ee 	beq.w	8001386 <__udivmoddi4+0x292>
 80011aa:	2100      	movs	r1, #0
 80011ac:	e9c6 0500 	strd	r0, r5, [r6]
 80011b0:	4608      	mov	r0, r1
 80011b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011b6:	fab3 f183 	clz	r1, r3
 80011ba:	2900      	cmp	r1, #0
 80011bc:	d14a      	bne.n	8001254 <__udivmoddi4+0x160>
 80011be:	42ab      	cmp	r3, r5
 80011c0:	d302      	bcc.n	80011c8 <__udivmoddi4+0xd4>
 80011c2:	4282      	cmp	r2, r0
 80011c4:	f200 80fc 	bhi.w	80013c0 <__udivmoddi4+0x2cc>
 80011c8:	1a84      	subs	r4, r0, r2
 80011ca:	eb65 0303 	sbc.w	r3, r5, r3
 80011ce:	2001      	movs	r0, #1
 80011d0:	4698      	mov	r8, r3
 80011d2:	2e00      	cmp	r6, #0
 80011d4:	d0e2      	beq.n	800119c <__udivmoddi4+0xa8>
 80011d6:	e9c6 4800 	strd	r4, r8, [r6]
 80011da:	e7df      	b.n	800119c <__udivmoddi4+0xa8>
 80011dc:	b902      	cbnz	r2, 80011e0 <__udivmoddi4+0xec>
 80011de:	deff      	udf	#255	; 0xff
 80011e0:	fab2 f282 	clz	r2, r2
 80011e4:	2a00      	cmp	r2, #0
 80011e6:	f040 8091 	bne.w	800130c <__udivmoddi4+0x218>
 80011ea:	eba1 000c 	sub.w	r0, r1, ip
 80011ee:	2101      	movs	r1, #1
 80011f0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011f4:	fa1f fe8c 	uxth.w	lr, ip
 80011f8:	fbb0 f3f7 	udiv	r3, r0, r7
 80011fc:	fb07 0013 	mls	r0, r7, r3, r0
 8001200:	0c25      	lsrs	r5, r4, #16
 8001202:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001206:	fb0e f003 	mul.w	r0, lr, r3
 800120a:	42a8      	cmp	r0, r5
 800120c:	d908      	bls.n	8001220 <__udivmoddi4+0x12c>
 800120e:	eb1c 0505 	adds.w	r5, ip, r5
 8001212:	f103 38ff 	add.w	r8, r3, #4294967295
 8001216:	d202      	bcs.n	800121e <__udivmoddi4+0x12a>
 8001218:	42a8      	cmp	r0, r5
 800121a:	f200 80ce 	bhi.w	80013ba <__udivmoddi4+0x2c6>
 800121e:	4643      	mov	r3, r8
 8001220:	1a2d      	subs	r5, r5, r0
 8001222:	fbb5 f0f7 	udiv	r0, r5, r7
 8001226:	fb07 5510 	mls	r5, r7, r0, r5
 800122a:	fb0e fe00 	mul.w	lr, lr, r0
 800122e:	b2a4      	uxth	r4, r4
 8001230:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001234:	45a6      	cmp	lr, r4
 8001236:	d908      	bls.n	800124a <__udivmoddi4+0x156>
 8001238:	eb1c 0404 	adds.w	r4, ip, r4
 800123c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001240:	d202      	bcs.n	8001248 <__udivmoddi4+0x154>
 8001242:	45a6      	cmp	lr, r4
 8001244:	f200 80b6 	bhi.w	80013b4 <__udivmoddi4+0x2c0>
 8001248:	4628      	mov	r0, r5
 800124a:	eba4 040e 	sub.w	r4, r4, lr
 800124e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001252:	e79e      	b.n	8001192 <__udivmoddi4+0x9e>
 8001254:	f1c1 0720 	rsb	r7, r1, #32
 8001258:	408b      	lsls	r3, r1
 800125a:	fa22 fc07 	lsr.w	ip, r2, r7
 800125e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001262:	fa25 fa07 	lsr.w	sl, r5, r7
 8001266:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800126a:	fbba f8f9 	udiv	r8, sl, r9
 800126e:	fa20 f307 	lsr.w	r3, r0, r7
 8001272:	fb09 aa18 	mls	sl, r9, r8, sl
 8001276:	408d      	lsls	r5, r1
 8001278:	fa1f fe8c 	uxth.w	lr, ip
 800127c:	431d      	orrs	r5, r3
 800127e:	fa00 f301 	lsl.w	r3, r0, r1
 8001282:	fb08 f00e 	mul.w	r0, r8, lr
 8001286:	0c2c      	lsrs	r4, r5, #16
 8001288:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800128c:	42a0      	cmp	r0, r4
 800128e:	fa02 f201 	lsl.w	r2, r2, r1
 8001292:	d90b      	bls.n	80012ac <__udivmoddi4+0x1b8>
 8001294:	eb1c 0404 	adds.w	r4, ip, r4
 8001298:	f108 3aff 	add.w	sl, r8, #4294967295
 800129c:	f080 8088 	bcs.w	80013b0 <__udivmoddi4+0x2bc>
 80012a0:	42a0      	cmp	r0, r4
 80012a2:	f240 8085 	bls.w	80013b0 <__udivmoddi4+0x2bc>
 80012a6:	f1a8 0802 	sub.w	r8, r8, #2
 80012aa:	4464      	add	r4, ip
 80012ac:	1a24      	subs	r4, r4, r0
 80012ae:	fbb4 f0f9 	udiv	r0, r4, r9
 80012b2:	fb09 4410 	mls	r4, r9, r0, r4
 80012b6:	fb00 fe0e 	mul.w	lr, r0, lr
 80012ba:	b2ad      	uxth	r5, r5
 80012bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80012c0:	45a6      	cmp	lr, r4
 80012c2:	d908      	bls.n	80012d6 <__udivmoddi4+0x1e2>
 80012c4:	eb1c 0404 	adds.w	r4, ip, r4
 80012c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80012cc:	d26c      	bcs.n	80013a8 <__udivmoddi4+0x2b4>
 80012ce:	45a6      	cmp	lr, r4
 80012d0:	d96a      	bls.n	80013a8 <__udivmoddi4+0x2b4>
 80012d2:	3802      	subs	r0, #2
 80012d4:	4464      	add	r4, ip
 80012d6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80012da:	fba0 9502 	umull	r9, r5, r0, r2
 80012de:	eba4 040e 	sub.w	r4, r4, lr
 80012e2:	42ac      	cmp	r4, r5
 80012e4:	46c8      	mov	r8, r9
 80012e6:	46ae      	mov	lr, r5
 80012e8:	d356      	bcc.n	8001398 <__udivmoddi4+0x2a4>
 80012ea:	d053      	beq.n	8001394 <__udivmoddi4+0x2a0>
 80012ec:	2e00      	cmp	r6, #0
 80012ee:	d069      	beq.n	80013c4 <__udivmoddi4+0x2d0>
 80012f0:	ebb3 0208 	subs.w	r2, r3, r8
 80012f4:	eb64 040e 	sbc.w	r4, r4, lr
 80012f8:	fa22 f301 	lsr.w	r3, r2, r1
 80012fc:	fa04 f707 	lsl.w	r7, r4, r7
 8001300:	431f      	orrs	r7, r3
 8001302:	40cc      	lsrs	r4, r1
 8001304:	e9c6 7400 	strd	r7, r4, [r6]
 8001308:	2100      	movs	r1, #0
 800130a:	e747      	b.n	800119c <__udivmoddi4+0xa8>
 800130c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001310:	f1c2 0120 	rsb	r1, r2, #32
 8001314:	fa25 f301 	lsr.w	r3, r5, r1
 8001318:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800131c:	fa20 f101 	lsr.w	r1, r0, r1
 8001320:	4095      	lsls	r5, r2
 8001322:	430d      	orrs	r5, r1
 8001324:	fbb3 f1f7 	udiv	r1, r3, r7
 8001328:	fb07 3311 	mls	r3, r7, r1, r3
 800132c:	fa1f fe8c 	uxth.w	lr, ip
 8001330:	0c28      	lsrs	r0, r5, #16
 8001332:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001336:	fb01 f30e 	mul.w	r3, r1, lr
 800133a:	4283      	cmp	r3, r0
 800133c:	fa04 f402 	lsl.w	r4, r4, r2
 8001340:	d908      	bls.n	8001354 <__udivmoddi4+0x260>
 8001342:	eb1c 0000 	adds.w	r0, ip, r0
 8001346:	f101 38ff 	add.w	r8, r1, #4294967295
 800134a:	d22f      	bcs.n	80013ac <__udivmoddi4+0x2b8>
 800134c:	4283      	cmp	r3, r0
 800134e:	d92d      	bls.n	80013ac <__udivmoddi4+0x2b8>
 8001350:	3902      	subs	r1, #2
 8001352:	4460      	add	r0, ip
 8001354:	1ac0      	subs	r0, r0, r3
 8001356:	fbb0 f3f7 	udiv	r3, r0, r7
 800135a:	fb07 0013 	mls	r0, r7, r3, r0
 800135e:	b2ad      	uxth	r5, r5
 8001360:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001364:	fb03 f00e 	mul.w	r0, r3, lr
 8001368:	42a8      	cmp	r0, r5
 800136a:	d908      	bls.n	800137e <__udivmoddi4+0x28a>
 800136c:	eb1c 0505 	adds.w	r5, ip, r5
 8001370:	f103 38ff 	add.w	r8, r3, #4294967295
 8001374:	d216      	bcs.n	80013a4 <__udivmoddi4+0x2b0>
 8001376:	42a8      	cmp	r0, r5
 8001378:	d914      	bls.n	80013a4 <__udivmoddi4+0x2b0>
 800137a:	3b02      	subs	r3, #2
 800137c:	4465      	add	r5, ip
 800137e:	1a28      	subs	r0, r5, r0
 8001380:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001384:	e738      	b.n	80011f8 <__udivmoddi4+0x104>
 8001386:	4631      	mov	r1, r6
 8001388:	4630      	mov	r0, r6
 800138a:	e707      	b.n	800119c <__udivmoddi4+0xa8>
 800138c:	462f      	mov	r7, r5
 800138e:	e6e4      	b.n	800115a <__udivmoddi4+0x66>
 8001390:	4618      	mov	r0, r3
 8001392:	e6f9      	b.n	8001188 <__udivmoddi4+0x94>
 8001394:	454b      	cmp	r3, r9
 8001396:	d2a9      	bcs.n	80012ec <__udivmoddi4+0x1f8>
 8001398:	ebb9 0802 	subs.w	r8, r9, r2
 800139c:	eb65 0e0c 	sbc.w	lr, r5, ip
 80013a0:	3801      	subs	r0, #1
 80013a2:	e7a3      	b.n	80012ec <__udivmoddi4+0x1f8>
 80013a4:	4643      	mov	r3, r8
 80013a6:	e7ea      	b.n	800137e <__udivmoddi4+0x28a>
 80013a8:	4628      	mov	r0, r5
 80013aa:	e794      	b.n	80012d6 <__udivmoddi4+0x1e2>
 80013ac:	4641      	mov	r1, r8
 80013ae:	e7d1      	b.n	8001354 <__udivmoddi4+0x260>
 80013b0:	46d0      	mov	r8, sl
 80013b2:	e77b      	b.n	80012ac <__udivmoddi4+0x1b8>
 80013b4:	4464      	add	r4, ip
 80013b6:	3802      	subs	r0, #2
 80013b8:	e747      	b.n	800124a <__udivmoddi4+0x156>
 80013ba:	3b02      	subs	r3, #2
 80013bc:	4465      	add	r5, ip
 80013be:	e72f      	b.n	8001220 <__udivmoddi4+0x12c>
 80013c0:	4608      	mov	r0, r1
 80013c2:	e706      	b.n	80011d2 <__udivmoddi4+0xde>
 80013c4:	4631      	mov	r1, r6
 80013c6:	e6e9      	b.n	800119c <__udivmoddi4+0xa8>

080013c8 <__aeabi_idiv0>:
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <deviceInit>:
#include <stdio.h>

//extern DATA data;
extern DEVICE device;

void deviceInit(){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	sprintf((char *)device.id,"%s","+84123456789");
 80013d0:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <deviceInit+0x1c>)
 80013d2:	4906      	ldr	r1, [pc, #24]	; (80013ec <deviceInit+0x20>)
 80013d4:	4806      	ldr	r0, [pc, #24]	; (80013f0 <deviceInit+0x24>)
 80013d6:	f00b f8eb 	bl	800c5b0 <siprintf>
	sprintf((char *)device.url,"%s","https://rain-4a16a-default-rtdb.firebaseio.com/test2.json");
 80013da:	4a06      	ldr	r2, [pc, #24]	; (80013f4 <deviceInit+0x28>)
 80013dc:	4903      	ldr	r1, [pc, #12]	; (80013ec <deviceInit+0x20>)
 80013de:	4806      	ldr	r0, [pc, #24]	; (80013f8 <deviceInit+0x2c>)
 80013e0:	f00b f8e6 	bl	800c5b0 <siprintf>
};
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	08010150 	.word	0x08010150
 80013ec:	08010160 	.word	0x08010160
 80013f0:	2000071c 	.word	0x2000071c
 80013f4:	08010164 	.word	0x08010164
 80013f8:	2000072b 	.word	0x2000072b

080013fc <dataCounter>:

MODE dataCounter()
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
	extern DATA data;
	DATA_STATUS status = dataGetTime(&data);
 8001402:	480c      	ldr	r0, [pc, #48]	; (8001434 <dataCounter+0x38>)
 8001404:	f009 ffba 	bl	800b37c <dataGetTime>
 8001408:	4603      	mov	r3, r0
 800140a:	71fb      	strb	r3, [r7, #7]
	if (status == DATA_STOP)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d101      	bne.n	8001416 <dataCounter+0x1a>
	{
		return FINISH;
 8001412:	2302      	movs	r3, #2
 8001414:	e00a      	b.n	800142c <dataCounter+0x30>
	};
	if (status == DATA_WAITE)
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b02      	cmp	r3, #2
 800141a:	d101      	bne.n	8001420 <dataCounter+0x24>
	{
		return WAITE_MODE;
 800141c:	2300      	movs	r3, #0
 800141e:	e005      	b.n	800142c <dataCounter+0x30>
	};
	if (status == DATA_RUN)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <dataCounter+0x2e>
	{
		return RUN_MODE;
 8001426:	2301      	movs	r3, #1
 8001428:	e000      	b.n	800142c <dataCounter+0x30>
	};
	return WAITE_MODE;
 800142a:	2300      	movs	r3, #0
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	200003c0 	.word	0x200003c0

08001438 <start>:
SD_CARD_STATUS sdStatus;

uint8_t flagButtion = 0;

void start()
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
    //setup_moniter();
    //moniter_begin();
    deviceInit();
 800143c:	f7ff ffc6 	bl	80013cc <deviceInit>
    dataInit();
 8001440:	f009 ff70 	bl	800b324 <dataInit>
    startSIM();
 8001444:	f00a f916 	bl	800b674 <startSIM>
    checkMode = RUN;
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <start+0x38>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
    simStatus = simInit();
 800144e:	f00a f925 	bl	800b69c <simInit>
 8001452:	4603      	mov	r3, r0
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b07      	ldr	r3, [pc, #28]	; (8001474 <start+0x3c>)
 8001458:	701a      	strb	r2, [r3, #0]
    sdStatus = SD_Init();
 800145a:	f00a f8af 	bl	800b5bc <SD_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	461a      	mov	r2, r3
 8001462:	4b05      	ldr	r3, [pc, #20]	; (8001478 <start+0x40>)
 8001464:	701a      	strb	r2, [r3, #0]
    initCounter(&data);
 8001466:	4805      	ldr	r0, [pc, #20]	; (800147c <start+0x44>)
 8001468:	f009 ff4a 	bl	800b300 <initCounter>
    //home_moniter(simStatus, sdStatus, &data);
};
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000000 	.word	0x20000000
 8001474:	2000021c 	.word	0x2000021c
 8001478:	2000021d 	.word	0x2000021d
 800147c:	200003c0 	.word	0x200003c0

08001480 <maincontroller>:

void maincontroller()
{
 8001480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001484:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8001488:	af0c      	add	r7, sp, #48	; 0x30
    MODE status = WAITE_MODE;
 800148a:	2300      	movs	r3, #0
 800148c:	f887 3257 	strb.w	r3, [r7, #599]	; 0x257
    if (checkMode == RUN)
 8001490:	4bab      	ldr	r3, [pc, #684]	; (8001740 <maincontroller+0x2c0>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d104      	bne.n	80014a2 <maincontroller+0x22>
    {
        status = dataCounter();
 8001498:	f7ff ffb0 	bl	80013fc <dataCounter>
 800149c:	4603      	mov	r3, r0
 800149e:	f887 3257 	strb.w	r3, [r7, #599]	; 0x257
    }
    if (status == WAITE_MODE)
    {
    }

    if (status == FINISH)
 80014a2:	f897 3257 	ldrb.w	r3, [r7, #599]	; 0x257
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	f040 80e4 	bne.w	8001674 <maincontroller+0x1f4>
    {
    	char forder[10] = {0};
 80014ac:	2300      	movs	r3, #0
 80014ae:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 80014b2:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	809a      	strh	r2, [r3, #4]
    	char file[10] = {0};
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
 80014c2:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	809a      	strh	r2, [r3, #4]
    	char timeSend[50] = {0};
 80014cc:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80014d0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	3304      	adds	r3, #4
 80014da:	222e      	movs	r2, #46	; 0x2e
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f00a f9ec 	bl	800b8bc <memset>
    	char bufferData[500] = {0};
 80014e4:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80014e8:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	3304      	adds	r3, #4
 80014f2:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f00a f9df 	bl	800b8bc <memset>
        
        SIM checkSimStatus = SIM_STATUS_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	f887 3256 	strb.w	r3, [r7, #598]	; 0x256

        checkMode = STOP;
 8001504:	4b8e      	ldr	r3, [pc, #568]	; (8001740 <maincontroller+0x2c0>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
        handleData();
 800150a:	f009 ffeb 	bl	800b4e4 <handleData>

        getDateTime(&realtimedata);
 800150e:	488d      	ldr	r0, [pc, #564]	; (8001744 <maincontroller+0x2c4>)
 8001510:	f00a f8fa 	bl	800b708 <getDateTime>
        getRealTime(&realtimedata);
 8001514:	488b      	ldr	r0, [pc, #556]	; (8001744 <maincontroller+0x2c4>)
 8001516:	f00a f93d 	bl	800b794 <getRealTime>
        memcpy(forder, (char *)&realtimedata.dateTime, 8);
 800151a:	f507 7312 	add.w	r3, r7, #584	; 0x248
 800151e:	2208      	movs	r2, #8
 8001520:	4988      	ldr	r1, [pc, #544]	; (8001744 <maincontroller+0x2c4>)
 8001522:	4618      	mov	r0, r3
 8001524:	f00a f9bc 	bl	800b8a0 <memcpy>
        memcpy(file, (char *)&realtimedata.realTime, 8);
 8001528:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 800152c:	2208      	movs	r2, #8
 800152e:	4986      	ldr	r1, [pc, #536]	; (8001748 <maincontroller+0x2c8>)
 8001530:	4618      	mov	r0, r3
 8001532:	f00a f9b5 	bl	800b8a0 <memcpy>

        sprintf(timeSend, "DATE %s-TIME %s", forder, file);
 8001536:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 800153a:	f507 7212 	add.w	r2, r7, #584	; 0x248
 800153e:	f107 0014 	add.w	r0, r7, #20
 8001542:	4982      	ldr	r1, [pc, #520]	; (800174c <maincontroller+0x2cc>)
 8001544:	f00b f834 	bl	800c5b0 <siprintf>

        sprintf(bufferData , "id,%s\n execution time,%s\n count,%lu\n time relust,%lu:%lu:%lu\n Distance high,%.2f\n Distance,%.2f\n flow water,%.2f\n percent,%.2f\n", device.id, timeSend, data.count, data.hour, data.minute, data.second, data.Distance_high, data.Distance, data.Flow_warter, data.percent);
 8001548:	4b81      	ldr	r3, [pc, #516]	; (8001750 <maincontroller+0x2d0>)
 800154a:	681e      	ldr	r6, [r3, #0]
 800154c:	4b80      	ldr	r3, [pc, #512]	; (8001750 <maincontroller+0x2d0>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	4b7f      	ldr	r3, [pc, #508]	; (8001750 <maincontroller+0x2d0>)
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	60ba      	str	r2, [r7, #8]
 8001558:	4b7d      	ldr	r3, [pc, #500]	; (8001750 <maincontroller+0x2d0>)
 800155a:	68d9      	ldr	r1, [r3, #12]
 800155c:	6079      	str	r1, [r7, #4]
 800155e:	4b7c      	ldr	r3, [pc, #496]	; (8001750 <maincontroller+0x2d0>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe ff78 	bl	8000458 <__aeabi_f2d>
 8001568:	4604      	mov	r4, r0
 800156a:	460d      	mov	r5, r1
 800156c:	4b78      	ldr	r3, [pc, #480]	; (8001750 <maincontroller+0x2d0>)
 800156e:	6a1b      	ldr	r3, [r3, #32]
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ff71 	bl	8000458 <__aeabi_f2d>
 8001576:	4680      	mov	r8, r0
 8001578:	4689      	mov	r9, r1
 800157a:	4b75      	ldr	r3, [pc, #468]	; (8001750 <maincontroller+0x2d0>)
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ff6a 	bl	8000458 <__aeabi_f2d>
 8001584:	4682      	mov	sl, r0
 8001586:	468b      	mov	fp, r1
 8001588:	4b71      	ldr	r3, [pc, #452]	; (8001750 <maincontroller+0x2d0>)
 800158a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe ff63 	bl	8000458 <__aeabi_f2d>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	f107 0114 	add.w	r1, r7, #20
 800159a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800159e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80015a2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80015a6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80015aa:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80015ae:	687c      	ldr	r4, [r7, #4]
 80015b0:	9403      	str	r4, [sp, #12]
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	9202      	str	r2, [sp, #8]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	9600      	str	r6, [sp, #0]
 80015bc:	460b      	mov	r3, r1
 80015be:	4a65      	ldr	r2, [pc, #404]	; (8001754 <maincontroller+0x2d4>)
 80015c0:	4965      	ldr	r1, [pc, #404]	; (8001758 <maincontroller+0x2d8>)
 80015c2:	f00a fff5 	bl	800c5b0 <siprintf>

        SD_CARD_STATUS checkSdStatus = SD_CreatFile(forder, file, bufferData);
 80015c6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80015ca:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 80015ce:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80015d2:	4618      	mov	r0, r3
 80015d4:	f00a f804 	bl	800b5e0 <SD_CreatFile>
 80015d8:	4603      	mov	r3, r0
 80015da:	f887 3255 	strb.w	r3, [r7, #597]	; 0x255

        sprintf(bufferData , "{\"id\":\"%s\",\"execution time\":\"%s\",\"count\":\"%lu\",\"time relust\":\"%lu:%lu:%lu\",\"Distance high\":\"%.2f\",\"Distance\":\"%.2f\",\"flow water\":\"%.2f\",\"percent\":\"%.2f\"}", device.id, timeSend, data.count, data.hour, data.minute, data.second, data.Distance_high, data.Distance, data.Flow_warter, data.percent);
 80015de:	4b5c      	ldr	r3, [pc, #368]	; (8001750 <maincontroller+0x2d0>)
 80015e0:	681e      	ldr	r6, [r3, #0]
 80015e2:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <maincontroller+0x2d0>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b59      	ldr	r3, [pc, #356]	; (8001750 <maincontroller+0x2d0>)
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	60ba      	str	r2, [r7, #8]
 80015ee:	4b58      	ldr	r3, [pc, #352]	; (8001750 <maincontroller+0x2d0>)
 80015f0:	68d9      	ldr	r1, [r3, #12]
 80015f2:	6079      	str	r1, [r7, #4]
 80015f4:	4b56      	ldr	r3, [pc, #344]	; (8001750 <maincontroller+0x2d0>)
 80015f6:	69db      	ldr	r3, [r3, #28]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7fe ff2d 	bl	8000458 <__aeabi_f2d>
 80015fe:	4604      	mov	r4, r0
 8001600:	460d      	mov	r5, r1
 8001602:	4b53      	ldr	r3, [pc, #332]	; (8001750 <maincontroller+0x2d0>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ff26 	bl	8000458 <__aeabi_f2d>
 800160c:	4680      	mov	r8, r0
 800160e:	4689      	mov	r9, r1
 8001610:	4b4f      	ldr	r3, [pc, #316]	; (8001750 <maincontroller+0x2d0>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ff1f 	bl	8000458 <__aeabi_f2d>
 800161a:	4682      	mov	sl, r0
 800161c:	468b      	mov	fp, r1
 800161e:	4b4c      	ldr	r3, [pc, #304]	; (8001750 <maincontroller+0x2d0>)
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	4618      	mov	r0, r3
 8001624:	f7fe ff18 	bl	8000458 <__aeabi_f2d>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	f107 0114 	add.w	r1, r7, #20
 8001630:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001634:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8001638:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800163c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001640:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001644:	687c      	ldr	r4, [r7, #4]
 8001646:	9403      	str	r4, [sp, #12]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	9202      	str	r2, [sp, #8]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	9600      	str	r6, [sp, #0]
 8001652:	460b      	mov	r3, r1
 8001654:	4a3f      	ldr	r2, [pc, #252]	; (8001754 <maincontroller+0x2d4>)
 8001656:	4941      	ldr	r1, [pc, #260]	; (800175c <maincontroller+0x2dc>)
 8001658:	f00a ffaa 	bl	800c5b0 <siprintf>

        if (checkSdStatus == SD_CARD_OK)
 800165c:	f897 3255 	ldrb.w	r3, [r7, #597]	; 0x255
 8001660:	2b00      	cmp	r3, #0
 8001662:	d107      	bne.n	8001674 <maincontroller+0x1f4>
        {
            checkSimStatus = sendDataFirebase(bufferData);
 8001664:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001668:	4618      	mov	r0, r3
 800166a:	f00a f8db 	bl	800b824 <sendDataFirebase>
 800166e:	4603      	mov	r3, r0
 8001670:	f887 3256 	strb.w	r3, [r7, #598]	; 0x256
        }
        //finish_moniter(&data, checkSimStatus, checkSdStatus);
    }

    if (ButtionOn == 1)
 8001674:	4b3a      	ldr	r3, [pc, #232]	; (8001760 <maincontroller+0x2e0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d116      	bne.n	80016aa <maincontroller+0x22a>
    {
        // HAL_NVIC_SystemReset();
        ButtionOn = 0;
 800167c:	4b38      	ldr	r3, [pc, #224]	; (8001760 <maincontroller+0x2e0>)
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
        flagButtion = 0;
 8001682:	4b38      	ldr	r3, [pc, #224]	; (8001764 <maincontroller+0x2e4>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
        checkMode = RUN;
 8001688:	4b2d      	ldr	r3, [pc, #180]	; (8001740 <maincontroller+0x2c0>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
        simStatus = simInit();
 800168e:	f00a f805 	bl	800b69c <simInit>
 8001692:	4603      	mov	r3, r0
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4b34      	ldr	r3, [pc, #208]	; (8001768 <maincontroller+0x2e8>)
 8001698:	701a      	strb	r2, [r3, #0]
        sdStatus = SD_Init();
 800169a:	f009 ff8f 	bl	800b5bc <SD_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	461a      	mov	r2, r3
 80016a2:	4b32      	ldr	r3, [pc, #200]	; (800176c <maincontroller+0x2ec>)
 80016a4:	701a      	strb	r2, [r3, #0]
        dataInit();
 80016a6:	f009 fe3d 	bl	800b324 <dataInit>
        //home_moniter(simStatus, sdStatus, &data);
    }

    if (ButtionOn == 2)
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <maincontroller+0x2e0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d105      	bne.n	80016be <maincontroller+0x23e>
    {
        ButtionOn = 0;
 80016b2:	4b2b      	ldr	r3, [pc, #172]	; (8001760 <maincontroller+0x2e0>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
        flagButtion = 0;
 80016b8:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <maincontroller+0x2e4>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
    }
    if (ButtionOn == 3 && flagButtion == 1)
 80016be:	4b28      	ldr	r3, [pc, #160]	; (8001760 <maincontroller+0x2e0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b03      	cmp	r3, #3
 80016c4:	d111      	bne.n	80016ea <maincontroller+0x26a>
 80016c6:	4b27      	ldr	r3, [pc, #156]	; (8001764 <maincontroller+0x2e4>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d10d      	bne.n	80016ea <maincontroller+0x26a>
    {
        ButtionOn = 0;
 80016ce:	4b24      	ldr	r3, [pc, #144]	; (8001760 <maincontroller+0x2e0>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
        data.Distance_high = data.Distance_high + 0.5;
 80016d4:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <maincontroller+0x2d0>)
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fa61 	bl	8000ba4 <__addsf3>
 80016e2:	4603      	mov	r3, r0
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <maincontroller+0x2d0>)
 80016e8:	61da      	str	r2, [r3, #28]

    }
    if (ButtionOn == 4 && flagButtion == 1)
 80016ea:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <maincontroller+0x2e0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b04      	cmp	r3, #4
 80016f0:	d114      	bne.n	800171c <maincontroller+0x29c>
 80016f2:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <maincontroller+0x2e4>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d110      	bne.n	800171c <maincontroller+0x29c>
    {
        flagButtion = 1;
 80016fa:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <maincontroller+0x2e4>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	701a      	strb	r2, [r3, #0]
        ButtionOn = 0;
 8001700:	4b17      	ldr	r3, [pc, #92]	; (8001760 <maincontroller+0x2e0>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
        data.Distance_high = data.Distance_high - 0.5;
 8001706:	4b12      	ldr	r3, [pc, #72]	; (8001750 <maincontroller+0x2d0>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fa46 	bl	8000ba0 <__aeabi_fsub>
 8001714:	4603      	mov	r3, r0
 8001716:	461a      	mov	r2, r3
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <maincontroller+0x2d0>)
 800171a:	61da      	str	r2, [r3, #28]
    }
    if (ButtionOn == 5)
 800171c:	4b10      	ldr	r3, [pc, #64]	; (8001760 <maincontroller+0x2e0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b05      	cmp	r3, #5
 8001722:	d105      	bne.n	8001730 <maincontroller+0x2b0>
    {
        ButtionOn = 0;
 8001724:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <maincontroller+0x2e0>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
        flagButtion = 1;
 800172a:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <maincontroller+0x2e4>)
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
    }
    if (ButtionOn == 6 && flagButtion == 1)
 8001730:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <maincontroller+0x2e0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b06      	cmp	r3, #6
 8001736:	d12a      	bne.n	800178e <maincontroller+0x30e>
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <maincontroller+0x2e4>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b01      	cmp	r3, #1
 800173e:	e017      	b.n	8001770 <maincontroller+0x2f0>
 8001740:	20000000 	.word	0x20000000
 8001744:	200007f4 	.word	0x200007f4
 8001748:	200007fe 	.word	0x200007fe
 800174c:	080101a0 	.word	0x080101a0
 8001750:	200003c0 	.word	0x200003c0
 8001754:	2000071c 	.word	0x2000071c
 8001758:	080101b0 	.word	0x080101b0
 800175c:	08010230 	.word	0x08010230
 8001760:	2000080a 	.word	0x2000080a
 8001764:	2000021e 	.word	0x2000021e
 8001768:	2000021c 	.word	0x2000021c
 800176c:	2000021d 	.word	0x2000021d
 8001770:	d10d      	bne.n	800178e <maincontroller+0x30e>
    {
        ButtionOn = 0;
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <maincontroller+0x348>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
        data.Distance = data.Distance + 0.5;
 8001778:	4b14      	ldr	r3, [pc, #80]	; (80017cc <maincontroller+0x34c>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fa0f 	bl	8000ba4 <__addsf3>
 8001786:	4603      	mov	r3, r0
 8001788:	461a      	mov	r2, r3
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <maincontroller+0x34c>)
 800178c:	621a      	str	r2, [r3, #32]
    }
    if (ButtionOn == 7 && flagButtion == 1)
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <maincontroller+0x348>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b07      	cmp	r3, #7
 8001794:	d111      	bne.n	80017ba <maincontroller+0x33a>
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <maincontroller+0x350>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d10d      	bne.n	80017ba <maincontroller+0x33a>
    {
        ButtionOn = 0;
 800179e:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <maincontroller+0x348>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
        data.Distance = data.Distance - 0.5;
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <maincontroller+0x34c>)
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f9f7 	bl	8000ba0 <__aeabi_fsub>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b05      	ldr	r3, [pc, #20]	; (80017cc <maincontroller+0x34c>)
 80017b8:	621a      	str	r2, [r3, #32]
    }
}
 80017ba:	bf00      	nop
 80017bc:	f507 7717 	add.w	r7, r7, #604	; 0x25c
 80017c0:	46bd      	mov	sp, r7
 80017c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017c6:	bf00      	nop
 80017c8:	2000080a 	.word	0x2000080a
 80017cc:	200003c0 	.word	0x200003c0
 80017d0:	2000021e 	.word	0x2000021e

080017d4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */
uint8_t gettick;
uint8_t time;
uint8_t ButtionOn = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	80fb      	strh	r3, [r7, #6]
  gettick = HAL_GetTick();
 80017de:	f000 ff39 	bl	8002654 <HAL_GetTick>
 80017e2:	4603      	mov	r3, r0
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b3a      	ldr	r3, [pc, #232]	; (80018d0 <HAL_GPIO_EXTI_Callback+0xfc>)
 80017e8:	701a      	strb	r2, [r3, #0]
  // if (gettick - time > 20)
  {
    switch (GPIO_PIN)
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	2b20      	cmp	r3, #32
 80017ee:	dc47      	bgt.n	8001880 <HAL_GPIO_EXTI_Callback+0xac>
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	dd63      	ble.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
 80017f4:	3b01      	subs	r3, #1
 80017f6:	2b1f      	cmp	r3, #31
 80017f8:	d860      	bhi.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
 80017fa:	a201      	add	r2, pc, #4	; (adr r2, 8001800 <HAL_GPIO_EXTI_Callback+0x2c>)
 80017fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001800:	080018b5 	.word	0x080018b5
 8001804:	080018ad 	.word	0x080018ad
 8001808:	080018bd 	.word	0x080018bd
 800180c:	080018a5 	.word	0x080018a5
 8001810:	080018bd 	.word	0x080018bd
 8001814:	080018bd 	.word	0x080018bd
 8001818:	080018bd 	.word	0x080018bd
 800181c:	0800189d 	.word	0x0800189d
 8001820:	080018bd 	.word	0x080018bd
 8001824:	080018bd 	.word	0x080018bd
 8001828:	080018bd 	.word	0x080018bd
 800182c:	080018bd 	.word	0x080018bd
 8001830:	080018bd 	.word	0x080018bd
 8001834:	080018bd 	.word	0x080018bd
 8001838:	080018bd 	.word	0x080018bd
 800183c:	08001895 	.word	0x08001895
 8001840:	080018bd 	.word	0x080018bd
 8001844:	080018bd 	.word	0x080018bd
 8001848:	080018bd 	.word	0x080018bd
 800184c:	080018bd 	.word	0x080018bd
 8001850:	080018bd 	.word	0x080018bd
 8001854:	080018bd 	.word	0x080018bd
 8001858:	080018bd 	.word	0x080018bd
 800185c:	080018bd 	.word	0x080018bd
 8001860:	080018bd 	.word	0x080018bd
 8001864:	080018bd 	.word	0x080018bd
 8001868:	080018bd 	.word	0x080018bd
 800186c:	080018bd 	.word	0x080018bd
 8001870:	080018bd 	.word	0x080018bd
 8001874:	080018bd 	.word	0x080018bd
 8001878:	080018bd 	.word	0x080018bd
 800187c:	0800188d 	.word	0x0800188d
 8001880:	2b40      	cmp	r3, #64	; 0x40
 8001882:	d11b      	bne.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    {
    case BUTTION7:
      ButtionOn = 1;
 8001884:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
      break;
 800188a:	e017      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION6:
      ButtionOn = 2;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 800188e:	2202      	movs	r2, #2
 8001890:	701a      	strb	r2, [r3, #0]
      break;
 8001892:	e013      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION5:
      ButtionOn = 3;
 8001894:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 8001896:	2203      	movs	r2, #3
 8001898:	701a      	strb	r2, [r3, #0]
      break;
 800189a:	e00f      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION4:
      ButtionOn = 4;
 800189c:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 800189e:	2204      	movs	r2, #4
 80018a0:	701a      	strb	r2, [r3, #0]
      break;
 80018a2:	e00b      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION3:
      ButtionOn = 5;
 80018a4:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 80018a6:	2205      	movs	r2, #5
 80018a8:	701a      	strb	r2, [r3, #0]
      break;
 80018aa:	e007      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION2:
      ButtionOn = 6;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 80018ae:	2206      	movs	r2, #6
 80018b0:	701a      	strb	r2, [r3, #0]
      break;
 80018b2:	e003      	b.n	80018bc <HAL_GPIO_EXTI_Callback+0xe8>
    case BUTTION1:
      ButtionOn = 7;
 80018b4:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <HAL_GPIO_EXTI_Callback+0x100>)
 80018b6:	2207      	movs	r2, #7
 80018b8:	701a      	strb	r2, [r3, #0]
      break;
 80018ba:	bf00      	nop
    }
    time = HAL_GetTick();
 80018bc:	f000 feca 	bl	8002654 <HAL_GetTick>
 80018c0:	4603      	mov	r3, r0
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <HAL_GPIO_EXTI_Callback+0x104>)
 80018c6:	701a      	strb	r2, [r3, #0]
  }
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000808 	.word	0x20000808
 80018d4:	2000080a 	.word	0x2000080a
 80018d8:	20000809 	.word	0x20000809

080018dc <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	7e1b      	ldrb	r3, [r3, #24]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d111      	bne.n	8001910 <HAL_TIM_IC_CaptureCallback+0x34>
  {
    data.countTime = evenMode(&data, RUN_TIME);
 80018ec:	2102      	movs	r1, #2
 80018ee:	480a      	ldr	r0, [pc, #40]	; (8001918 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80018f0:	f009 fd2c 	bl	800b34c <evenMode>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80018fa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    data.evenMode = countTime(&data, RUN_COUNT);
 80018fe:	2100      	movs	r1, #0
 8001900:	4805      	ldr	r0, [pc, #20]	; (8001918 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001902:	f009 fd2f 	bl	800b364 <countTime>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
 800190a:	4b03      	ldr	r3, [pc, #12]	; (8001918 <HAL_TIM_IC_CaptureCallback+0x3c>)
 800190c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200003c0 	.word	0x200003c0

0800191c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	460b      	mov	r3, r1
 8001926:	807b      	strh	r3, [r7, #2]
  sim.rxFlag = SIMTRUE;
 8001928:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_UARTEx_RxEventCallback+0x30>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
  SIM_StatusTypeDef status = SIM_BUSY;
 800192e:	2303      	movs	r3, #3
 8001930:	73fb      	strb	r3, [r7, #15]
  HAL_UARTEx_ReceiveToIdle_DMA(sim.UART, (uint8_t *)sim.rxBuffer,
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <HAL_UARTEx_RxEventCallback+0x30>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800193a:	4905      	ldr	r1, [pc, #20]	; (8001950 <HAL_UARTEx_RxEventCallback+0x34>)
 800193c:	4618      	mov	r0, r3
 800193e:	f004 f98c 	bl	8005c5a <HAL_UARTEx_ReceiveToIdle_DMA>
                               SIM_BUFFER_SIZE);
}
 8001942:	bf00      	nop
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200003f0 	.word	0x200003f0
 8001950:	200003fc 	.word	0x200003fc

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001958:	f000 fe0a 	bl	8002570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195c:	f000 f81c 	bl	8001998 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001960:	f000 f9e2 	bl	8001d28 <MX_GPIO_Init>
  MX_DMA_Init();
 8001964:	f000 f9c2 	bl	8001cec <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001968:	f000 f996 	bl	8001c98 <MX_USART1_UART_Init>
  MX_RTC_Init();
 800196c:	f000 f878 	bl	8001a60 <MX_RTC_Init>
  MX_SPI1_Init();
 8001970:	f000 f8d0 	bl	8001b14 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001974:	f000 f906 	bl	8001b84 <MX_SPI3_Init>
  MX_TIM4_Init();
 8001978:	f000 f93a 	bl	8001bf0 <MX_TIM4_Init>
  MX_FATFS_Init();
 800197c:	f005 f92c 	bl	8006bd8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  start();
 8001980:	f7ff fd5a 	bl	8001438 <start>

  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001984:	2100      	movs	r1, #0
 8001986:	4803      	ldr	r0, [pc, #12]	; (8001994 <main+0x40>)
 8001988:	f003 fbd0 	bl	800512c <HAL_TIM_OC_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    maincontroller();
 800198c:	f7ff fd78 	bl	8001480 <maincontroller>
 8001990:	e7fc      	b.n	800198c <main+0x38>
 8001992:	bf00      	nop
 8001994:	200002f0 	.word	0x200002f0

08001998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b094      	sub	sp, #80	; 0x50
 800199c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	2234      	movs	r2, #52	; 0x34
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f009 ff88 	bl	800b8bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ac:	f107 0308 	add.w	r3, r7, #8
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c4:	4b25      	ldr	r3, [pc, #148]	; (8001a5c <SystemClock_Config+0xc4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80019cc:	4a23      	ldr	r2, [pc, #140]	; (8001a5c <SystemClock_Config+0xc4>)
 80019ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019d2:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80019d4:	2306      	movs	r3, #6
 80019d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019d8:	2301      	movs	r3, #1
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019dc:	2301      	movs	r3, #1
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e0:	2310      	movs	r3, #16
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e4:	2302      	movs	r3, #2
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e8:	2300      	movs	r3, #0
 80019ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80019ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80019f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 80019f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4618      	mov	r0, r3
 80019fe:	f001 fca5 	bl	800334c <HAL_RCC_OscConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a08:	f000 fa62 	bl	8001ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a10:	2303      	movs	r3, #3
 8001a12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	2101      	movs	r1, #1
 8001a26:	4618      	mov	r0, r3
 8001a28:	f001 ffc0 	bl	80039ac <HAL_RCC_ClockConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a32:	f000 fa4d 	bl	8001ed0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a36:	2301      	movs	r3, #1
 8001a38:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a3e:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	4618      	mov	r0, r3
 8001a44:	f002 fa36 	bl	8003eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001a4e:	f000 fa3f 	bl	8001ed0 <Error_Handler>
  }
}
 8001a52:	bf00      	nop
 8001a54:	3750      	adds	r7, #80	; 0x50
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40007000 	.word	0x40007000

08001a60 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a66:	1d3b      	adds	r3, r7, #4
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001a74:	2300      	movs	r3, #0
 8001a76:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a78:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a7a:	4a25      	ldr	r2, [pc, #148]	; (8001b10 <MX_RTC_Init+0xb0>)
 8001a7c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a7e:	4b23      	ldr	r3, [pc, #140]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a84:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a86:	227f      	movs	r2, #127	; 0x7f
 8001a88:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a8a:	4b20      	ldr	r3, [pc, #128]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a8c:	22ff      	movs	r2, #255	; 0xff
 8001a8e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a90:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a96:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <MX_RTC_Init+0xac>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001aa2:	481a      	ldr	r0, [pc, #104]	; (8001b0c <MX_RTC_Init+0xac>)
 8001aa4:	f002 fad4 	bl	8004050 <HAL_RTC_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001aae:	f000 fa0f 	bl	8001ed0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 30;
 8001aba:	231e      	movs	r3, #30
 8001abc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	2200      	movs	r2, #0
 8001aca:	4619      	mov	r1, r3
 8001acc:	480f      	ldr	r0, [pc, #60]	; (8001b0c <MX_RTC_Init+0xac>)
 8001ace:	f002 fb42 	bl	8004156 <HAL_RTC_SetTime>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001ad8:	f000 f9fa 	bl	8001ed0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001adc:	2301      	movs	r3, #1
 8001ade:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001aec:	463b      	mov	r3, r7
 8001aee:	2200      	movs	r2, #0
 8001af0:	4619      	mov	r1, r3
 8001af2:	4806      	ldr	r0, [pc, #24]	; (8001b0c <MX_RTC_Init+0xac>)
 8001af4:	f002 fc27 	bl	8004346 <HAL_RTC_SetDate>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001afe:	f000 f9e7 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b02:	bf00      	nop
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000220 	.word	0x20000220
 8001b10:	40002800 	.word	0x40002800

08001b14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b1a:	4a19      	ldr	r2, [pc, #100]	; (8001b80 <MX_SPI1_Init+0x6c>)
 8001b1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b1e:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b28:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b2c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b2e:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b40:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b4a:	2228      	movs	r2, #40	; 0x28
 8001b4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b5a:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b62:	220a      	movs	r2, #10
 8001b64:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_SPI1_Init+0x68>)
 8001b68:	f002 fd7b 	bl	8004662 <HAL_SPI_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001b72:	f000 f9ad 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000240 	.word	0x20000240
 8001b80:	40013000 	.word	0x40013000

08001b84 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001b88:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001b8a:	4a18      	ldr	r2, [pc, #96]	; (8001bec <MX_SPI3_Init+0x68>)
 8001b8c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001b8e:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001b90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b94:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001b96:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bb4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bb8:	2218      	movs	r2, #24
 8001bba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bd0:	220a      	movs	r2, #10
 8001bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001bd4:	4804      	ldr	r0, [pc, #16]	; (8001be8 <MX_SPI3_Init+0x64>)
 8001bd6:	f002 fd44 	bl	8004662 <HAL_SPI_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001be0:	f000 f976 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000298 	.word	0x20000298
 8001bec:	40003c00 	.word	0x40003c00

08001bf0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf6:	f107 0310 	add.w	r3, r7, #16
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c00:	463b      	mov	r3, r7
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c0c:	4b20      	ldr	r3, [pc, #128]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c0e:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <MX_TIM4_Init+0xa4>)
 8001c10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000;
 8001c12:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c14:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001c18:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1a:	4b1d      	ldr	r3, [pc, #116]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c26:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c28:	4b19      	ldr	r3, [pc, #100]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2e:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001c34:	4816      	ldr	r0, [pc, #88]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c36:	f003 fb5b 	bl	80052f0 <HAL_TIM_IC_Init>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001c40:	f000 f946 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c44:	2300      	movs	r3, #0
 8001c46:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4619      	mov	r1, r3
 8001c52:	480f      	ldr	r0, [pc, #60]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c54:	f003 fed0 	bl	80059f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8001c5e:	f000 f937 	bl	8001ed0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001c62:	2302      	movs	r3, #2
 8001c64:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c66:	2301      	movs	r3, #1
 8001c68:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c72:	463b      	mov	r3, r7
 8001c74:	2200      	movs	r2, #0
 8001c76:	4619      	mov	r1, r3
 8001c78:	4805      	ldr	r0, [pc, #20]	; (8001c90 <MX_TIM4_Init+0xa0>)
 8001c7a:	f003 fc54 	bl	8005526 <HAL_TIM_IC_ConfigChannel>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001c84:	f000 f924 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200002f0 	.word	0x200002f0
 8001c94:	40000800 	.word	0x40000800

08001c98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	; (8001ce8 <MX_USART1_UART_Init+0x50>)
 8001ca0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001ca4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cce:	4805      	ldr	r0, [pc, #20]	; (8001ce4 <MX_USART1_UART_Init+0x4c>)
 8001cd0:	f003 fef0 	bl	8005ab4 <HAL_UART_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cda:	f000 f8f9 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000330 	.word	0x20000330
 8001ce8:	40013800 	.word	0x40013800

08001cec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <MX_DMA_Init+0x38>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	4a0b      	ldr	r2, [pc, #44]	; (8001d24 <MX_DMA_Init+0x38>)
 8001cf8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cfc:	61d3      	str	r3, [r2, #28]
 8001cfe:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <MX_DMA_Init+0x38>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	200f      	movs	r0, #15
 8001d10:	f000 fda3 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d14:	200f      	movs	r0, #15
 8001d16:	f000 fdbc 	bl	8002892 <HAL_NVIC_EnableIRQ>

}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800

08001d28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	; 0x28
 8001d2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2e:	f107 0314 	add.w	r3, r7, #20
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d3e:	4b5f      	ldr	r3, [pc, #380]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a5e      	ldr	r2, [pc, #376]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	61d3      	str	r3, [r2, #28]
 8001d4a:	4b5c      	ldr	r3, [pc, #368]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	4a58      	ldr	r2, [pc, #352]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	61d3      	str	r3, [r2, #28]
 8001d62:	4b56      	ldr	r3, [pc, #344]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	4b53      	ldr	r3, [pc, #332]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a52      	ldr	r2, [pc, #328]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b50      	ldr	r3, [pc, #320]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d86:	4b4d      	ldr	r3, [pc, #308]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a4c      	ldr	r2, [pc, #304]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d8c:	f043 0308 	orr.w	r3, r3, #8
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b4a      	ldr	r3, [pc, #296]	; (8001ebc <MX_GPIO_Init+0x194>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DTR_Pin|RI_Pin|DETEC_Pin, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f248 0106 	movw	r1, #32774	; 0x8006
 8001da4:	4846      	ldr	r0, [pc, #280]	; (8001ec0 <MX_GPIO_Init+0x198>)
 8001da6:	f001 faa1 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_Pin|RST_SIM_Pin|FLIGHT_Pin|PWRKEY_Pin
 8001daa:	2200      	movs	r2, #0
 8001dac:	f24f 0198 	movw	r1, #61592	; 0xf098
 8001db0:	4844      	ldr	r0, [pc, #272]	; (8001ec4 <MX_GPIO_Init+0x19c>)
 8001db2:	f001 fa9b 	bl	80032ec <HAL_GPIO_WritePin>
                          |DC_Pin|RST_Pin|CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDCS_GPIO_Port, SDCS_Pin, GPIO_PIN_RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	2104      	movs	r1, #4
 8001dba:	4843      	ldr	r0, [pc, #268]	; (8001ec8 <MX_GPIO_Init+0x1a0>)
 8001dbc:	f001 fa96 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT1_Pin */
  GPIO_InitStruct.Pin = BT1_Pin;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_FALLING;
 8001dc4:	f44f 1308 	mov.w	r3, #2228224	; 0x220000
 8001dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT1_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	483d      	ldr	r0, [pc, #244]	; (8001ecc <MX_GPIO_Init+0x1a4>)
 8001dd6:	f001 f909 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pins : BT2_Pin BT3_Pin BT4_Pin BT5_Pin
                           BT6_Pin BT7_Pin */
  GPIO_InitStruct.Pin = BT2_Pin|BT3_Pin|BT4_Pin|BT5_Pin
 8001dda:	237e      	movs	r3, #126	; 0x7e
 8001ddc:	617b      	str	r3, [r7, #20]
                          |BT6_Pin|BT7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dde:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4837      	ldr	r0, [pc, #220]	; (8001ecc <MX_GPIO_Init+0x1a4>)
 8001df0:	f001 f8fc 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pins : DTR_Pin RI_Pin DETEC_Pin */
  GPIO_InitStruct.Pin = DTR_Pin|RI_Pin|DETEC_Pin;
 8001df4:	f248 0306 	movw	r3, #32774	; 0x8006
 8001df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e06:	f107 0314 	add.w	r3, r7, #20
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	482c      	ldr	r0, [pc, #176]	; (8001ec0 <MX_GPIO_Init+0x198>)
 8001e0e:	f001 f8ed 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_Pin RST_SIM_Pin FLIGHT_Pin PWRKEY_Pin
                           DC_Pin RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = PWR_Pin|RST_SIM_Pin|FLIGHT_Pin|PWRKEY_Pin
 8001e12:	f24f 0398 	movw	r3, #61592	; 0xf098
 8001e16:	617b      	str	r3, [r7, #20]
                          |DC_Pin|RST_Pin|CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4826      	ldr	r0, [pc, #152]	; (8001ec4 <MX_GPIO_Init+0x19c>)
 8001e2c:	f001 f8de 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : SDCS_Pin */
  GPIO_InitStruct.Pin = SDCS_Pin;
 8001e30:	2304      	movs	r3, #4
 8001e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e34:	2301      	movs	r3, #1
 8001e36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SDCS_GPIO_Port, &GPIO_InitStruct);
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	4619      	mov	r1, r3
 8001e46:	4820      	ldr	r0, [pc, #128]	; (8001ec8 <MX_GPIO_Init+0x1a0>)
 8001e48:	f001 f8d0 	bl	8002fec <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4819      	ldr	r0, [pc, #100]	; (8001ec4 <MX_GPIO_Init+0x19c>)
 8001e60:	f001 f8c4 	bl	8002fec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2100      	movs	r1, #0
 8001e68:	2007      	movs	r0, #7
 8001e6a:	f000 fcf6 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001e6e:	2007      	movs	r0, #7
 8001e70:	f000 fd0f 	bl	8002892 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2100      	movs	r1, #0
 8001e78:	2008      	movs	r0, #8
 8001e7a:	f000 fcee 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001e7e:	2008      	movs	r0, #8
 8001e80:	f000 fd07 	bl	8002892 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001e84:	2200      	movs	r2, #0
 8001e86:	2100      	movs	r1, #0
 8001e88:	2009      	movs	r0, #9
 8001e8a:	f000 fce6 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001e8e:	2009      	movs	r0, #9
 8001e90:	f000 fcff 	bl	8002892 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2100      	movs	r1, #0
 8001e98:	200a      	movs	r0, #10
 8001e9a:	f000 fcde 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e9e:	200a      	movs	r0, #10
 8001ea0:	f000 fcf7 	bl	8002892 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	2017      	movs	r0, #23
 8001eaa:	f000 fcd6 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001eae:	2017      	movs	r0, #23
 8001eb0:	f000 fcef 	bl	8002892 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	; 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	40020400 	.word	0x40020400
 8001ec8:	40020c00 	.word	0x40020c00
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed4:	b672      	cpsid	i
}
 8001ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <Error_Handler+0x8>
	...

08001edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <HAL_MspInit+0x78>)
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	4a1b      	ldr	r2, [pc, #108]	; (8001f54 <HAL_MspInit+0x78>)
 8001ee8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001eec:	6253      	str	r3, [r2, #36]	; 0x24
 8001eee:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <HAL_MspInit+0x78>)
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <HAL_MspInit+0x78>)
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	4a15      	ldr	r2, [pc, #84]	; (8001f54 <HAL_MspInit+0x78>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6213      	str	r3, [r2, #32]
 8001f06:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <HAL_MspInit+0x78>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <HAL_MspInit+0x78>)
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f16:	4a0f      	ldr	r2, [pc, #60]	; (8001f54 <HAL_MspInit+0x78>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	6253      	str	r3, [r2, #36]	; 0x24
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <HAL_MspInit+0x78>)
 8001f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2004      	movs	r0, #4
 8001f30:	f000 fc93 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001f34:	2004      	movs	r0, #4
 8001f36:	f000 fcac 	bl	8002892 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2005      	movs	r0, #5
 8001f40:	f000 fc8b 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f44:	2005      	movs	r0, #5
 8001f46:	f000 fca4 	bl	8002892 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40023800 	.word	0x40023800

08001f58 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <HAL_RTC_MspInit+0x24>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d102      	bne.n	8001f70 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_RTC_MspInit+0x28>)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	40002800 	.word	0x40002800
 8001f80:	424706d8 	.word	0x424706d8

08001f84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08c      	sub	sp, #48	; 0x30
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a36      	ldr	r2, [pc, #216]	; (800207c <HAL_SPI_MspInit+0xf8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d130      	bne.n	8002008 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fa6:	4b36      	ldr	r3, [pc, #216]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fa8:	6a1b      	ldr	r3, [r3, #32]
 8001faa:	4a35      	ldr	r2, [pc, #212]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fb0:	6213      	str	r3, [r2, #32]
 8001fb2:	4b33      	ldr	r3, [pc, #204]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fba:	61bb      	str	r3, [r7, #24]
 8001fbc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbe:	4b30      	ldr	r3, [pc, #192]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a2f      	ldr	r2, [pc, #188]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	61d3      	str	r3, [r2, #28]
 8001fca:	4b2d      	ldr	r3, [pc, #180]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
 8001fd4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001fd6:	23a0      	movs	r3, #160	; 0xa0
 8001fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fe6:	2305      	movs	r3, #5
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fea:	f107 031c 	add.w	r3, r7, #28
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4824      	ldr	r0, [pc, #144]	; (8002084 <HAL_SPI_MspInit+0x100>)
 8001ff2:	f000 fffb 	bl	8002fec <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	2023      	movs	r0, #35	; 0x23
 8001ffc:	f000 fc2d 	bl	800285a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002000:	2023      	movs	r0, #35	; 0x23
 8002002:	f000 fc46 	bl	8002892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002006:	e035      	b.n	8002074 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a1e      	ldr	r2, [pc, #120]	; (8002088 <HAL_SPI_MspInit+0x104>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d130      	bne.n	8002074 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002012:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8002014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002016:	4a1a      	ldr	r2, [pc, #104]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8002018:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800201c:	6253      	str	r3, [r2, #36]	; 0x24
 800201e:	4b18      	ldr	r3, [pc, #96]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800202a:	4b15      	ldr	r3, [pc, #84]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	4a14      	ldr	r2, [pc, #80]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8002030:	f043 0304 	orr.w	r3, r3, #4
 8002034:	61d3      	str	r3, [r2, #28]
 8002036:	4b12      	ldr	r3, [pc, #72]	; (8002080 <HAL_SPI_MspInit+0xfc>)
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	f003 0304 	and.w	r3, r3, #4
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002042:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002050:	2303      	movs	r3, #3
 8002052:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002054:	2306      	movs	r3, #6
 8002056:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	4619      	mov	r1, r3
 800205e:	480b      	ldr	r0, [pc, #44]	; (800208c <HAL_SPI_MspInit+0x108>)
 8002060:	f000 ffc4 	bl	8002fec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002064:	2200      	movs	r2, #0
 8002066:	2100      	movs	r1, #0
 8002068:	202f      	movs	r0, #47	; 0x2f
 800206a:	f000 fbf6 	bl	800285a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800206e:	202f      	movs	r0, #47	; 0x2f
 8002070:	f000 fc0f 	bl	8002892 <HAL_NVIC_EnableIRQ>
}
 8002074:	bf00      	nop
 8002076:	3730      	adds	r7, #48	; 0x30
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40013000 	.word	0x40013000
 8002080:	40023800 	.word	0x40023800
 8002084:	40020000 	.word	0x40020000
 8002088:	40003c00 	.word	0x40003c00
 800208c:	40020800 	.word	0x40020800

08002090 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a1b      	ldr	r2, [pc, #108]	; (800211c <HAL_TIM_IC_MspInit+0x8c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d12f      	bne.n	8002112 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020b2:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b6:	4a1a      	ldr	r2, [pc, #104]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	6253      	str	r3, [r2, #36]	; 0x24
 80020be:	4b18      	ldr	r3, [pc, #96]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ca:	4b15      	ldr	r3, [pc, #84]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	4a14      	ldr	r2, [pc, #80]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020d0:	f043 0302 	orr.w	r3, r3, #2
 80020d4:	61d3      	str	r3, [r2, #28]
 80020d6:	4b12      	ldr	r3, [pc, #72]	; (8002120 <HAL_TIM_IC_MspInit+0x90>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020e2:	2340      	movs	r3, #64	; 0x40
 80020e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020f2:	2302      	movs	r3, #2
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4619      	mov	r1, r3
 80020fc:	4809      	ldr	r0, [pc, #36]	; (8002124 <HAL_TIM_IC_MspInit+0x94>)
 80020fe:	f000 ff75 	bl	8002fec <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2101      	movs	r1, #1
 8002106:	201e      	movs	r0, #30
 8002108:	f000 fba7 	bl	800285a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800210c:	201e      	movs	r0, #30
 800210e:	f000 fbc0 	bl	8002892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002112:	bf00      	nop
 8002114:	3728      	adds	r7, #40	; 0x28
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40000800 	.word	0x40000800
 8002120:	40023800 	.word	0x40023800
 8002124:	40020400 	.word	0x40020400

08002128 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	; 0x28
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a2e      	ldr	r2, [pc, #184]	; (8002200 <HAL_UART_MspInit+0xd8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d156      	bne.n	80021f8 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800214a:	4b2e      	ldr	r3, [pc, #184]	; (8002204 <HAL_UART_MspInit+0xdc>)
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	4a2d      	ldr	r2, [pc, #180]	; (8002204 <HAL_UART_MspInit+0xdc>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002154:	6213      	str	r3, [r2, #32]
 8002156:	4b2b      	ldr	r3, [pc, #172]	; (8002204 <HAL_UART_MspInit+0xdc>)
 8002158:	6a1b      	ldr	r3, [r3, #32]
 800215a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	4b28      	ldr	r3, [pc, #160]	; (8002204 <HAL_UART_MspInit+0xdc>)
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	4a27      	ldr	r2, [pc, #156]	; (8002204 <HAL_UART_MspInit+0xdc>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	61d3      	str	r3, [r2, #28]
 800216e:	4b25      	ldr	r3, [pc, #148]	; (8002204 <HAL_UART_MspInit+0xdc>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 800217a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800217e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002188:	2303      	movs	r3, #3
 800218a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800218c:	2307      	movs	r3, #7
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	4619      	mov	r1, r3
 8002196:	481c      	ldr	r0, [pc, #112]	; (8002208 <HAL_UART_MspInit+0xe0>)
 8002198:	f000 ff28 	bl	8002fec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800219c:	4b1b      	ldr	r3, [pc, #108]	; (800220c <HAL_UART_MspInit+0xe4>)
 800219e:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <HAL_UART_MspInit+0xe8>)
 80021a0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021a2:	4b1a      	ldr	r3, [pc, #104]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a8:	4b18      	ldr	r3, [pc, #96]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021ae:	4b17      	ldr	r3, [pc, #92]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021b4:	4b15      	ldr	r3, [pc, #84]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021ba:	4b14      	ldr	r3, [pc, #80]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021bc:	2200      	movs	r2, #0
 80021be:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80021c0:	4b12      	ldr	r3, [pc, #72]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021c6:	4b11      	ldr	r3, [pc, #68]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80021cc:	480f      	ldr	r0, [pc, #60]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021ce:	f000 fb7b 	bl	80028c8 <HAL_DMA_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 80021d8:	f7ff fe7a 	bl	8001ed0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a0b      	ldr	r2, [pc, #44]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80021e2:	4a0a      	ldr	r2, [pc, #40]	; (800220c <HAL_UART_MspInit+0xe4>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	2100      	movs	r1, #0
 80021ec:	2025      	movs	r0, #37	; 0x25
 80021ee:	f000 fb34 	bl	800285a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021f2:	2025      	movs	r0, #37	; 0x25
 80021f4:	f000 fb4d 	bl	8002892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80021f8:	bf00      	nop
 80021fa:	3728      	adds	r7, #40	; 0x28
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40013800 	.word	0x40013800
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000
 800220c:	20000378 	.word	0x20000378
 8002210:	40026058 	.word	0x40026058

08002214 <SDTimer_Handler>:
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN TD */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void) {
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
	if (Timer1 > 0)
 8002218:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <SDTimer_Handler+0x3c>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d006      	beq.n	8002230 <SDTimer_Handler+0x1c>
		Timer1--;
 8002222:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <SDTimer_Handler+0x3c>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	3b01      	subs	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b08      	ldr	r3, [pc, #32]	; (8002250 <SDTimer_Handler+0x3c>)
 800222e:	701a      	strb	r2, [r3, #0]

	if (Timer2 > 0)
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <SDTimer_Handler+0x40>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d006      	beq.n	8002248 <SDTimer_Handler+0x34>
		Timer2--;
 800223a:	4b06      	ldr	r3, [pc, #24]	; (8002254 <SDTimer_Handler+0x40>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	3b01      	subs	r3, #1
 8002242:	b2da      	uxtb	r2, r3
 8002244:	4b03      	ldr	r3, [pc, #12]	; (8002254 <SDTimer_Handler+0x40>)
 8002246:	701a      	strb	r2, [r3, #0]
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	2000080c 	.word	0x2000080c
 8002254:	2000080d 	.word	0x2000080d

08002258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800225c:	e7fe      	b.n	800225c <NMI_Handler+0x4>

0800225e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002262:	e7fe      	b.n	8002262 <HardFault_Handler+0x4>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	e7fe      	b.n	8002268 <MemManage_Handler+0x4>

0800226a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226e:	e7fe      	b.n	800226e <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	e7fe      	b.n	8002274 <UsageFault_Handler+0x4>

08002276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
	...

0800229c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80022a0:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <SysTick_Handler+0x30>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4b08      	ldr	r3, [pc, #32]	; (80022cc <SysTick_Handler+0x30>)
 80022ac:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10) {
 80022ae:	4b07      	ldr	r3, [pc, #28]	; (80022cc <SysTick_Handler+0x30>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b09      	cmp	r3, #9
 80022b6:	d904      	bls.n	80022c2 <SysTick_Handler+0x26>
		FatFsCnt = 0;
 80022b8:	4b04      	ldr	r3, [pc, #16]	; (80022cc <SysTick_Handler+0x30>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80022be:	f7ff ffa9 	bl	8002214 <SDTimer_Handler>
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c2:	f000 f9b5 	bl	8002630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	2000080b 	.word	0x2000080b

080022d0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80022d4:	f000 fd28 	bl	8002d28 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	bd80      	pop	{r7, pc}

080022dc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT2_Pin);
 80022ec:	2002      	movs	r0, #2
 80022ee:	f001 f815 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT3_Pin);
 80022fa:	2004      	movs	r0, #4
 80022fc:	f001 f80e 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT4_Pin);
 8002308:	2008      	movs	r0, #8
 800230a:	f001 f807 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}

08002312 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT5_Pin);
 8002316:	2010      	movs	r0, #16
 8002318:	f001 f800 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	bd80      	pop	{r7, pc}

08002320 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002324:	4802      	ldr	r0, [pc, #8]	; (8002330 <DMA1_Channel5_IRQHandler+0x10>)
 8002326:	f000 fc21 	bl	8002b6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000378 	.word	0x20000378

08002334 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT6_Pin);
 8002338:	2020      	movs	r0, #32
 800233a:	f000 ffef 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT7_Pin);
 800233e:	2040      	movs	r0, #64	; 0x40
 8002340:	f000 ffec 	bl	800331c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}

08002348 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800234c:	4802      	ldr	r0, [pc, #8]	; (8002358 <TIM4_IRQHandler+0x10>)
 800234e:	f003 f80e 	bl	800536e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	200002f0 	.word	0x200002f0

0800235c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <SPI1_IRQHandler+0x10>)
 8002362:	f002 fcfb 	bl	8004d5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000240 	.word	0x20000240

08002370 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <USART1_IRQHandler+0x10>)
 8002376:	f003 fccd 	bl	8005d14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000330 	.word	0x20000330

08002384 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <SPI3_IRQHandler+0x10>)
 800238a:	f002 fce7 	bl	8004d5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000298 	.word	0x20000298

08002398 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return 1;
 800239c:	2301      	movs	r3, #1
}
 800239e:	4618      	mov	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <_kill>:

int _kill(int pid, int sig)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023b0:	f009 fa4c 	bl	800b84c <__errno>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2216      	movs	r2, #22
 80023b8:	601a      	str	r2, [r3, #0]
  return -1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <_exit>:

void _exit (int status)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023ce:	f04f 31ff 	mov.w	r1, #4294967295
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff ffe7 	bl	80023a6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023d8:	e7fe      	b.n	80023d8 <_exit+0x12>

080023da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
 80023ea:	e00a      	b.n	8002402 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023ec:	f3af 8000 	nop.w
 80023f0:	4601      	mov	r1, r0
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	60ba      	str	r2, [r7, #8]
 80023f8:	b2ca      	uxtb	r2, r1
 80023fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	3301      	adds	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	dbf0      	blt.n	80023ec <_read+0x12>
  }

  return len;
 800240a:	687b      	ldr	r3, [r7, #4]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	e009      	b.n	800243a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	60ba      	str	r2, [r7, #8]
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	3301      	adds	r3, #1
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	429a      	cmp	r2, r3
 8002440:	dbf1      	blt.n	8002426 <_write+0x12>
  }
  return len;
 8002442:	687b      	ldr	r3, [r7, #4]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_close>:

int _close(int file)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002454:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr

08002462 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
 800246a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002472:	605a      	str	r2, [r3, #4]
  return 0;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <_isatty>:

int _isatty(int file)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002488:	2301      	movs	r3, #1
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b4:	4a14      	ldr	r2, [pc, #80]	; (8002508 <_sbrk+0x5c>)
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <_sbrk+0x60>)
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024c0:	4b13      	ldr	r3, [pc, #76]	; (8002510 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <_sbrk+0x22>
  {
     __sbrk_heap_end = &_end;
 80024c8:	4b11      	ldr	r3, [pc, #68]	; (8002510 <_sbrk+0x64>)
 80024ca:	4a12      	ldr	r2, [pc, #72]	; (8002514 <_sbrk+0x68>)
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <_sbrk+0x64>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d207      	bcs.n	80024ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024dc:	f009 f9b6 	bl	800b84c <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	220c      	movs	r2, #12
 80024e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	e009      	b.n	8002500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <_sbrk+0x64>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a05      	ldr	r2, [pc, #20]	; (8002510 <_sbrk+0x64>)
 80024fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fe:	68fb      	ldr	r3, [r7, #12]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20008000 	.word	0x20008000
 800250c:	00000800 	.word	0x00000800
 8002510:	20000810 	.word	0x20000810
 8002514:	200013a8 	.word	0x200013a8

08002518 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
	    bl  SystemInit
 8002524:	f7ff fff8 	bl	8002518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002528:	480b      	ldr	r0, [pc, #44]	; (8002558 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800252a:	490c      	ldr	r1, [pc, #48]	; (800255c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800252c:	4a0c      	ldr	r2, [pc, #48]	; (8002560 <LoopFillZerobss+0x16>)
  movs r3, #0
 800252e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002530:	e002      	b.n	8002538 <LoopCopyDataInit>

08002532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002536:	3304      	adds	r3, #4

08002538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800253c:	d3f9      	bcc.n	8002532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253e:	4a09      	ldr	r2, [pc, #36]	; (8002564 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002540:	4c09      	ldr	r4, [pc, #36]	; (8002568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002544:	e001      	b.n	800254a <LoopFillZerobss>

08002546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002548:	3204      	adds	r2, #4

0800254a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800254c:	d3fb      	bcc.n	8002546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800254e:	f009 f983 	bl	800b858 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002552:	f7ff f9ff 	bl	8001954 <main>
  bx lr
 8002556:	4770      	bx	lr
  ldr r0, =_sdata
 8002558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800255c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002560:	08010d84 	.word	0x08010d84
  ldr r2, =_sbss
 8002564:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002568:	200013a8 	.word	0x200013a8

0800256c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800256c:	e7fe      	b.n	800256c <ADC1_IRQHandler>
	...

08002570 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002576:	2300      	movs	r3, #0
 8002578:	71fb      	strb	r3, [r7, #7]

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800257a:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <HAL_Init+0x48>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a0e      	ldr	r2, [pc, #56]	; (80025b8 <HAL_Init+0x48>)
 8002580:	f043 0304 	orr.w	r3, r3, #4
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <HAL_Init+0x48>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a0b      	ldr	r2, [pc, #44]	; (80025b8 <HAL_Init+0x48>)
 800258c:	f043 0302 	orr.w	r3, r3, #2
 8002590:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002592:	2003      	movs	r0, #3
 8002594:	f000 f956 	bl	8002844 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002598:	2000      	movs	r0, #0
 800259a:	f000 f80f 	bl	80025bc <HAL_InitTick>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <HAL_Init+0x3a>
  {
    status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	71fb      	strb	r3, [r7, #7]
 80025a8:	e001      	b.n	80025ae <HAL_Init+0x3e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025aa:	f7ff fc97 	bl	8001edc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025ae:	79fb      	ldrb	r3, [r7, #7]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023c00 	.word	0x40023c00

080025bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80025c8:	4b16      	ldr	r3, [pc, #88]	; (8002624 <HAL_InitTick+0x68>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d022      	beq.n	8002616 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80025d0:	4b15      	ldr	r3, [pc, #84]	; (8002628 <HAL_InitTick+0x6c>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b13      	ldr	r3, [pc, #76]	; (8002624 <HAL_InitTick+0x68>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 f962 	bl	80028ae <HAL_SYSTICK_Config>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10f      	bne.n	8002610 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b0f      	cmp	r3, #15
 80025f4:	d809      	bhi.n	800260a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f6:	2200      	movs	r2, #0
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	f04f 30ff 	mov.w	r0, #4294967295
 80025fe:	f000 f92c 	bl	800285a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002602:	4a0a      	ldr	r2, [pc, #40]	; (800262c <HAL_InitTick+0x70>)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e007      	b.n	800261a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	73fb      	strb	r3, [r7, #15]
 800260e:	e004      	b.n	800261a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	73fb      	strb	r3, [r7, #15]
 8002614:	e001      	b.n	800261a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800261a:	7bfb      	ldrb	r3, [r7, #15]
}
 800261c:	4618      	mov	r0, r3
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2000000c 	.word	0x2000000c
 8002628:	20000004 	.word	0x20000004
 800262c:	20000008 	.word	0x20000008

08002630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_IncTick+0x1c>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4b05      	ldr	r3, [pc, #20]	; (8002650 <HAL_IncTick+0x20>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4413      	add	r3, r2
 800263e:	4a03      	ldr	r2, [pc, #12]	; (800264c <HAL_IncTick+0x1c>)
 8002640:	6013      	str	r3, [r2, #0]
}
 8002642:	bf00      	nop
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000814 	.word	0x20000814
 8002650:	2000000c 	.word	0x2000000c

08002654 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return uwTick;
 8002658:	4b02      	ldr	r3, [pc, #8]	; (8002664 <HAL_GetTick+0x10>)
 800265a:	681b      	ldr	r3, [r3, #0]
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	20000814 	.word	0x20000814

08002668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff fff0 	bl	8002654 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d004      	beq.n	800268c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002682:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <HAL_Delay+0x40>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4413      	add	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800268c:	bf00      	nop
 800268e:	f7ff ffe1 	bl	8002654 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	429a      	cmp	r2, r3
 800269c:	d8f7      	bhi.n	800268e <HAL_Delay+0x26>
  {
  }
}
 800269e:	bf00      	nop
 80026a0:	bf00      	nop
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	2000000c 	.word	0x2000000c

080026ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026bc:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <__NVIC_SetPriorityGrouping+0x44>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026c8:	4013      	ands	r3, r2
 80026ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026de:	4a04      	ldr	r2, [pc, #16]	; (80026f0 <__NVIC_SetPriorityGrouping+0x44>)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	60d3      	str	r3, [r2, #12]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	e000ed00 	.word	0xe000ed00

080026f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f8:	4b04      	ldr	r3, [pc, #16]	; (800270c <__NVIC_GetPriorityGrouping+0x18>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	0a1b      	lsrs	r3, r3, #8
 80026fe:	f003 0307 	and.w	r3, r3, #7
}
 8002702:	4618      	mov	r0, r3
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800271a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271e:	2b00      	cmp	r3, #0
 8002720:	db0b      	blt.n	800273a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	f003 021f 	and.w	r2, r3, #31
 8002728:	4906      	ldr	r1, [pc, #24]	; (8002744 <__NVIC_EnableIRQ+0x34>)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	095b      	lsrs	r3, r3, #5
 8002730:	2001      	movs	r0, #1
 8002732:	fa00 f202 	lsl.w	r2, r0, r2
 8002736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100

08002748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	6039      	str	r1, [r7, #0]
 8002752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002758:	2b00      	cmp	r3, #0
 800275a:	db0a      	blt.n	8002772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	b2da      	uxtb	r2, r3
 8002760:	490c      	ldr	r1, [pc, #48]	; (8002794 <__NVIC_SetPriority+0x4c>)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	0112      	lsls	r2, r2, #4
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	440b      	add	r3, r1
 800276c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002770:	e00a      	b.n	8002788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	b2da      	uxtb	r2, r3
 8002776:	4908      	ldr	r1, [pc, #32]	; (8002798 <__NVIC_SetPriority+0x50>)
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	3b04      	subs	r3, #4
 8002780:	0112      	lsls	r2, r2, #4
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	440b      	add	r3, r1
 8002786:	761a      	strb	r2, [r3, #24]
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000e100 	.word	0xe000e100
 8002798:	e000ed00 	.word	0xe000ed00

0800279c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800279c:	b480      	push	{r7}
 800279e:	b089      	sub	sp, #36	; 0x24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f1c3 0307 	rsb	r3, r3, #7
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	bf28      	it	cs
 80027ba:	2304      	movcs	r3, #4
 80027bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	3304      	adds	r3, #4
 80027c2:	2b06      	cmp	r3, #6
 80027c4:	d902      	bls.n	80027cc <NVIC_EncodePriority+0x30>
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3b03      	subs	r3, #3
 80027ca:	e000      	b.n	80027ce <NVIC_EncodePriority+0x32>
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d0:	f04f 32ff 	mov.w	r2, #4294967295
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43da      	mvns	r2, r3
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	401a      	ands	r2, r3
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027e4:	f04f 31ff 	mov.w	r1, #4294967295
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	fa01 f303 	lsl.w	r3, r1, r3
 80027ee:	43d9      	mvns	r1, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f4:	4313      	orrs	r3, r2
         );
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3724      	adds	r7, #36	; 0x24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr

08002800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002810:	d301      	bcc.n	8002816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002812:	2301      	movs	r3, #1
 8002814:	e00f      	b.n	8002836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002816:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <SysTick_Config+0x40>)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3b01      	subs	r3, #1
 800281c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800281e:	210f      	movs	r1, #15
 8002820:	f04f 30ff 	mov.w	r0, #4294967295
 8002824:	f7ff ff90 	bl	8002748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002828:	4b05      	ldr	r3, [pc, #20]	; (8002840 <SysTick_Config+0x40>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800282e:	4b04      	ldr	r3, [pc, #16]	; (8002840 <SysTick_Config+0x40>)
 8002830:	2207      	movs	r2, #7
 8002832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	e000e010 	.word	0xe000e010

08002844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f7ff ff2d 	bl	80026ac <__NVIC_SetPriorityGrouping>
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b086      	sub	sp, #24
 800285e:	af00      	add	r7, sp, #0
 8002860:	4603      	mov	r3, r0
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800286c:	f7ff ff42 	bl	80026f4 <__NVIC_GetPriorityGrouping>
 8002870:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	68b9      	ldr	r1, [r7, #8]
 8002876:	6978      	ldr	r0, [r7, #20]
 8002878:	f7ff ff90 	bl	800279c <NVIC_EncodePriority>
 800287c:	4602      	mov	r2, r0
 800287e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002882:	4611      	mov	r1, r2
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff ff5f 	bl	8002748 <__NVIC_SetPriority>
}
 800288a:	bf00      	nop
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	4603      	mov	r3, r0
 800289a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff35 	bl	8002710 <__NVIC_EnableIRQ>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff ffa2 	bl	8002800 <SysTick_Config>
 80028bc:	4603      	mov	r3, r0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
	...

080028c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e059      	b.n	800298e <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	461a      	mov	r2, r3
 80028e0:	4b2d      	ldr	r3, [pc, #180]	; (8002998 <HAL_DMA_Init+0xd0>)
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d80f      	bhi.n	8002906 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_DMA_Init+0xd4>)
 80028ee:	4413      	add	r3, r2
 80028f0:	4a2b      	ldr	r2, [pc, #172]	; (80029a0 <HAL_DMA_Init+0xd8>)
 80028f2:	fba2 2303 	umull	r2, r3, r2, r3
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	009a      	lsls	r2, r3, #2
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a28      	ldr	r2, [pc, #160]	; (80029a4 <HAL_DMA_Init+0xdc>)
 8002902:	63da      	str	r2, [r3, #60]	; 0x3c
 8002904:	e00e      	b.n	8002924 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	4b26      	ldr	r3, [pc, #152]	; (80029a8 <HAL_DMA_Init+0xe0>)
 800290e:	4413      	add	r3, r2
 8002910:	4a23      	ldr	r2, [pc, #140]	; (80029a0 <HAL_DMA_Init+0xd8>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	009a      	lsls	r2, r3, #2
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a22      	ldr	r2, [pc, #136]	; (80029ac <HAL_DMA_Init+0xe4>)
 8002922:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800293a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800293e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3714      	adds	r7, #20
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	40026407 	.word	0x40026407
 800299c:	bffd9ff8 	.word	0xbffd9ff8
 80029a0:	cccccccd 	.word	0xcccccccd
 80029a4:	40026000 	.word	0x40026000
 80029a8:	bffd9bf8 	.word	0xbffd9bf8
 80029ac:	40026400 	.word	0x40026400

080029b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d101      	bne.n	80029d0 <HAL_DMA_Start_IT+0x20>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e04b      	b.n	8002a68 <HAL_DMA_Start_IT+0xb8>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d13a      	bne.n	8002a5a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0201 	bic.w	r2, r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	68b9      	ldr	r1, [r7, #8]
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 f95e 	bl	8002cca <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d008      	beq.n	8002a28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f042 020e 	orr.w	r2, r2, #14
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	e00f      	b.n	8002a48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0204 	bic.w	r2, r2, #4
 8002a36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 020a 	orr.w	r2, r2, #10
 8002a46:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 0201 	orr.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	e005      	b.n	8002a66 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a62:	2302      	movs	r3, #2
 8002a64:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d008      	beq.n	8002a9a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e022      	b.n	8002ae0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 020e 	bic.w	r2, r2, #14
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 021c 	and.w	r2, r3, #28
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8002acc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr

08002aea <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d005      	beq.n	8002b0e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2204      	movs	r2, #4
 8002b06:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	73fb      	strb	r3, [r7, #15]
 8002b0c:	e029      	b.n	8002b62 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 020e 	bic.w	r2, r2, #14
 8002b1c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0201 	bic.w	r2, r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f003 021c 	and.w	r2, r3, #28
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b40:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	4798      	blx	r3
    }
  }
  return status;
 8002b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	f003 031c 	and.w	r3, r3, #28
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d026      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x7a>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d021      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d107      	bne.n	8002bc0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0204 	bic.w	r2, r2, #4
 8002bbe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	f003 021c 	and.w	r2, r3, #28
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bcc:	2104      	movs	r1, #4
 8002bce:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d071      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002be4:	e06c      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f003 031c 	and.w	r3, r3, #28
 8002bee:	2202      	movs	r2, #2
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d02e      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xec>
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d029      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0320 	and.w	r3, r3, #32
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10b      	bne.n	8002c2a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 020a 	bic.w	r2, r2, #10
 8002c20:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 021c 	and.w	r2, r3, #28
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c36:	2102      	movs	r1, #2
 8002c38:	fa01 f202 	lsl.w	r2, r1, r2
 8002c3c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d038      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c56:	e033      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5c:	f003 031c 	and.w	r3, r3, #28
 8002c60:	2208      	movs	r2, #8
 8002c62:	409a      	lsls	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d02a      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x156>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d025      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 020e 	bic.w	r2, r2, #14
 8002c84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f003 021c 	and.w	r2, r3, #28
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c92:	2101      	movs	r1, #1
 8002c94:	fa01 f202 	lsl.w	r2, r1, r2
 8002c98:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002cc0:	bf00      	nop
 8002cc2:	bf00      	nop
}
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b085      	sub	sp, #20
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
 8002cd6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f003 021c 	and.w	r2, r3, #28
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cea:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b10      	cmp	r3, #16
 8002cfa:	d108      	bne.n	8002d0e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d0c:	e007      	b.n	8002d1e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	60da      	str	r2, [r3, #12]
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002d32:	4b56      	ldr	r3, [pc, #344]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d3e:	d022      	beq.n	8002d86 <HAL_FLASH_IRQHandler+0x5e>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002d40:	4b52      	ldr	r3, [pc, #328]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d4c:	d01b      	beq.n	8002d86 <HAL_FLASH_IRQHandler+0x5e>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002d4e:	4b4f      	ldr	r3, [pc, #316]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d5a:	d014      	beq.n	8002d86 <HAL_FLASH_IRQHandler+0x5e>
#if defined(FLASH_SR_RDERR)
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002d5c:	4b4b      	ldr	r3, [pc, #300]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d68:	d00d      	beq.n	8002d86 <HAL_FLASH_IRQHandler+0x5e>
#endif /* FLASH_SR_RDERR */
#if defined(FLASH_SR_OPTVERRUSR)
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR) || 
 8002d6a:	4b48      	ldr	r3, [pc, #288]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d76:	d006      	beq.n	8002d86 <HAL_FLASH_IRQHandler+0x5e>
#endif /* FLASH_SR_OPTVERRUSR */
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) )
 8002d78:	4b44      	ldr	r3, [pc, #272]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR) || 
 8002d80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d84:	d117      	bne.n	8002db6 <HAL_FLASH_IRQHandler+0x8e>
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8002d86:	4b42      	ldr	r3, [pc, #264]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d107      	bne.n	8002da0 <HAL_FLASH_IRQHandler+0x78>
    {
      /* Return the faulty sector */
      addresstmp = pFlash.Page;
 8002d90:	4b3f      	ldr	r3, [pc, #252]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	607b      	str	r3, [r7, #4]
      pFlash.Page = 0xFFFFFFFFU;
 8002d96:	4b3e      	ldr	r3, [pc, #248]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002d98:	f04f 32ff 	mov.w	r2, #4294967295
 8002d9c:	60da      	str	r2, [r3, #12]
 8002d9e:	e002      	b.n	8002da6 <HAL_FLASH_IRQHandler+0x7e>
    }
    else
    {
      /* Return the faulty address */
      addresstmp = pFlash.Address;
 8002da0:	4b3b      	ldr	r3, [pc, #236]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	607b      	str	r3, [r7, #4]
    }
    /* Save the Error code */
    FLASH_SetErrorCode();
 8002da6:	f000 f887 	bl	8002eb8 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f87b 	bl	8002ea6 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002db0:	4b37      	ldr	r3, [pc, #220]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002db6:	4b35      	ldr	r3, [pc, #212]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d14c      	bne.n	8002e5c <HAL_FLASH_IRQHandler+0x134>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002dc2:	4b32      	ldr	r3, [pc, #200]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	619a      	str	r2, [r3, #24]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8002dc8:	4b31      	ldr	r3, [pc, #196]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d044      	beq.n	8002e5c <HAL_FLASH_IRQHandler+0x134>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8002dd2:	4b2f      	ldr	r3, [pc, #188]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d12d      	bne.n	8002e38 <HAL_FLASH_IRQHandler+0x110>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.NbPagesToErase--;
 8002ddc:	4b2c      	ldr	r3, [pc, #176]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	4a2b      	ldr	r2, [pc, #172]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002de4:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.NbPagesToErase != 0U)
 8002de6:	4b2a      	ldr	r3, [pc, #168]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d017      	beq.n	8002e1e <HAL_FLASH_IRQHandler+0xf6>
        {
          addresstmp = pFlash.Page;
 8002dee:	4b28      	ldr	r3, [pc, #160]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f84d 	bl	8002e94 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Page + FLASH_PAGE_SIZE;
 8002dfa:	4b25      	ldr	r3, [pc, #148]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002e02:	607b      	str	r3, [r7, #4]
          pFlash.Page = addresstmp;
 8002e04:	4a22      	ldr	r2, [pc, #136]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	60d3      	str	r3, [r2, #12]

          /* If the erase operation is completed, disable the ERASE Bit */
          CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8002e0a:	4b20      	ldr	r3, [pc, #128]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a1f      	ldr	r2, [pc, #124]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e14:	6053      	str	r3, [r2, #4]

          FLASH_PageErase(addresstmp);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f8c6 	bl	8002fa8 <FLASH_PageErase>
 8002e1c:	e01e      	b.n	8002e5c <HAL_FLASH_IRQHandler+0x134>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Page = addresstmp = 0xFFFFFFFFU;
 8002e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e22:	607b      	str	r3, [r7, #4]
 8002e24:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60d3      	str	r3, [r2, #12]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002e2a:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 f82f 	bl	8002e94 <HAL_FLASH_EndOfOperationCallback>
 8002e36:	e011      	b.n	8002e5c <HAL_FLASH_IRQHandler+0x134>
        }
      }
      else
      {
          /* If the program operation is completed, disable the PROG Bit */
          CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002e38:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4a13      	ldr	r2, [pc, #76]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e3e:	f023 0308 	bic.w	r3, r3, #8
 8002e42:	6053      	str	r3, [r2, #4]

          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002e44:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f000 f823 	bl	8002e94 <HAL_FLASH_EndOfOperationCallback>
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8002e4e:	4b10      	ldr	r3, [pc, #64]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e50:	f04f 32ff 	mov.w	r2, #4294967295
 8002e54:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002e56:	4b0e      	ldr	r3, [pc, #56]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10e      	bne.n	8002e84 <HAL_FLASH_IRQHandler+0x15c>
  {
    /* Operation is completed, disable the PROG and ERASE */
    CLEAR_BIT(FLASH->PECR, (FLASH_PECR_ERASE | FLASH_PECR_PROG));
 8002e66:	4b09      	ldr	r3, [pc, #36]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	4a08      	ldr	r2, [pc, #32]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e6c:	f423 7302 	bic.w	r3, r3, #520	; 0x208
 8002e70:	6053      	str	r3, [r2, #4]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8002e72:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4a05      	ldr	r2, [pc, #20]	; (8002e8c <HAL_FLASH_IRQHandler+0x164>)
 8002e78:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e7c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8002e7e:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <HAL_FLASH_IRQHandler+0x168>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	741a      	strb	r2, [r3, #16]
  }
}
 8002e84:	bf00      	nop
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	40023c00 	.word	0x40023c00
 8002e90:	20000818 	.word	0x20000818

08002e94 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr

08002ea6 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002ec2:	4b37      	ldr	r3, [pc, #220]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ece:	d109      	bne.n	8002ee4 <FLASH_SetErrorCode+0x2c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ed0:	4b34      	ldr	r3, [pc, #208]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	4a32      	ldr	r2, [pc, #200]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002eda:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_WRPERR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ee2:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8002ee4:	4b2e      	ldr	r3, [pc, #184]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ef0:	d109      	bne.n	8002f06 <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002ef2:	4b2c      	ldr	r3, [pc, #176]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	f043 0301 	orr.w	r3, r3, #1
 8002efa:	4a2a      	ldr	r2, [pc, #168]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002efc:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_PGAERR;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f04:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f06:	4b26      	ldr	r3, [pc, #152]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f12:	d109      	bne.n	8002f28 <FLASH_SetErrorCode+0x70>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f14:	4b23      	ldr	r3, [pc, #140]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	f043 0304 	orr.w	r3, r3, #4
 8002f1c:	4a21      	ldr	r2, [pc, #132]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f1e:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f26:	607b      	str	r3, [r7, #4]
  }

#if defined(FLASH_SR_RDERR)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8002f28:	4b1d      	ldr	r3, [pc, #116]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f34:	d109      	bne.n	8002f4a <FLASH_SetErrorCode+0x92>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002f36:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f043 0310 	orr.w	r3, r3, #16
 8002f3e:	4a19      	ldr	r2, [pc, #100]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f40:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_RDERR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f48:	607b      	str	r3, [r7, #4]
  }
#endif /* FLASH_SR_RDERR */
#if defined(FLASH_SR_OPTVERRUSR)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR))
 8002f4a:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f56:	d109      	bne.n	8002f6c <FLASH_SetErrorCode+0xb4>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTVUSR;
 8002f58:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	f043 0320 	orr.w	r3, r3, #32
 8002f60:	4a10      	ldr	r2, [pc, #64]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f62:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_OPTVERRUSR;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f6a:	607b      	str	r3, [r7, #4]
  }
#endif /* FLASH_SR_OPTVERRUSR */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8002f6c:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f78:	d109      	bne.n	8002f8e <FLASH_SetErrorCode+0xd6>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f043 0308 	orr.w	r3, r3, #8
 8002f82:	4a08      	ldr	r2, [pc, #32]	; (8002fa4 <FLASH_SetErrorCode+0xec>)
 8002f84:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_SIZERR;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f8c:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f8e:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <FLASH_SetErrorCode+0xe8>)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6193      	str	r3, [r2, #24]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40023c00 	.word	0x40023c00
 8002fa4:	20000818 	.word	0x20000818

08002fa8 <FLASH_PageErase>:
  * @note   A Page is erased in the Program memory only if the address to load
  *         is the start address of a page (multiple of @ref FLASH_PAGE_SIZE bytes).
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <FLASH_PageErase+0x3c>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	615a      	str	r2, [r3, #20]

  /* Set the ERASE bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8002fb6:	4b0c      	ldr	r3, [pc, #48]	; (8002fe8 <FLASH_PageErase+0x40>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	4a0b      	ldr	r2, [pc, #44]	; (8002fe8 <FLASH_PageErase+0x40>)
 8002fbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fc0:	6053      	str	r3, [r2, #4]

  /* Set PROG bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002fc2:	4b09      	ldr	r3, [pc, #36]	; (8002fe8 <FLASH_PageErase+0x40>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	4a08      	ldr	r2, [pc, #32]	; (8002fe8 <FLASH_PageErase+0x40>)
 8002fc8:	f043 0308 	orr.w	r3, r3, #8
 8002fcc:	6053      	str	r3, [r2, #4]

  /* Write 00000000h to the first word of the program page to erase */
  *(__IO uint32_t *)(uint32_t)(PageAddress & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	6013      	str	r3, [r2, #0]
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr
 8002fe4:	20000818 	.word	0x20000818
 8002fe8:	40023c00 	.word	0x40023c00

08002fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003002:	e154      	b.n	80032ae <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	2101      	movs	r1, #1
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	fa01 f303 	lsl.w	r3, r1, r3
 8003010:	4013      	ands	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 8146 	beq.w	80032a8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d005      	beq.n	8003034 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003030:	2b02      	cmp	r3, #2
 8003032:	d130      	bne.n	8003096 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	2203      	movs	r2, #3
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4013      	ands	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	4313      	orrs	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800306a:	2201      	movs	r2, #1
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43db      	mvns	r3, r3
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	4013      	ands	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	091b      	lsrs	r3, r3, #4
 8003080:	f003 0201 	and.w	r2, r3, #1
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	2b03      	cmp	r3, #3
 80030a0:	d017      	beq.n	80030d2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	2203      	movs	r2, #3
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4013      	ands	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d123      	bne.n	8003126 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	08da      	lsrs	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3208      	adds	r2, #8
 80030e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	220f      	movs	r2, #15
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43db      	mvns	r3, r3
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4013      	ands	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	691a      	ldr	r2, [r3, #16]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	08da      	lsrs	r2, r3, #3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3208      	adds	r2, #8
 8003120:	6939      	ldr	r1, [r7, #16]
 8003122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	2203      	movs	r2, #3
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43db      	mvns	r3, r3
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4013      	ands	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0203 	and.w	r2, r3, #3
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80a0 	beq.w	80032a8 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003168:	4b58      	ldr	r3, [pc, #352]	; (80032cc <HAL_GPIO_Init+0x2e0>)
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	4a57      	ldr	r2, [pc, #348]	; (80032cc <HAL_GPIO_Init+0x2e0>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6213      	str	r3, [r2, #32]
 8003174:	4b55      	ldr	r3, [pc, #340]	; (80032cc <HAL_GPIO_Init+0x2e0>)
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003180:	4a53      	ldr	r2, [pc, #332]	; (80032d0 <HAL_GPIO_Init+0x2e4>)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	089b      	lsrs	r3, r3, #2
 8003186:	3302      	adds	r3, #2
 8003188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	220f      	movs	r2, #15
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a4b      	ldr	r2, [pc, #300]	; (80032d4 <HAL_GPIO_Init+0x2e8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d019      	beq.n	80031e0 <HAL_GPIO_Init+0x1f4>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a4a      	ldr	r2, [pc, #296]	; (80032d8 <HAL_GPIO_Init+0x2ec>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d013      	beq.n	80031dc <HAL_GPIO_Init+0x1f0>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a49      	ldr	r2, [pc, #292]	; (80032dc <HAL_GPIO_Init+0x2f0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d00d      	beq.n	80031d8 <HAL_GPIO_Init+0x1ec>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a48      	ldr	r2, [pc, #288]	; (80032e0 <HAL_GPIO_Init+0x2f4>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d007      	beq.n	80031d4 <HAL_GPIO_Init+0x1e8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a47      	ldr	r2, [pc, #284]	; (80032e4 <HAL_GPIO_Init+0x2f8>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d101      	bne.n	80031d0 <HAL_GPIO_Init+0x1e4>
 80031cc:	2304      	movs	r3, #4
 80031ce:	e008      	b.n	80031e2 <HAL_GPIO_Init+0x1f6>
 80031d0:	2305      	movs	r3, #5
 80031d2:	e006      	b.n	80031e2 <HAL_GPIO_Init+0x1f6>
 80031d4:	2303      	movs	r3, #3
 80031d6:	e004      	b.n	80031e2 <HAL_GPIO_Init+0x1f6>
 80031d8:	2302      	movs	r3, #2
 80031da:	e002      	b.n	80031e2 <HAL_GPIO_Init+0x1f6>
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <HAL_GPIO_Init+0x1f6>
 80031e0:	2300      	movs	r3, #0
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	f002 0203 	and.w	r2, r2, #3
 80031e8:	0092      	lsls	r2, r2, #2
 80031ea:	4093      	lsls	r3, r2
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80031f2:	4937      	ldr	r1, [pc, #220]	; (80032d0 <HAL_GPIO_Init+0x2e4>)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	089b      	lsrs	r3, r3, #2
 80031f8:	3302      	adds	r3, #2
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003200:	4b39      	ldr	r3, [pc, #228]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	43db      	mvns	r3, r3
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4013      	ands	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003224:	4a30      	ldr	r2, [pc, #192]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800322a:	4b2f      	ldr	r3, [pc, #188]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	43db      	mvns	r3, r3
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800324e:	4a26      	ldr	r2, [pc, #152]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003254:	4b24      	ldr	r3, [pc, #144]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	43db      	mvns	r3, r3
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4013      	ands	r3, r2
 8003262:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003278:	4a1b      	ldr	r2, [pc, #108]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800327e:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	43db      	mvns	r3, r3
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4013      	ands	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032a2:	4a11      	ldr	r2, [pc, #68]	; (80032e8 <HAL_GPIO_Init+0x2fc>)
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	3301      	adds	r3, #1
 80032ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f47f aea3 	bne.w	8003004 <HAL_GPIO_Init+0x18>
  }
}
 80032be:	bf00      	nop
 80032c0:	bf00      	nop
 80032c2:	371c      	adds	r7, #28
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40023800 	.word	0x40023800
 80032d0:	40010000 	.word	0x40010000
 80032d4:	40020000 	.word	0x40020000
 80032d8:	40020400 	.word	0x40020400
 80032dc:	40020800 	.word	0x40020800
 80032e0:	40020c00 	.word	0x40020c00
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010400 	.word	0x40010400

080032ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	460b      	mov	r3, r1
 80032f6:	807b      	strh	r3, [r7, #2]
 80032f8:	4613      	mov	r3, r2
 80032fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032fc:	787b      	ldrb	r3, [r7, #1]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003302:	887a      	ldrh	r2, [r7, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003308:	e003      	b.n	8003312 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800330a:	887b      	ldrh	r3, [r7, #2]
 800330c:	041a      	lsls	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	619a      	str	r2, [r3, #24]
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr

0800331c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003326:	4b08      	ldr	r3, [pc, #32]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003328:	695a      	ldr	r2, [r3, #20]
 800332a:	88fb      	ldrh	r3, [r7, #6]
 800332c:	4013      	ands	r3, r2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d006      	beq.n	8003340 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003332:	4a05      	ldr	r2, [pc, #20]	; (8003348 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003338:	88fb      	ldrh	r3, [r7, #6]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe fa4a 	bl	80017d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003340:	bf00      	nop
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40010400 	.word	0x40010400

0800334c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e31d      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800335e:	4b94      	ldr	r3, [pc, #592]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 030c 	and.w	r3, r3, #12
 8003366:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003368:	4b91      	ldr	r3, [pc, #580]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003370:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d07b      	beq.n	8003476 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	2b08      	cmp	r3, #8
 8003382:	d006      	beq.n	8003392 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	2b0c      	cmp	r3, #12
 8003388:	d10f      	bne.n	80033aa <HAL_RCC_OscConfig+0x5e>
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003390:	d10b      	bne.n	80033aa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003392:	4b87      	ldr	r3, [pc, #540]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d06a      	beq.n	8003474 <HAL_RCC_OscConfig+0x128>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d166      	bne.n	8003474 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e2f7      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d106      	bne.n	80033c0 <HAL_RCC_OscConfig+0x74>
 80033b2:	4b7f      	ldr	r3, [pc, #508]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a7e      	ldr	r2, [pc, #504]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	e02d      	b.n	800341c <HAL_RCC_OscConfig+0xd0>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCC_OscConfig+0x96>
 80033c8:	4b79      	ldr	r3, [pc, #484]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a78      	ldr	r2, [pc, #480]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033d2:	6013      	str	r3, [r2, #0]
 80033d4:	4b76      	ldr	r3, [pc, #472]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a75      	ldr	r2, [pc, #468]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	e01c      	b.n	800341c <HAL_RCC_OscConfig+0xd0>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b05      	cmp	r3, #5
 80033e8:	d10c      	bne.n	8003404 <HAL_RCC_OscConfig+0xb8>
 80033ea:	4b71      	ldr	r3, [pc, #452]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a70      	ldr	r2, [pc, #448]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033f4:	6013      	str	r3, [r2, #0]
 80033f6:	4b6e      	ldr	r3, [pc, #440]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a6d      	ldr	r2, [pc, #436]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80033fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	e00b      	b.n	800341c <HAL_RCC_OscConfig+0xd0>
 8003404:	4b6a      	ldr	r3, [pc, #424]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a69      	ldr	r2, [pc, #420]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800340a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800340e:	6013      	str	r3, [r2, #0]
 8003410:	4b67      	ldr	r3, [pc, #412]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a66      	ldr	r2, [pc, #408]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003416:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800341a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d013      	beq.n	800344c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003424:	f7ff f916 	bl	8002654 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800342c:	f7ff f912 	bl	8002654 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b64      	cmp	r3, #100	; 0x64
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e2ad      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800343e:	4b5c      	ldr	r3, [pc, #368]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0f0      	beq.n	800342c <HAL_RCC_OscConfig+0xe0>
 800344a:	e014      	b.n	8003476 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344c:	f7ff f902 	bl	8002654 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003454:	f7ff f8fe 	bl	8002654 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b64      	cmp	r3, #100	; 0x64
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e299      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003466:	4b52      	ldr	r3, [pc, #328]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f0      	bne.n	8003454 <HAL_RCC_OscConfig+0x108>
 8003472:	e000      	b.n	8003476 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d05a      	beq.n	8003538 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b04      	cmp	r3, #4
 8003486:	d005      	beq.n	8003494 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	2b0c      	cmp	r3, #12
 800348c:	d119      	bne.n	80034c2 <HAL_RCC_OscConfig+0x176>
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d116      	bne.n	80034c2 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003494:	4b46      	ldr	r3, [pc, #280]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_RCC_OscConfig+0x160>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e276      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ac:	4b40      	ldr	r3, [pc, #256]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	493d      	ldr	r1, [pc, #244]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c0:	e03a      	b.n	8003538 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d020      	beq.n	800350c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034ca:	4b3a      	ldr	r3, [pc, #232]	; (80035b4 <HAL_RCC_OscConfig+0x268>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d0:	f7ff f8c0 	bl	8002654 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034d6:	e008      	b.n	80034ea <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034d8:	f7ff f8bc 	bl	8002654 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e257      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ea:	4b31      	ldr	r3, [pc, #196]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0f0      	beq.n	80034d8 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f6:	4b2e      	ldr	r3, [pc, #184]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	021b      	lsls	r3, r3, #8
 8003504:	492a      	ldr	r1, [pc, #168]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003506:	4313      	orrs	r3, r2
 8003508:	604b      	str	r3, [r1, #4]
 800350a:	e015      	b.n	8003538 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800350c:	4b29      	ldr	r3, [pc, #164]	; (80035b4 <HAL_RCC_OscConfig+0x268>)
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003512:	f7ff f89f 	bl	8002654 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800351a:	f7ff f89b 	bl	8002654 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e236      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800352c:	4b20      	ldr	r3, [pc, #128]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f0      	bne.n	800351a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80b8 	beq.w	80036b6 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d170      	bne.n	800362e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800354c:	4b18      	ldr	r3, [pc, #96]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_RCC_OscConfig+0x218>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e21a      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1a      	ldr	r2, [r3, #32]
 8003568:	4b11      	ldr	r3, [pc, #68]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003570:	429a      	cmp	r2, r3
 8003572:	d921      	bls.n	80035b8 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fc3b 	bl	8003df4 <RCC_SetFlashLatencyFromMSIRange>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e208      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003588:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	4906      	ldr	r1, [pc, #24]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 8003596:	4313      	orrs	r3, r2
 8003598:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	061b      	lsls	r3, r3, #24
 80035a8:	4901      	ldr	r1, [pc, #4]	; (80035b0 <HAL_RCC_OscConfig+0x264>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	604b      	str	r3, [r1, #4]
 80035ae:	e020      	b.n	80035f2 <HAL_RCC_OscConfig+0x2a6>
 80035b0:	40023800 	.word	0x40023800
 80035b4:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035b8:	4b99      	ldr	r3, [pc, #612]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	4996      	ldr	r1, [pc, #600]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035ca:	4b95      	ldr	r3, [pc, #596]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	061b      	lsls	r3, r3, #24
 80035d8:	4991      	ldr	r1, [pc, #580]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fc06 	bl	8003df4 <RCC_SetFlashLatencyFromMSIRange>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e1d3      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	0b5b      	lsrs	r3, r3, #13
 80035f8:	3301      	adds	r3, #1
 80035fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003602:	4a87      	ldr	r2, [pc, #540]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003604:	6892      	ldr	r2, [r2, #8]
 8003606:	0912      	lsrs	r2, r2, #4
 8003608:	f002 020f 	and.w	r2, r2, #15
 800360c:	4985      	ldr	r1, [pc, #532]	; (8003824 <HAL_RCC_OscConfig+0x4d8>)
 800360e:	5c8a      	ldrb	r2, [r1, r2]
 8003610:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003612:	4a85      	ldr	r2, [pc, #532]	; (8003828 <HAL_RCC_OscConfig+0x4dc>)
 8003614:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003616:	4b85      	ldr	r3, [pc, #532]	; (800382c <HAL_RCC_OscConfig+0x4e0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe ffce 	bl	80025bc <HAL_InitTick>
 8003620:	4603      	mov	r3, r0
 8003622:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003624:	7bfb      	ldrb	r3, [r7, #15]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d045      	beq.n	80036b6 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	e1b5      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d029      	beq.n	800368a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003636:	4b7e      	ldr	r3, [pc, #504]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363c:	f7ff f80a 	bl	8002654 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003644:	f7ff f806 	bl	8002654 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e1a1      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003656:	4b72      	ldr	r3, [pc, #456]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003662:	4b6f      	ldr	r3, [pc, #444]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	496c      	ldr	r1, [pc, #432]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003674:	4b6a      	ldr	r3, [pc, #424]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	061b      	lsls	r3, r3, #24
 8003682:	4967      	ldr	r1, [pc, #412]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003684:	4313      	orrs	r3, r2
 8003686:	604b      	str	r3, [r1, #4]
 8003688:	e015      	b.n	80036b6 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800368a:	4b69      	ldr	r3, [pc, #420]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7fe ffe0 	bl	8002654 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003698:	f7fe ffdc 	bl	8002654 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e177      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80036aa:	4b5d      	ldr	r3, [pc, #372]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d030      	beq.n	8003724 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d016      	beq.n	80036f8 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ca:	4b5a      	ldr	r3, [pc, #360]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036cc:	2201      	movs	r2, #1
 80036ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d0:	f7fe ffc0 	bl	8002654 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036d8:	f7fe ffbc 	bl	8002654 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e157      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036ea:	4b4d      	ldr	r3, [pc, #308]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80036ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0x38c>
 80036f6:	e015      	b.n	8003724 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f8:	4b4e      	ldr	r3, [pc, #312]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fe:	f7fe ffa9 	bl	8002654 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003706:	f7fe ffa5 	bl	8002654 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e140      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003718:	4b41      	ldr	r3, [pc, #260]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 800371a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1f0      	bne.n	8003706 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80b5 	beq.w	800389c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003732:	2300      	movs	r3, #0
 8003734:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003736:	4b3a      	ldr	r3, [pc, #232]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d10d      	bne.n	800375e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003742:	4b37      	ldr	r3, [pc, #220]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	4a36      	ldr	r2, [pc, #216]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800374c:	6253      	str	r3, [r2, #36]	; 0x24
 800374e:	4b34      	ldr	r3, [pc, #208]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003756:	60bb      	str	r3, [r7, #8]
 8003758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800375a:	2301      	movs	r3, #1
 800375c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375e:	4b36      	ldr	r3, [pc, #216]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003766:	2b00      	cmp	r3, #0
 8003768:	d118      	bne.n	800379c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800376a:	4b33      	ldr	r3, [pc, #204]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a32      	ldr	r2, [pc, #200]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 8003770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003776:	f7fe ff6d 	bl	8002654 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800377e:	f7fe ff69 	bl	8002654 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b64      	cmp	r3, #100	; 0x64
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e104      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003790:	4b29      	ldr	r3, [pc, #164]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0f0      	beq.n	800377e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d106      	bne.n	80037b2 <HAL_RCC_OscConfig+0x466>
 80037a4:	4b1e      	ldr	r3, [pc, #120]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a8:	4a1d      	ldr	r2, [pc, #116]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ae:	6353      	str	r3, [r2, #52]	; 0x34
 80037b0:	e02d      	b.n	800380e <HAL_RCC_OscConfig+0x4c2>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10c      	bne.n	80037d4 <HAL_RCC_OscConfig+0x488>
 80037ba:	4b19      	ldr	r3, [pc, #100]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037be:	4a18      	ldr	r2, [pc, #96]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037c4:	6353      	str	r3, [r2, #52]	; 0x34
 80037c6:	4b16      	ldr	r3, [pc, #88]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ca:	4a15      	ldr	r2, [pc, #84]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037d0:	6353      	str	r3, [r2, #52]	; 0x34
 80037d2:	e01c      	b.n	800380e <HAL_RCC_OscConfig+0x4c2>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d10c      	bne.n	80037f6 <HAL_RCC_OscConfig+0x4aa>
 80037dc:	4b10      	ldr	r3, [pc, #64]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037e0:	4a0f      	ldr	r2, [pc, #60]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037e6:	6353      	str	r3, [r2, #52]	; 0x34
 80037e8:	4b0d      	ldr	r3, [pc, #52]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ec:	4a0c      	ldr	r2, [pc, #48]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f2:	6353      	str	r3, [r2, #52]	; 0x34
 80037f4:	e00b      	b.n	800380e <HAL_RCC_OscConfig+0x4c2>
 80037f6:	4b0a      	ldr	r3, [pc, #40]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037fa:	4a09      	ldr	r2, [pc, #36]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 80037fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003800:	6353      	str	r3, [r2, #52]	; 0x34
 8003802:	4b07      	ldr	r3, [pc, #28]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003806:	4a06      	ldr	r2, [pc, #24]	; (8003820 <HAL_RCC_OscConfig+0x4d4>)
 8003808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800380c:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d024      	beq.n	8003860 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003816:	f7fe ff1d 	bl	8002654 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800381c:	e019      	b.n	8003852 <HAL_RCC_OscConfig+0x506>
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800
 8003824:	08010478 	.word	0x08010478
 8003828:	20000004 	.word	0x20000004
 800382c:	20000008 	.word	0x20000008
 8003830:	42470020 	.word	0x42470020
 8003834:	42470680 	.word	0x42470680
 8003838:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800383c:	f7fe ff0a 	bl	8002654 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f241 3288 	movw	r2, #5000	; 0x1388
 800384a:	4293      	cmp	r3, r2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e0a3      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003852:	4b54      	ldr	r3, [pc, #336]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 8003854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003856:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0ee      	beq.n	800383c <HAL_RCC_OscConfig+0x4f0>
 800385e:	e014      	b.n	800388a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003860:	f7fe fef8 	bl	8002654 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003866:	e00a      	b.n	800387e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003868:	f7fe fef4 	bl	8002654 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	; 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e08d      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800387e:	4b49      	ldr	r3, [pc, #292]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 8003880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1ee      	bne.n	8003868 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800388a:	7ffb      	ldrb	r3, [r7, #31]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d105      	bne.n	800389c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003890:	4b44      	ldr	r3, [pc, #272]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	4a43      	ldr	r2, [pc, #268]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 8003896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800389a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d079      	beq.n	8003998 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	2b0c      	cmp	r3, #12
 80038a8:	d056      	beq.n	8003958 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d13b      	bne.n	800392a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b2:	4b3d      	ldr	r3, [pc, #244]	; (80039a8 <HAL_RCC_OscConfig+0x65c>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b8:	f7fe fecc 	bl	8002654 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fe fec8 	bl	8002654 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e063      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038d2:	4b34      	ldr	r3, [pc, #208]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038de:	4b31      	ldr	r3, [pc, #196]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ee:	4319      	orrs	r1, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	430b      	orrs	r3, r1
 80038f6:	492b      	ldr	r1, [pc, #172]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038fc:	4b2a      	ldr	r3, [pc, #168]	; (80039a8 <HAL_RCC_OscConfig+0x65c>)
 80038fe:	2201      	movs	r2, #1
 8003900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fe fea7 	bl	8002654 <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800390a:	f7fe fea3 	bl	8002654 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e03e      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800391c:	4b21      	ldr	r3, [pc, #132]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0f0      	beq.n	800390a <HAL_RCC_OscConfig+0x5be>
 8003928:	e036      	b.n	8003998 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800392a:	4b1f      	ldr	r3, [pc, #124]	; (80039a8 <HAL_RCC_OscConfig+0x65c>)
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fe fe90 	bl	8002654 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003938:	f7fe fe8c 	bl	8002654 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e027      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800394a:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x5ec>
 8003956:	e01f      	b.n	8003998 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395c:	2b01      	cmp	r3, #1
 800395e:	d101      	bne.n	8003964 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e01a      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003964:	4b0f      	ldr	r3, [pc, #60]	; (80039a4 <HAL_RCC_OscConfig+0x658>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003974:	429a      	cmp	r2, r3
 8003976:	d10d      	bne.n	8003994 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003982:	429a      	cmp	r2, r3
 8003984:	d106      	bne.n	8003994 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003990:	429a      	cmp	r2, r3
 8003992:	d001      	beq.n	8003998 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3720      	adds	r7, #32
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800
 80039a8:	42470060 	.word	0x42470060

080039ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e11a      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c0:	4b8f      	ldr	r3, [pc, #572]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d919      	bls.n	8003a02 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d105      	bne.n	80039e0 <HAL_RCC_ClockConfig+0x34>
 80039d4:	4b8a      	ldr	r3, [pc, #552]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a89      	ldr	r2, [pc, #548]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039da:	f043 0304 	orr.w	r3, r3, #4
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b87      	ldr	r3, [pc, #540]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f023 0201 	bic.w	r2, r3, #1
 80039e8:	4985      	ldr	r1, [pc, #532]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f0:	4b83      	ldr	r3, [pc, #524]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d001      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e0f9      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d008      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a0e:	4b7d      	ldr	r3, [pc, #500]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	497a      	ldr	r1, [pc, #488]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 808e 	beq.w	8003b4a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d107      	bne.n	8003a46 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a36:	4b73      	ldr	r3, [pc, #460]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d121      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e0d7      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d107      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a4e:	4b6d      	ldr	r3, [pc, #436]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d115      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e0cb      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a66:	4b67      	ldr	r3, [pc, #412]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e0bf      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a76:	4b63      	ldr	r3, [pc, #396]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e0b7      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a86:	4b5f      	ldr	r3, [pc, #380]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f023 0203 	bic.w	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	495c      	ldr	r1, [pc, #368]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a98:	f7fe fddc 	bl	8002654 <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d112      	bne.n	8003acc <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003aa6:	e00a      	b.n	8003abe <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa8:	f7fe fdd4 	bl	8002654 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e09b      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003abe:	4b51      	ldr	r3, [pc, #324]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f003 030c 	and.w	r3, r3, #12
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d1ee      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0xfc>
 8003aca:	e03e      	b.n	8003b4a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	d112      	bne.n	8003afa <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad4:	e00a      	b.n	8003aec <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad6:	f7fe fdbd 	bl	8002654 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e084      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aec:	4b45      	ldr	r3, [pc, #276]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 030c 	and.w	r3, r3, #12
 8003af4:	2b0c      	cmp	r3, #12
 8003af6:	d1ee      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0x12a>
 8003af8:	e027      	b.n	8003b4a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d11d      	bne.n	8003b3e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b02:	e00a      	b.n	8003b1a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b04:	f7fe fda6 	bl	8002654 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e06d      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b1a:	4b3a      	ldr	r3, [pc, #232]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d1ee      	bne.n	8003b04 <HAL_RCC_ClockConfig+0x158>
 8003b26:	e010      	b.n	8003b4a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b28:	f7fe fd94 	bl	8002654 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e05b      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b3e:	4b31      	ldr	r3, [pc, #196]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1ee      	bne.n	8003b28 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b4a:	4b2d      	ldr	r3, [pc, #180]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d219      	bcs.n	8003b8c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d105      	bne.n	8003b6a <HAL_RCC_ClockConfig+0x1be>
 8003b5e:	4b28      	ldr	r3, [pc, #160]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a27      	ldr	r2, [pc, #156]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b64:	f043 0304 	orr.w	r3, r3, #4
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	4b25      	ldr	r3, [pc, #148]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f023 0201 	bic.w	r2, r3, #1
 8003b72:	4923      	ldr	r1, [pc, #140]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b7a:	4b21      	ldr	r3, [pc, #132]	; (8003c00 <HAL_RCC_ClockConfig+0x254>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d001      	beq.n	8003b8c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e034      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d008      	beq.n	8003baa <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	4917      	ldr	r1, [pc, #92]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d009      	beq.n	8003bca <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bb6:	4b13      	ldr	r3, [pc, #76]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	490f      	ldr	r1, [pc, #60]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bca:	f000 f823 	bl	8003c14 <HAL_RCC_GetSysClockFreq>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <HAL_RCC_ClockConfig+0x258>)
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	091b      	lsrs	r3, r3, #4
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	490b      	ldr	r1, [pc, #44]	; (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 8003bdc:	5ccb      	ldrb	r3, [r1, r3]
 8003bde:	fa22 f303 	lsr.w	r3, r2, r3
 8003be2:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003be6:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <HAL_RCC_ClockConfig+0x264>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fe fce6 	bl	80025bc <HAL_InitTick>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	72fb      	strb	r3, [r7, #11]

  return status;
 8003bf4:	7afb      	ldrb	r3, [r7, #11]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40023c00 	.word	0x40023c00
 8003c04:	40023800 	.word	0x40023800
 8003c08:	08010478 	.word	0x08010478
 8003c0c:	20000004 	.word	0x20000004
 8003c10:	20000008 	.word	0x20000008

08003c14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c18:	b08e      	sub	sp, #56	; 0x38
 8003c1a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003c1c:	4b58      	ldr	r3, [pc, #352]	; (8003d80 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c24:	f003 030c 	and.w	r3, r3, #12
 8003c28:	2b0c      	cmp	r3, #12
 8003c2a:	d00d      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x34>
 8003c2c:	2b0c      	cmp	r3, #12
 8003c2e:	f200 8092 	bhi.w	8003d56 <HAL_RCC_GetSysClockFreq+0x142>
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d002      	beq.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28>
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d003      	beq.n	8003c42 <HAL_RCC_GetSysClockFreq+0x2e>
 8003c3a:	e08c      	b.n	8003d56 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c3c:	4b51      	ldr	r3, [pc, #324]	; (8003d84 <HAL_RCC_GetSysClockFreq+0x170>)
 8003c3e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c40:	e097      	b.n	8003d72 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c42:	4b51      	ldr	r3, [pc, #324]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x174>)
 8003c44:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c46:	e094      	b.n	8003d72 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4a:	0c9b      	lsrs	r3, r3, #18
 8003c4c:	f003 020f 	and.w	r2, r3, #15
 8003c50:	4b4e      	ldr	r3, [pc, #312]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x178>)
 8003c52:	5c9b      	ldrb	r3, [r3, r2]
 8003c54:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c58:	0d9b      	lsrs	r3, r3, #22
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c62:	4b47      	ldr	r3, [pc, #284]	; (8003d80 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d021      	beq.n	8003cb2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c70:	2200      	movs	r2, #0
 8003c72:	61bb      	str	r3, [r7, #24]
 8003c74:	61fa      	str	r2, [r7, #28]
 8003c76:	4b44      	ldr	r3, [pc, #272]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x174>)
 8003c78:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003c7c:	464a      	mov	r2, r9
 8003c7e:	fb03 f202 	mul.w	r2, r3, r2
 8003c82:	2300      	movs	r3, #0
 8003c84:	4644      	mov	r4, r8
 8003c86:	fb04 f303 	mul.w	r3, r4, r3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4a3e      	ldr	r2, [pc, #248]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x174>)
 8003c8e:	4644      	mov	r4, r8
 8003c90:	fba4 0102 	umull	r0, r1, r4, r2
 8003c94:	440b      	add	r3, r1
 8003c96:	4619      	mov	r1, r3
 8003c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	617a      	str	r2, [r7, #20]
 8003ca0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ca4:	f7fd f9d6 	bl	8001054 <__aeabi_uldivmod>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4613      	mov	r3, r2
 8003cae:	637b      	str	r3, [r7, #52]	; 0x34
 8003cb0:	e04e      	b.n	8003d50 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	469a      	mov	sl, r3
 8003cb8:	4693      	mov	fp, r2
 8003cba:	4652      	mov	r2, sl
 8003cbc:	465b      	mov	r3, fp
 8003cbe:	f04f 0000 	mov.w	r0, #0
 8003cc2:	f04f 0100 	mov.w	r1, #0
 8003cc6:	0159      	lsls	r1, r3, #5
 8003cc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ccc:	0150      	lsls	r0, r2, #5
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	ebb2 080a 	subs.w	r8, r2, sl
 8003cd6:	eb63 090b 	sbc.w	r9, r3, fp
 8003cda:	f04f 0200 	mov.w	r2, #0
 8003cde:	f04f 0300 	mov.w	r3, #0
 8003ce2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ce6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003cea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003cee:	ebb2 0408 	subs.w	r4, r2, r8
 8003cf2:	eb63 0509 	sbc.w	r5, r3, r9
 8003cf6:	f04f 0200 	mov.w	r2, #0
 8003cfa:	f04f 0300 	mov.w	r3, #0
 8003cfe:	00eb      	lsls	r3, r5, #3
 8003d00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d04:	00e2      	lsls	r2, r4, #3
 8003d06:	4614      	mov	r4, r2
 8003d08:	461d      	mov	r5, r3
 8003d0a:	eb14 030a 	adds.w	r3, r4, sl
 8003d0e:	603b      	str	r3, [r7, #0]
 8003d10:	eb45 030b 	adc.w	r3, r5, fp
 8003d14:	607b      	str	r3, [r7, #4]
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	f04f 0300 	mov.w	r3, #0
 8003d1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d22:	4629      	mov	r1, r5
 8003d24:	028b      	lsls	r3, r1, #10
 8003d26:	4620      	mov	r0, r4
 8003d28:	4629      	mov	r1, r5
 8003d2a:	4604      	mov	r4, r0
 8003d2c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003d30:	4601      	mov	r1, r0
 8003d32:	028a      	lsls	r2, r1, #10
 8003d34:	4610      	mov	r0, r2
 8003d36:	4619      	mov	r1, r3
 8003d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	60fa      	str	r2, [r7, #12]
 8003d40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d44:	f7fd f986 	bl	8001054 <__aeabi_uldivmod>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 8003d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d54:	e00d      	b.n	8003d72 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003d56:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	0b5b      	lsrs	r3, r3, #13
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	3301      	adds	r3, #1
 8003d66:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3738      	adds	r7, #56	; 0x38
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7e:	bf00      	nop
 8003d80:	40023800 	.word	0x40023800
 8003d84:	00f42400 	.word	0x00f42400
 8003d88:	016e3600 	.word	0x016e3600
 8003d8c:	0801046c 	.word	0x0801046c

08003d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d94:	4b02      	ldr	r3, [pc, #8]	; (8003da0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d96:	681b      	ldr	r3, [r3, #0]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	20000004 	.word	0x20000004

08003da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003da8:	f7ff fff2 	bl	8003d90 <HAL_RCC_GetHCLKFreq>
 8003dac:	4602      	mov	r2, r0
 8003dae:	4b05      	ldr	r3, [pc, #20]	; (8003dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	0a1b      	lsrs	r3, r3, #8
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	4903      	ldr	r1, [pc, #12]	; (8003dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dba:	5ccb      	ldrb	r3, [r1, r3]
 8003dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	08010488 	.word	0x08010488

08003dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dd0:	f7ff ffde 	bl	8003d90 <HAL_RCC_GetHCLKFreq>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	0adb      	lsrs	r3, r3, #11
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	4903      	ldr	r1, [pc, #12]	; (8003df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003de2:	5ccb      	ldrb	r3, [r1, r3]
 8003de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40023800 	.word	0x40023800
 8003df0:	08010488 	.word	0x08010488

08003df4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b087      	sub	sp, #28
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003e00:	4b29      	ldr	r3, [pc, #164]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d12c      	bne.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e0c:	4b26      	ldr	r3, [pc, #152]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003e18:	4b24      	ldr	r3, [pc, #144]	; (8003eac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	e016      	b.n	8003e52 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e24:	4b20      	ldr	r3, [pc, #128]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e2e:	6253      	str	r3, [r2, #36]	; 0x24
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003e3c:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003e44:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e46:	4b18      	ldr	r3, [pc, #96]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4a:	4a17      	ldr	r2, [pc, #92]	; (8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e50:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003e58:	d105      	bne.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e60:	d101      	bne.n	8003e66 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003e62:	2301      	movs	r3, #1
 8003e64:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d105      	bne.n	8003e78 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003e6c:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a0f      	ldr	r2, [pc, #60]	; (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e72:	f043 0304 	orr.w	r3, r3, #4
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	4b0d      	ldr	r3, [pc, #52]	; (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 0201 	bic.w	r2, r3, #1
 8003e80:	490b      	ldr	r1, [pc, #44]	; (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e88:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d001      	beq.n	8003e9a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	371c      	adds	r7, #28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40007000 	.word	0x40007000
 8003eb0:	40023c00 	.word	0x40023c00

08003eb4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80b8 	beq.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ece:	4b5d      	ldr	r3, [pc, #372]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10d      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eda:	4b5a      	ldr	r3, [pc, #360]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	4a59      	ldr	r2, [pc, #356]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ee4:	6253      	str	r3, [r2, #36]	; 0x24
 8003ee6:	4b57      	ldr	r3, [pc, #348]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef6:	4b54      	ldr	r3, [pc, #336]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d118      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f02:	4b51      	ldr	r3, [pc, #324]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a50      	ldr	r2, [pc, #320]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f0e:	f7fe fba1 	bl	8002654 <HAL_GetTick>
 8003f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f14:	e008      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f16:	f7fe fb9d 	bl	8002654 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b64      	cmp	r3, #100	; 0x64
 8003f22:	d901      	bls.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e089      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x188>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f28:	4b47      	ldr	r3, [pc, #284]	; (8004048 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0f0      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003f34:	4b43      	ldr	r3, [pc, #268]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003f3c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d00f      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f54:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f58:	d108      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003f5a:	4b3a      	ldr	r3, [pc, #232]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f66:	d101      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e067      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x188>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003f6c:	4b35      	ldr	r3, [pc, #212]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f74:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d034      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x132>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d02d      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x132>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d027      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x132>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003f96:	4b2b      	ldr	r3, [pc, #172]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003f9e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fa0:	4b2a      	ldr	r3, [pc, #168]	; (800404c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa6:	4b29      	ldr	r3, [pc, #164]	; (800404c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003fac:	4a25      	ldr	r2, [pc, #148]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d014      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x132>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbc:	f7fe fb4a 	bl	8002654 <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fc2:	e00a      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc4:	f7fe fb46 	bl	8002654 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e030      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x188>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fda:	4b1a      	ldr	r3, [pc, #104]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0ee      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01a      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ffa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ffe:	d10a      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004000:	4b10      	ldr	r3, [pc, #64]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004010:	490c      	ldr	r1, [pc, #48]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]
 8004016:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004022:	4908      	ldr	r1, [pc, #32]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004024:	4313      	orrs	r3, r2
 8004026:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d105      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402e:	4b05      	ldr	r3, [pc, #20]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	4a04      	ldr	r2, [pc, #16]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004038:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40023800 	.word	0x40023800
 8004048:	40007000 	.word	0x40007000
 800404c:	424706dc 	.word	0x424706dc

08004050 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e073      	b.n	800414e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	7f5b      	ldrb	r3, [r3, #29]
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	d105      	bne.n	800407c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fd ff6e 	bl	8001f58 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0310 	and.w	r3, r3, #16
 800408c:	2b10      	cmp	r3, #16
 800408e:	d055      	beq.n	800413c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	22ca      	movs	r2, #202	; 0xca
 8004096:	625a      	str	r2, [r3, #36]	; 0x24
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2253      	movs	r2, #83	; 0x53
 800409e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 fa48 	bl	8004536 <RTC_EnterInitMode>
 80040a6:	4603      	mov	r3, r0
 80040a8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d12c      	bne.n	800410a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80040be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6899      	ldr	r1, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68d2      	ldr	r2, [r2, #12]
 80040ea:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6919      	ldr	r1, [r3, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	041a      	lsls	r2, r3, #16
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 fa4f 	bl	80045a4 <RTC_ExitInitMode>
 8004106:	4603      	mov	r3, r0
 8004108:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d110      	bne.n	8004132 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800411e:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699a      	ldr	r2, [r3, #24]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	22ff      	movs	r2, #255	; 0xff
 8004138:	625a      	str	r2, [r3, #36]	; 0x24
 800413a:	e001      	b.n	8004140 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800413c:	2300      	movs	r3, #0
 800413e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d102      	bne.n	800414c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800414c:	7bfb      	ldrb	r3, [r7, #15]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004156:	b590      	push	{r4, r7, lr}
 8004158:	b087      	sub	sp, #28
 800415a:	af00      	add	r7, sp, #0
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004162:	2300      	movs	r3, #0
 8004164:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	7f1b      	ldrb	r3, [r3, #28]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d101      	bne.n	8004172 <HAL_RTC_SetTime+0x1c>
 800416e:	2302      	movs	r3, #2
 8004170:	e087      	b.n	8004282 <HAL_RTC_SetTime+0x12c>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2201      	movs	r2, #1
 8004176:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2202      	movs	r2, #2
 800417c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d126      	bne.n	80041d2 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2200      	movs	r2, #0
 8004196:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f000 fa26 	bl	80045ee <RTC_ByteToBcd2>
 80041a2:	4603      	mov	r3, r0
 80041a4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	785b      	ldrb	r3, [r3, #1]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fa1f 	bl	80045ee <RTC_ByteToBcd2>
 80041b0:	4603      	mov	r3, r0
 80041b2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80041b4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	789b      	ldrb	r3, [r3, #2]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 fa17 	bl	80045ee <RTC_ByteToBcd2>
 80041c0:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041c2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	78db      	ldrb	r3, [r3, #3]
 80041ca:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80041cc:	4313      	orrs	r3, r2
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	e018      	b.n	8004204 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d102      	bne.n	80041e6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2200      	movs	r2, #0
 80041e4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	785b      	ldrb	r3, [r3, #1]
 80041f0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80041f2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80041f8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	78db      	ldrb	r3, [r3, #3]
 80041fe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004200:	4313      	orrs	r3, r2
 8004202:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	22ca      	movs	r2, #202	; 0xca
 800420a:	625a      	str	r2, [r3, #36]	; 0x24
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2253      	movs	r2, #83	; 0x53
 8004212:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f000 f98e 	bl	8004536 <RTC_EnterInitMode>
 800421a:	4603      	mov	r3, r0
 800421c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800421e:	7cfb      	ldrb	r3, [r7, #19]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d120      	bne.n	8004266 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800422e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004232:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004242:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6899      	ldr	r1, [r3, #8]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	431a      	orrs	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f9a1 	bl	80045a4 <RTC_ExitInitMode>
 8004262:	4603      	mov	r3, r0
 8004264:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004266:	7cfb      	ldrb	r3, [r7, #19]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d102      	bne.n	8004272 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2201      	movs	r2, #1
 8004270:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	22ff      	movs	r2, #255	; 0xff
 8004278:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	771a      	strb	r2, [r3, #28]

  return status;
 8004280:	7cfb      	ldrb	r3, [r7, #19]
}
 8004282:	4618      	mov	r0, r3
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	bd90      	pop	{r4, r7, pc}

0800428a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b086      	sub	sp, #24
 800428e:	af00      	add	r7, sp, #0
 8004290:	60f8      	str	r0, [r7, #12]
 8004292:	60b9      	str	r1, [r7, #8]
 8004294:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

#if defined(RTC_SUBSECOND_SUPPORT)
  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	609a      	str	r2, [r3, #8]
#endif /* RTC_SUBSECOND_SUPPORT */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80042bc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80042c0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	0a1b      	lsrs	r3, r3, #8
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	0d9b      	lsrs	r3, r3, #22
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d11a      	bne.n	800433c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f98c 	bl	8004628 <RTC_Bcd2ToByte>
 8004310:	4603      	mov	r3, r0
 8004312:	461a      	mov	r2, r3
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	785b      	ldrb	r3, [r3, #1]
 800431c:	4618      	mov	r0, r3
 800431e:	f000 f983 	bl	8004628 <RTC_Bcd2ToByte>
 8004322:	4603      	mov	r3, r0
 8004324:	461a      	mov	r2, r3
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	789b      	ldrb	r3, [r3, #2]
 800432e:	4618      	mov	r0, r3
 8004330:	f000 f97a 	bl	8004628 <RTC_Bcd2ToByte>
 8004334:	4603      	mov	r3, r0
 8004336:	461a      	mov	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004346:	b590      	push	{r4, r7, lr}
 8004348:	b087      	sub	sp, #28
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	7f1b      	ldrb	r3, [r3, #28]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_RTC_SetDate+0x1c>
 800435e:	2302      	movs	r3, #2
 8004360:	e071      	b.n	8004446 <HAL_RTC_SetDate+0x100>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2202      	movs	r2, #2
 800436c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10e      	bne.n	8004392 <HAL_RTC_SetDate+0x4c>
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	785b      	ldrb	r3, [r3, #1]
 8004378:	f003 0310 	and.w	r3, r3, #16
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	785b      	ldrb	r3, [r3, #1]
 8004384:	f023 0310 	bic.w	r3, r3, #16
 8004388:	b2db      	uxtb	r3, r3
 800438a:	330a      	adds	r3, #10
 800438c:	b2da      	uxtb	r2, r3
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11c      	bne.n	80043d2 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	78db      	ldrb	r3, [r3, #3]
 800439c:	4618      	mov	r0, r3
 800439e:	f000 f926 	bl	80045ee <RTC_ByteToBcd2>
 80043a2:	4603      	mov	r3, r0
 80043a4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	785b      	ldrb	r3, [r3, #1]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 f91f 	bl	80045ee <RTC_ByteToBcd2>
 80043b0:	4603      	mov	r3, r0
 80043b2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80043b4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	789b      	ldrb	r3, [r3, #2]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f917 	bl	80045ee <RTC_ByteToBcd2>
 80043c0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043c2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80043cc:	4313      	orrs	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]
 80043d0:	e00e      	b.n	80043f0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	78db      	ldrb	r3, [r3, #3]
 80043d6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	785b      	ldrb	r3, [r3, #1]
 80043dc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043de:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80043e4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80043ec:	4313      	orrs	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	22ca      	movs	r2, #202	; 0xca
 80043f6:	625a      	str	r2, [r3, #36]	; 0x24
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2253      	movs	r2, #83	; 0x53
 80043fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f898 	bl	8004536 <RTC_EnterInitMode>
 8004406:	4603      	mov	r3, r0
 8004408:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800440a:	7cfb      	ldrb	r3, [r7, #19]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10c      	bne.n	800442a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800441a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800441e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f8bf 	bl	80045a4 <RTC_ExitInitMode>
 8004426:	4603      	mov	r3, r0
 8004428:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800442a:	7cfb      	ldrb	r3, [r7, #19]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d102      	bne.n	8004436 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2201      	movs	r2, #1
 8004434:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	22ff      	movs	r2, #255	; 0xff
 800443c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	771a      	strb	r2, [r3, #28]

  return status;
 8004444:	7cfb      	ldrb	r3, [r7, #19]
}
 8004446:	4618      	mov	r0, r3
 8004448:	371c      	adds	r7, #28
 800444a:	46bd      	mov	sp, r7
 800444c:	bd90      	pop	{r4, r7, pc}

0800444e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b086      	sub	sp, #24
 8004452:	af00      	add	r7, sp, #0
 8004454:	60f8      	str	r0, [r7, #12]
 8004456:	60b9      	str	r1, [r7, #8]
 8004458:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004468:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800446c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	b2da      	uxtb	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	0a1b      	lsrs	r3, r3, #8
 800447c:	b2db      	uxtb	r3, r3
 800447e:	f003 031f 	and.w	r3, r3, #31
 8004482:	b2da      	uxtb	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004490:	b2da      	uxtb	r2, r3
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	0b5b      	lsrs	r3, r3, #13
 800449a:	b2db      	uxtb	r3, r3
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d11a      	bne.n	80044e2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	78db      	ldrb	r3, [r3, #3]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 f8b9 	bl	8004628 <RTC_Bcd2ToByte>
 80044b6:	4603      	mov	r3, r0
 80044b8:	461a      	mov	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	785b      	ldrb	r3, [r3, #1]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f8b0 	bl	8004628 <RTC_Bcd2ToByte>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461a      	mov	r2, r3
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	789b      	ldrb	r3, [r3, #2]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 f8a7 	bl	8004628 <RTC_Bcd2ToByte>
 80044da:	4603      	mov	r3, r0
 80044dc:	461a      	mov	r2, r3
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f64f 7257 	movw	r2, #65367	; 0xff57
 8004500:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004502:	f7fe f8a7 	bl	8002654 <HAL_GetTick>
 8004506:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004508:	e009      	b.n	800451e <HAL_RTC_WaitForSynchro+0x32>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800450a:	f7fe f8a3 	bl	8002654 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004518:	d901      	bls.n	800451e <HAL_RTC_WaitForSynchro+0x32>
    {
      return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e007      	b.n	800452e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b00      	cmp	r3, #0
 800452a:	d0ee      	beq.n	800450a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800453e:	2300      	movs	r3, #0
 8004540:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004542:	2300      	movs	r3, #0
 8004544:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	d122      	bne.n	800459a <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004562:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004564:	f7fe f876 	bl	8002654 <HAL_GetTick>
 8004568:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800456a:	e00c      	b.n	8004586 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800456c:	f7fe f872 	bl	8002654 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800457a:	d904      	bls.n	8004586 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2204      	movs	r2, #4
 8004580:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d102      	bne.n	800459a <RTC_EnterInitMode+0x64>
 8004594:	7bfb      	ldrb	r3, [r7, #15]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d1e8      	bne.n	800456c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800459a:	7bfb      	ldrb	r3, [r7, #15]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68da      	ldr	r2, [r3, #12]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045be:	60da      	str	r2, [r3, #12]

#if defined(RTC_CR_BYPSHAD)
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f003 0320 	and.w	r3, r3, #32
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7ff ff8c 	bl	80044ec <HAL_RTC_WaitForSynchro>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d004      	beq.n	80045e4 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2204      	movs	r2, #4
 80045de:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
    hrtc->State = HAL_RTC_STATE_ERROR;
    status = HAL_ERROR;
  }
#endif /* RTC_CR_BYPSHAD */

  return status;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b085      	sub	sp, #20
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	4603      	mov	r3, r0
 80045f6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80045fc:	e005      	b.n	800460a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3301      	adds	r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	3b0a      	subs	r3, #10
 8004608:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	2b09      	cmp	r3, #9
 800460e:	d8f6      	bhi.n	80045fe <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	011b      	lsls	r3, r3, #4
 8004616:	b2da      	uxtb	r2, r3
 8004618:	79fb      	ldrb	r3, [r7, #7]
 800461a:	4313      	orrs	r3, r2
 800461c:	b2db      	uxtb	r3, r3
}
 800461e:	4618      	mov	r0, r3
 8004620:	3714      	adds	r7, #20
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	4603      	mov	r3, r0
 8004630:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	091b      	lsrs	r3, r3, #4
 800463a:	b2db      	uxtb	r3, r3
 800463c:	461a      	mov	r2, r3
 800463e:	4613      	mov	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	b2da      	uxtb	r2, r3
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	b2db      	uxtb	r3, r3
 8004654:	4413      	add	r3, r2
 8004656:	b2db      	uxtb	r3, r3
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr

08004662 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b082      	sub	sp, #8
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e07b      	b.n	800476c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	2b00      	cmp	r3, #0
 800467a:	d108      	bne.n	800468e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004684:	d009      	beq.n	800469a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	61da      	str	r2, [r3, #28]
 800468c:	e005      	b.n	800469a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d106      	bne.n	80046ba <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f7fd fc65 	bl	8001f84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2202      	movs	r2, #2
 80046be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471e:	ea42 0103 	orr.w	r1, r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	0c1b      	lsrs	r3, r3, #16
 8004738:	f003 0104 	and.w	r1, r3, #4
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	f003 0210 	and.w	r2, r3, #16
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	69da      	ldr	r2, [r3, #28]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800475a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b088      	sub	sp, #32
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	603b      	str	r3, [r7, #0]
 8004780:	4613      	mov	r3, r2
 8004782:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_SPI_Transmit+0x22>
 8004792:	2302      	movs	r3, #2
 8004794:	e12d      	b.n	80049f2 <HAL_SPI_Transmit+0x27e>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800479e:	f7fd ff59 	bl	8002654 <HAL_GetTick>
 80047a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80047a4:	88fb      	ldrh	r3, [r7, #6]
 80047a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d002      	beq.n	80047ba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80047b4:	2302      	movs	r3, #2
 80047b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047b8:	e116      	b.n	80049e8 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d002      	beq.n	80047c6 <HAL_SPI_Transmit+0x52>
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d102      	bne.n	80047cc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047ca:	e10d      	b.n	80049e8 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2203      	movs	r2, #3
 80047d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	88fa      	ldrh	r2, [r7, #6]
 80047e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	88fa      	ldrh	r2, [r7, #6]
 80047ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004812:	d10f      	bne.n	8004834 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004822:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004832:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483e:	2b40      	cmp	r3, #64	; 0x40
 8004840:	d007      	beq.n	8004852 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004850:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800485a:	d14f      	bne.n	80048fc <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <HAL_SPI_Transmit+0xf6>
 8004864:	8afb      	ldrh	r3, [r7, #22]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d142      	bne.n	80048f0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	881a      	ldrh	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487a:	1c9a      	adds	r2, r3, #2
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004884:	b29b      	uxth	r3, r3
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800488e:	e02f      	b.n	80048f0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b02      	cmp	r3, #2
 800489c:	d112      	bne.n	80048c4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a2:	881a      	ldrh	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	1c9a      	adds	r2, r3, #2
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	3b01      	subs	r3, #1
 80048bc:	b29a      	uxth	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80048c2:	e015      	b.n	80048f0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048c4:	f7fd fec6 	bl	8002654 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d803      	bhi.n	80048dc <HAL_SPI_Transmit+0x168>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048da:	d102      	bne.n	80048e2 <HAL_SPI_Transmit+0x16e>
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d106      	bne.n	80048f0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80048ee:	e07b      	b.n	80049e8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1ca      	bne.n	8004890 <HAL_SPI_Transmit+0x11c>
 80048fa:	e050      	b.n	800499e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <HAL_SPI_Transmit+0x196>
 8004904:	8afb      	ldrh	r3, [r7, #22]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d144      	bne.n	8004994 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	330c      	adds	r3, #12
 8004914:	7812      	ldrb	r2, [r2, #0]
 8004916:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004926:	b29b      	uxth	r3, r3
 8004928:	3b01      	subs	r3, #1
 800492a:	b29a      	uxth	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004930:	e030      	b.n	8004994 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b02      	cmp	r3, #2
 800493e:	d113      	bne.n	8004968 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	7812      	ldrb	r2, [r2, #0]
 800494c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	86da      	strh	r2, [r3, #54]	; 0x36
 8004966:	e015      	b.n	8004994 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004968:	f7fd fe74 	bl	8002654 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d803      	bhi.n	8004980 <HAL_SPI_Transmit+0x20c>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497e:	d102      	bne.n	8004986 <HAL_SPI_Transmit+0x212>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d106      	bne.n	8004994 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004992:	e029      	b.n	80049e8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1c9      	bne.n	8004932 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	6839      	ldr	r1, [r7, #0]
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f000 fb80 	bl	80050a8 <SPI_EndRxTxTransaction>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10a      	bne.n	80049d2 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049bc:	2300      	movs	r3, #0
 80049be:	613b      	str	r3, [r7, #16]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	613b      	str	r3, [r7, #16]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	613b      	str	r3, [r7, #16]
 80049d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d002      	beq.n	80049e0 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	77fb      	strb	r3, [r7, #31]
 80049de:	e003      	b.n	80049e8 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3720      	adds	r7, #32
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b08c      	sub	sp, #48	; 0x30
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	607a      	str	r2, [r7, #4]
 8004a06:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_SPI_TransmitReceive+0x26>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e198      	b.n	8004d52 <HAL_SPI_TransmitReceive+0x358>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a28:	f7fd fe14 	bl	8002654 <HAL_GetTick>
 8004a2c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004a3e:	887b      	ldrh	r3, [r7, #2]
 8004a40:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d00f      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x70>
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a50:	d107      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d103      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x68>
 8004a5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d003      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004a62:	2302      	movs	r3, #2
 8004a64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a68:	e16d      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_SPI_TransmitReceive+0x82>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_SPI_TransmitReceive+0x82>
 8004a76:	887b      	ldrh	r3, [r7, #2]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d103      	bne.n	8004a84 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a82:	e160      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d003      	beq.n	8004a98 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2205      	movs	r2, #5
 8004a94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	887a      	ldrh	r2, [r7, #2]
 8004aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	887a      	ldrh	r2, [r7, #2]
 8004aae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	887a      	ldrh	r2, [r7, #2]
 8004aba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	887a      	ldrh	r2, [r7, #2]
 8004ac0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad8:	2b40      	cmp	r3, #64	; 0x40
 8004ada:	d007      	beq.n	8004aec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004aea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004af4:	d17c      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_SPI_TransmitReceive+0x10a>
 8004afe:	8b7b      	ldrh	r3, [r7, #26]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d16a      	bne.n	8004bda <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	881a      	ldrh	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	1c9a      	adds	r2, r3, #2
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b28:	e057      	b.n	8004bda <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d11b      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
 8004b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d113      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4c:	881a      	ldrh	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b58:	1c9a      	adds	r2, r3, #2
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d119      	bne.n	8004bb2 <HAL_SPI_TransmitReceive+0x1b8>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d014      	beq.n	8004bb2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b92:	b292      	uxth	r2, r2
 8004b94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b9a:	1c9a      	adds	r2, r3, #2
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004bb2:	f7fd fd4f 	bl	8002654 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d80b      	bhi.n	8004bda <HAL_SPI_TransmitReceive+0x1e0>
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc8:	d007      	beq.n	8004bda <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004bd8:	e0b5      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1a2      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x130>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d19d      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x130>
 8004bee:	e080      	b.n	8004cf2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <HAL_SPI_TransmitReceive+0x204>
 8004bf8:	8b7b      	ldrh	r3, [r7, #26]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d16f      	bne.n	8004cde <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	330c      	adds	r3, #12
 8004c08:	7812      	ldrb	r2, [r2, #0]
 8004c0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c24:	e05b      	b.n	8004cde <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d11c      	bne.n	8004c6e <HAL_SPI_TransmitReceive+0x274>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d017      	beq.n	8004c6e <HAL_SPI_TransmitReceive+0x274>
 8004c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d114      	bne.n	8004c6e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	330c      	adds	r3, #12
 8004c4e:	7812      	ldrb	r2, [r2, #0]
 8004c50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d119      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x2b6>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d014      	beq.n	8004cb0 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cac:	2301      	movs	r3, #1
 8004cae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004cb0:	f7fd fcd0 	bl	8002654 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d803      	bhi.n	8004cc8 <HAL_SPI_TransmitReceive+0x2ce>
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_TransmitReceive+0x2d4>
 8004cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d107      	bne.n	8004cde <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004cdc:	e033      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d19e      	bne.n	8004c26 <HAL_SPI_TransmitReceive+0x22c>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d199      	bne.n	8004c26 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f9d6 	bl	80050a8 <SPI_EndRxTxTransaction>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d006      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004d0e:	e01a      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10a      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d18:	2300      	movs	r3, #0
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d3c:	e003      	b.n	8004d46 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3730      	adds	r7, #48	; 0x30
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	099b      	lsrs	r3, r3, #6
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10f      	bne.n	8004da0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00a      	beq.n	8004da0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	099b      	lsrs	r3, r3, #6
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d004      	beq.n	8004da0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	4798      	blx	r3
    return;
 8004d9e:	e0d7      	b.n	8004f50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	085b      	lsrs	r3, r3, #1
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <HAL_SPI_IRQHandler+0x66>
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	09db      	lsrs	r3, r3, #7
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d004      	beq.n	8004dc2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	4798      	blx	r3
    return;
 8004dc0:	e0c6      	b.n	8004f50 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10c      	bne.n	8004de8 <HAL_SPI_IRQHandler+0x8c>
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	099b      	lsrs	r3, r3, #6
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d106      	bne.n	8004de8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 80b4 	beq.w	8004f50 <HAL_SPI_IRQHandler+0x1f4>
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 80ad 	beq.w	8004f50 <HAL_SPI_IRQHandler+0x1f4>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#endif /* SPI_CR2_FRF */
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	099b      	lsrs	r3, r3, #6
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d023      	beq.n	8004e4a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d011      	beq.n	8004e32 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e12:	f043 0204 	orr.w	r2, r3, #4
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	e00b      	b.n	8004e4a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	693b      	ldr	r3, [r7, #16]
        return;
 8004e48:	e082      	b.n	8004f50 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	095b      	lsrs	r3, r3, #5
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d014      	beq.n	8004e80 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e5a:	f043 0201 	orr.w	r2, r3, #1
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
#if defined(SPI_CR2_FRF)
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	0a1b      	lsrs	r3, r3, #8
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00c      	beq.n	8004ea6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e90:	f043 0208 	orr.w	r2, r3, #8
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60bb      	str	r3, [r7, #8]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	60bb      	str	r3, [r7, #8]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
    }
#endif /* SPI_CR2_FRF */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d04f      	beq.n	8004f4e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ebc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d104      	bne.n	8004eda <HAL_SPI_IRQHandler+0x17e>
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d034      	beq.n	8004f44 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0203 	bic.w	r2, r2, #3
 8004ee8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d011      	beq.n	8004f16 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef6:	4a18      	ldr	r2, [pc, #96]	; (8004f58 <HAL_SPI_IRQHandler+0x1fc>)
 8004ef8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fd fdf3 	bl	8002aea <HAL_DMA_Abort_IT>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d016      	beq.n	8004f4c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f22:	4a0d      	ldr	r2, [pc, #52]	; (8004f58 <HAL_SPI_IRQHandler+0x1fc>)
 8004f24:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7fd fddd 	bl	8002aea <HAL_DMA_Abort_IT>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004f42:	e003      	b.n	8004f4c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f809 	bl	8004f5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004f4a:	e000      	b.n	8004f4e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004f4c:	bf00      	nop
    return;
 8004f4e:	bf00      	nop
  }
}
 8004f50:	3720      	adds	r7, #32
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	08004f6f 	.word	0x08004f6f

08004f5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr

08004f6e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f7ff ffe7 	bl	8004f5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	603b      	str	r3, [r7, #0]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fa8:	f7fd fb54 	bl	8002654 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	1a9b      	subs	r3, r3, r2
 8004fb2:	683a      	ldr	r2, [r7, #0]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fb8:	f7fd fb4c 	bl	8002654 <HAL_GetTick>
 8004fbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fbe:	4b39      	ldr	r3, [pc, #228]	; (80050a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	015b      	lsls	r3, r3, #5
 8004fc4:	0d1b      	lsrs	r3, r3, #20
 8004fc6:	69fa      	ldr	r2, [r7, #28]
 8004fc8:	fb02 f303 	mul.w	r3, r2, r3
 8004fcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fce:	e054      	b.n	800507a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd6:	d050      	beq.n	800507a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fd8:	f7fd fb3c 	bl	8002654 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	69fa      	ldr	r2, [r7, #28]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d902      	bls.n	8004fee <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d13d      	bne.n	800506a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685a      	ldr	r2, [r3, #4]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ffc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005006:	d111      	bne.n	800502c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005010:	d004      	beq.n	800501c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800501a:	d107      	bne.n	800502c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800502a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005034:	d10f      	bne.n	8005056 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005054:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e017      	b.n	800509a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	3b01      	subs	r3, #1
 8005078:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4013      	ands	r3, r2
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	429a      	cmp	r2, r3
 8005088:	bf0c      	ite	eq
 800508a:	2301      	moveq	r3, #1
 800508c:	2300      	movne	r3, #0
 800508e:	b2db      	uxtb	r3, r3
 8005090:	461a      	mov	r2, r3
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	429a      	cmp	r2, r3
 8005096:	d19b      	bne.n	8004fd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3720      	adds	r7, #32
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	20000004 	.word	0x20000004

080050a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050b4:	4b1b      	ldr	r3, [pc, #108]	; (8005124 <SPI_EndRxTxTransaction+0x7c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a1b      	ldr	r2, [pc, #108]	; (8005128 <SPI_EndRxTxTransaction+0x80>)
 80050ba:	fba2 2303 	umull	r2, r3, r2, r3
 80050be:	0d5b      	lsrs	r3, r3, #21
 80050c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050c4:	fb02 f303 	mul.w	r3, r2, r3
 80050c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050d2:	d112      	bne.n	80050fa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2200      	movs	r2, #0
 80050dc:	2180      	movs	r1, #128	; 0x80
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f7ff ff5a 	bl	8004f98 <SPI_WaitFlagStateUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d016      	beq.n	8005118 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ee:	f043 0220 	orr.w	r2, r3, #32
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e00f      	b.n	800511a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00a      	beq.n	8005116 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	3b01      	subs	r3, #1
 8005104:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005110:	2b80      	cmp	r3, #128	; 0x80
 8005112:	d0f2      	beq.n	80050fa <SPI_EndRxTxTransaction+0x52>
 8005114:	e000      	b.n	8005118 <SPI_EndRxTxTransaction+0x70>
        break;
 8005116:	bf00      	nop
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20000004 	.word	0x20000004
 8005128:	165e9f81 	.word	0x165e9f81

0800512c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005136:	2300      	movs	r3, #0
 8005138:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d109      	bne.n	8005154 <HAL_TIM_OC_Start_IT+0x28>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b01      	cmp	r3, #1
 800514a:	bf14      	ite	ne
 800514c:	2301      	movne	r3, #1
 800514e:	2300      	moveq	r3, #0
 8005150:	b2db      	uxtb	r3, r3
 8005152:	e022      	b.n	800519a <HAL_TIM_OC_Start_IT+0x6e>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2b04      	cmp	r3, #4
 8005158:	d109      	bne.n	800516e <HAL_TIM_OC_Start_IT+0x42>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b01      	cmp	r3, #1
 8005164:	bf14      	ite	ne
 8005166:	2301      	movne	r3, #1
 8005168:	2300      	moveq	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	e015      	b.n	800519a <HAL_TIM_OC_Start_IT+0x6e>
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	2b08      	cmp	r3, #8
 8005172:	d109      	bne.n	8005188 <HAL_TIM_OC_Start_IT+0x5c>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b01      	cmp	r3, #1
 800517e:	bf14      	ite	ne
 8005180:	2301      	movne	r3, #1
 8005182:	2300      	moveq	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	e008      	b.n	800519a <HAL_TIM_OC_Start_IT+0x6e>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b01      	cmp	r3, #1
 8005192:	bf14      	ite	ne
 8005194:	2301      	movne	r3, #1
 8005196:	2300      	moveq	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e09c      	b.n	80052dc <HAL_TIM_OC_Start_IT+0x1b0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d104      	bne.n	80051b2 <HAL_TIM_OC_Start_IT+0x86>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80051b0:	e013      	b.n	80051da <HAL_TIM_OC_Start_IT+0xae>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d104      	bne.n	80051c2 <HAL_TIM_OC_Start_IT+0x96>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80051c0:	e00b      	b.n	80051da <HAL_TIM_OC_Start_IT+0xae>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d104      	bne.n	80051d2 <HAL_TIM_OC_Start_IT+0xa6>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80051d0:	e003      	b.n	80051da <HAL_TIM_OC_Start_IT+0xae>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2202      	movs	r2, #2
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b0c      	cmp	r3, #12
 80051de:	d841      	bhi.n	8005264 <HAL_TIM_OC_Start_IT+0x138>
 80051e0:	a201      	add	r2, pc, #4	; (adr r2, 80051e8 <HAL_TIM_OC_Start_IT+0xbc>)
 80051e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e6:	bf00      	nop
 80051e8:	0800521d 	.word	0x0800521d
 80051ec:	08005265 	.word	0x08005265
 80051f0:	08005265 	.word	0x08005265
 80051f4:	08005265 	.word	0x08005265
 80051f8:	0800522f 	.word	0x0800522f
 80051fc:	08005265 	.word	0x08005265
 8005200:	08005265 	.word	0x08005265
 8005204:	08005265 	.word	0x08005265
 8005208:	08005241 	.word	0x08005241
 800520c:	08005265 	.word	0x08005265
 8005210:	08005265 	.word	0x08005265
 8005214:	08005265 	.word	0x08005265
 8005218:	08005253 	.word	0x08005253
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0202 	orr.w	r2, r2, #2
 800522a:	60da      	str	r2, [r3, #12]
      break;
 800522c:	e01d      	b.n	800526a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0204 	orr.w	r2, r2, #4
 800523c:	60da      	str	r2, [r3, #12]
      break;
 800523e:	e014      	b.n	800526a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68da      	ldr	r2, [r3, #12]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0208 	orr.w	r2, r2, #8
 800524e:	60da      	str	r2, [r3, #12]
      break;
 8005250:	e00b      	b.n	800526a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f042 0210 	orr.w	r2, r2, #16
 8005260:	60da      	str	r2, [r3, #12]
      break;
 8005262:	e002      	b.n	800526a <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      break;
 8005268:	bf00      	nop
  }

  if (status == HAL_OK)
 800526a:	7bfb      	ldrb	r3, [r7, #15]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d134      	bne.n	80052da <HAL_TIM_OC_Start_IT+0x1ae>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2201      	movs	r2, #1
 8005276:	6839      	ldr	r1, [r7, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fb98 	bl	80059ae <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005286:	d00e      	beq.n	80052a6 <HAL_TIM_OC_Start_IT+0x17a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a15      	ldr	r2, [pc, #84]	; (80052e4 <HAL_TIM_OC_Start_IT+0x1b8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d009      	beq.n	80052a6 <HAL_TIM_OC_Start_IT+0x17a>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a14      	ldr	r2, [pc, #80]	; (80052e8 <HAL_TIM_OC_Start_IT+0x1bc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d004      	beq.n	80052a6 <HAL_TIM_OC_Start_IT+0x17a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a12      	ldr	r2, [pc, #72]	; (80052ec <HAL_TIM_OC_Start_IT+0x1c0>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d111      	bne.n	80052ca <HAL_TIM_OC_Start_IT+0x19e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b06      	cmp	r3, #6
 80052b6:	d010      	beq.n	80052da <HAL_TIM_OC_Start_IT+0x1ae>
      {
        __HAL_TIM_ENABLE(htim);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0201 	orr.w	r2, r2, #1
 80052c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c8:	e007      	b.n	80052da <HAL_TIM_OC_Start_IT+0x1ae>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f042 0201 	orr.w	r2, r2, #1
 80052d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80052da:	7bfb      	ldrb	r3, [r7, #15]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40010800 	.word	0x40010800

080052f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e031      	b.n	8005366 <HAL_TIM_IC_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d106      	bne.n	800531c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7fc feba 	bl	8002090 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3304      	adds	r3, #4
 800532c:	4619      	mov	r1, r3
 800532e:	4610      	mov	r0, r2
 8005330:	f000 f9ba 	bl	80056a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b02      	cmp	r3, #2
 8005382:	d122      	bne.n	80053ca <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b02      	cmp	r3, #2
 8005390:	d11b      	bne.n	80053ca <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f06f 0202 	mvn.w	r2, #2
 800539a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fc fa93 	bl	80018dc <HAL_TIM_IC_CaptureCallback>
 80053b6:	e005      	b.n	80053c4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f959 	bl	8005670 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f95f 	bl	8005682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d122      	bne.n	800541e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d11b      	bne.n	800541e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f06f 0204 	mvn.w	r2, #4
 80053ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f7fc fa69 	bl	80018dc <HAL_TIM_IC_CaptureCallback>
 800540a:	e005      	b.n	8005418 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f92f 	bl	8005670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f935 	bl	8005682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	f003 0308 	and.w	r3, r3, #8
 8005428:	2b08      	cmp	r3, #8
 800542a:	d122      	bne.n	8005472 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b08      	cmp	r3, #8
 8005438:	d11b      	bne.n	8005472 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f06f 0208 	mvn.w	r2, #8
 8005442:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2204      	movs	r2, #4
 8005448:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	2b00      	cmp	r3, #0
 8005456:	d003      	beq.n	8005460 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7fc fa3f 	bl	80018dc <HAL_TIM_IC_CaptureCallback>
 800545e:	e005      	b.n	800546c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f905 	bl	8005670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f90b 	bl	8005682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b10      	cmp	r3, #16
 800547e:	d122      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f003 0310 	and.w	r3, r3, #16
 800548a:	2b10      	cmp	r3, #16
 800548c:	d11b      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f06f 0210 	mvn.w	r2, #16
 8005496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2208      	movs	r2, #8
 800549c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69db      	ldr	r3, [r3, #28]
 80054a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f7fc fa15 	bl	80018dc <HAL_TIM_IC_CaptureCallback>
 80054b2:	e005      	b.n	80054c0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f8db 	bl	8005670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f8e1 	bl	8005682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d10e      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d107      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f06f 0201 	mvn.w	r2, #1
 80054ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 f8b6 	bl	800565e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fc:	2b40      	cmp	r3, #64	; 0x40
 80054fe:	d10e      	bne.n	800551e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550a:	2b40      	cmp	r3, #64	; 0x40
 800550c:	d107      	bne.n	800551e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f8bb 	bl	8005694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800551e:	bf00      	nop
 8005520:	3708      	adds	r7, #8
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b086      	sub	sp, #24
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005540:	2302      	movs	r3, #2
 8005542:	e088      	b.n	8005656 <HAL_TIM_IC_ConfigChannel+0x130>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (Channel == TIM_CHANNEL_1)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d11b      	bne.n	800558a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6818      	ldr	r0, [r3, #0]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	6819      	ldr	r1, [r3, #0]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	f000 f911 	bl	8005788 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	699a      	ldr	r2, [r3, #24]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 020c 	bic.w	r2, r2, #12
 8005574:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6999      	ldr	r1, [r3, #24]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	619a      	str	r2, [r3, #24]
 8005588:	e060      	b.n	800564c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b04      	cmp	r3, #4
 800558e:	d11c      	bne.n	80055ca <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6818      	ldr	r0, [r3, #0]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	6819      	ldr	r1, [r3, #0]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	f000 f952 	bl	8005848 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055b2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6999      	ldr	r1, [r3, #24]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	021a      	lsls	r2, r3, #8
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	430a      	orrs	r2, r1
 80055c6:	619a      	str	r2, [r3, #24]
 80055c8:	e040      	b.n	800564c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d11b      	bne.n	8005608 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6818      	ldr	r0, [r3, #0]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	6819      	ldr	r1, [r3, #0]
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f000 f96e 	bl	80058c0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	69da      	ldr	r2, [r3, #28]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 020c 	bic.w	r2, r2, #12
 80055f2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69d9      	ldr	r1, [r3, #28]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	61da      	str	r2, [r3, #28]
 8005606:	e021      	b.n	800564c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b0c      	cmp	r3, #12
 800560c:	d11c      	bne.n	8005648 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6818      	ldr	r0, [r3, #0]
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	6819      	ldr	r1, [r3, #0]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f000 f98a 	bl	8005936 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69da      	ldr	r2, [r3, #28]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005630:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69d9      	ldr	r1, [r3, #28]
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	021a      	lsls	r2, r3, #8
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	61da      	str	r2, [r3, #28]
 8005646:	e001      	b.n	800564c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8005654:	7dfb      	ldrb	r3, [r7, #23]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr

08005682 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	bc80      	pop	{r7}
 8005692:	4770      	bx	lr

08005694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr
	...

080056a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056be:	d00f      	beq.n	80056e0 <TIM_Base_SetConfig+0x38>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a2b      	ldr	r2, [pc, #172]	; (8005770 <TIM_Base_SetConfig+0xc8>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00b      	beq.n	80056e0 <TIM_Base_SetConfig+0x38>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a2a      	ldr	r2, [pc, #168]	; (8005774 <TIM_Base_SetConfig+0xcc>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d007      	beq.n	80056e0 <TIM_Base_SetConfig+0x38>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a29      	ldr	r2, [pc, #164]	; (8005778 <TIM_Base_SetConfig+0xd0>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d003      	beq.n	80056e0 <TIM_Base_SetConfig+0x38>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a28      	ldr	r2, [pc, #160]	; (800577c <TIM_Base_SetConfig+0xd4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d108      	bne.n	80056f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f8:	d017      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a1c      	ldr	r2, [pc, #112]	; (8005770 <TIM_Base_SetConfig+0xc8>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d013      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a1b      	ldr	r2, [pc, #108]	; (8005774 <TIM_Base_SetConfig+0xcc>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d00f      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a1a      	ldr	r2, [pc, #104]	; (8005778 <TIM_Base_SetConfig+0xd0>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00b      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a19      	ldr	r2, [pc, #100]	; (800577c <TIM_Base_SetConfig+0xd4>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d007      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a18      	ldr	r2, [pc, #96]	; (8005780 <TIM_Base_SetConfig+0xd8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d003      	beq.n	800572a <TIM_Base_SetConfig+0x82>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a17      	ldr	r2, [pc, #92]	; (8005784 <TIM_Base_SetConfig+0xdc>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d108      	bne.n	800573c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	615a      	str	r2, [r3, #20]
}
 8005766:	bf00      	nop
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr
 8005770:	40000400 	.word	0x40000400
 8005774:	40000800 	.word	0x40000800
 8005778:	40000c00 	.word	0x40000c00
 800577c:	40010800 	.word	0x40010800
 8005780:	40010c00 	.word	0x40010c00
 8005784:	40011000 	.word	0x40011000

08005788 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
 8005794:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	f023 0201 	bic.w	r2, r3, #1
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b4:	d00f      	beq.n	80057d6 <TIM_TI1_SetConfig+0x4e>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	4a1f      	ldr	r2, [pc, #124]	; (8005838 <TIM_TI1_SetConfig+0xb0>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00b      	beq.n	80057d6 <TIM_TI1_SetConfig+0x4e>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	4a1e      	ldr	r2, [pc, #120]	; (800583c <TIM_TI1_SetConfig+0xb4>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d007      	beq.n	80057d6 <TIM_TI1_SetConfig+0x4e>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4a1d      	ldr	r2, [pc, #116]	; (8005840 <TIM_TI1_SetConfig+0xb8>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d003      	beq.n	80057d6 <TIM_TI1_SetConfig+0x4e>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	4a1c      	ldr	r2, [pc, #112]	; (8005844 <TIM_TI1_SetConfig+0xbc>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d101      	bne.n	80057da <TIM_TI1_SetConfig+0x52>
 80057d6:	2301      	movs	r3, #1
 80057d8:	e000      	b.n	80057dc <TIM_TI1_SetConfig+0x54>
 80057da:	2300      	movs	r3, #0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d008      	beq.n	80057f2 <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f023 0303 	bic.w	r3, r3, #3
 80057e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	e003      	b.n	80057fa <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f043 0301 	orr.w	r3, r3, #1
 80057f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	b2db      	uxtb	r3, r3
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	4313      	orrs	r3, r2
 800580c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	f023 030a 	bic.w	r3, r3, #10
 8005814:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f003 030a 	and.w	r3, r3, #10
 800581c:	693a      	ldr	r2, [r7, #16]
 800581e:	4313      	orrs	r3, r2
 8005820:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	621a      	str	r2, [r3, #32]
}
 800582e:	bf00      	nop
 8005830:	371c      	adds	r7, #28
 8005832:	46bd      	mov	sp, r7
 8005834:	bc80      	pop	{r7}
 8005836:	4770      	bx	lr
 8005838:	40000400 	.word	0x40000400
 800583c:	40000800 	.word	0x40000800
 8005840:	40000c00 	.word	0x40000c00
 8005844:	40010800 	.word	0x40010800

08005848 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
 8005854:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	f023 0210 	bic.w	r2, r3, #16
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	021b      	lsls	r3, r3, #8
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	031b      	lsls	r3, r3, #12
 800588c:	b29b      	uxth	r3, r3
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800589a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	693a      	ldr	r2, [r7, #16]
 80058ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	621a      	str	r2, [r3, #32]
}
 80058b6:	bf00      	nop
 80058b8:	371c      	adds	r7, #28
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bc80      	pop	{r7}
 80058be:	4770      	bx	lr

080058c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
 80058cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f023 0303 	bic.w	r3, r3, #3
 80058ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	b2db      	uxtb	r3, r3
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005910:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	021b      	lsls	r3, r3, #8
 8005916:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	4313      	orrs	r3, r2
 800591e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	697a      	ldr	r2, [r7, #20]
 800592a:	621a      	str	r2, [r3, #32]
}
 800592c:	bf00      	nop
 800592e:	371c      	adds	r7, #28
 8005930:	46bd      	mov	sp, r7
 8005932:	bc80      	pop	{r7}
 8005934:	4770      	bx	lr

08005936 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005936:	b480      	push	{r7}
 8005938:	b087      	sub	sp, #28
 800593a:	af00      	add	r7, sp, #0
 800593c:	60f8      	str	r0, [r7, #12]
 800593e:	60b9      	str	r1, [r7, #8]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005962:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	021b      	lsls	r3, r3, #8
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	4313      	orrs	r3, r2
 800596c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005974:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	031b      	lsls	r3, r3, #12
 800597a:	b29b      	uxth	r3, r3
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005988:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	031b      	lsls	r3, r3, #12
 800598e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	4313      	orrs	r3, r2
 8005996:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	621a      	str	r2, [r3, #32]
}
 80059a4:	bf00      	nop
 80059a6:	371c      	adds	r7, #28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr

080059ae <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b087      	sub	sp, #28
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	60f8      	str	r0, [r7, #12]
 80059b6:	60b9      	str	r1, [r7, #8]
 80059b8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f003 031f 	and.w	r3, r3, #31
 80059c0:	2201      	movs	r2, #1
 80059c2:	fa02 f303 	lsl.w	r3, r2, r3
 80059c6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6a1a      	ldr	r2, [r3, #32]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	43db      	mvns	r3, r3
 80059d0:	401a      	ands	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a1a      	ldr	r2, [r3, #32]
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f003 031f 	and.w	r3, r3, #31
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	fa01 f303 	lsl.w	r3, r1, r3
 80059e6:	431a      	orrs	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	621a      	str	r2, [r3, #32]
}
 80059ec:	bf00      	nop
 80059ee:	371c      	adds	r7, #28
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bc80      	pop	{r7}
 80059f4:	4770      	bx	lr
	...

080059f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e046      	b.n	8005a9e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a52:	d00e      	beq.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a13      	ldr	r2, [pc, #76]	; (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d009      	beq.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a12      	ldr	r2, [pc, #72]	; (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d004      	beq.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a10      	ldr	r2, [pc, #64]	; (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d10c      	bne.n	8005a8c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc80      	pop	{r7}
 8005aa6:	4770      	bx	lr
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40010800 	.word	0x40010800

08005ab4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e042      	b.n	8005b4c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d106      	bne.n	8005ae0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7fc fb24 	bl	8002128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2224      	movs	r2, #36	; 0x24
 8005ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005af6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 ff89 	bl	8006a10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	691a      	ldr	r2, [r3, #16]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	695a      	ldr	r2, [r3, #20]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68da      	ldr	r2, [r3, #12]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3708      	adds	r7, #8
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08a      	sub	sp, #40	; 0x28
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	4613      	mov	r3, r2
 8005b62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	2b20      	cmp	r3, #32
 8005b72:	d16d      	bne.n	8005c50 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <HAL_UART_Transmit+0x2c>
 8005b7a:	88fb      	ldrh	r3, [r7, #6]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e066      	b.n	8005c52 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2221      	movs	r2, #33	; 0x21
 8005b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b92:	f7fc fd5f 	bl	8002654 <HAL_GetTick>
 8005b96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	88fa      	ldrh	r2, [r7, #6]
 8005b9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	88fa      	ldrh	r2, [r7, #6]
 8005ba2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bac:	d108      	bne.n	8005bc0 <HAL_UART_Transmit+0x6c>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d104      	bne.n	8005bc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	61bb      	str	r3, [r7, #24]
 8005bbe:	e003      	b.n	8005bc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bc8:	e02a      	b.n	8005c20 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2180      	movs	r1, #128	; 0x80
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f000 fc51 	bl	800647c <UART_WaitOnFlagUntilTimeout>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e036      	b.n	8005c52 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	3302      	adds	r3, #2
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	e007      	b.n	8005c12 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	781a      	ldrb	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1cf      	bne.n	8005bca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2140      	movs	r1, #64	; 0x40
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fc21 	bl	800647c <UART_WaitOnFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e006      	b.n	8005c52 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	e000      	b.n	8005c52 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005c50:	2302      	movs	r3, #2
  }
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3720      	adds	r7, #32
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b08c      	sub	sp, #48	; 0x30
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	4613      	mov	r3, r2
 8005c66:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	2b20      	cmp	r3, #32
 8005c72:	d14a      	bne.n	8005d0a <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005c7a:	88fb      	ldrh	r3, [r7, #6]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e043      	b.n	8005d0c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005c90:	88fb      	ldrh	r3, [r7, #6]
 8005c92:	461a      	mov	r2, r3
 8005c94:	68b9      	ldr	r1, [r7, #8]
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fc5e 	bl	8006558 <UART_Start_Receive_DMA>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d12c      	bne.n	8005d04 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d125      	bne.n	8005cfe <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	613b      	str	r3, [r7, #16]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	613b      	str	r3, [r7, #16]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	613b      	str	r3, [r7, #16]
 8005cc6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	330c      	adds	r3, #12
 8005cce:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	e853 3f00 	ldrex	r3, [r3]
 8005cd6:	617b      	str	r3, [r7, #20]
   return(result);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f043 0310 	orr.w	r3, r3, #16
 8005cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	330c      	adds	r3, #12
 8005ce6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ce8:	627a      	str	r2, [r7, #36]	; 0x24
 8005cea:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cec:	6a39      	ldr	r1, [r7, #32]
 8005cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cf0:	e841 2300 	strex	r3, r2, [r1]
 8005cf4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1e5      	bne.n	8005cc8 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8005cfc:	e002      	b.n	8005d04 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005d04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005d08:	e000      	b.n	8005d0c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005d0a:	2302      	movs	r3, #2
  }
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3730      	adds	r7, #48	; 0x30
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b0ba      	sub	sp, #232	; 0xe8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10f      	bne.n	8005d7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d5e:	f003 0320 	and.w	r3, r3, #32
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d009      	beq.n	8005d7a <HAL_UART_IRQHandler+0x66>
 8005d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 fd8e 	bl	8006894 <UART_Receive_IT>
      return;
 8005d78:	e25b      	b.n	8006232 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 80de 	beq.w	8005f40 <HAL_UART_IRQHandler+0x22c>
 8005d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d106      	bne.n	8005d9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d94:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 80d1 	beq.w	8005f40 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00b      	beq.n	8005dc2 <HAL_UART_IRQHandler+0xae>
 8005daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d005      	beq.n	8005dc2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dba:	f043 0201 	orr.w	r2, r3, #1
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <HAL_UART_IRQHandler+0xd2>
 8005dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dde:	f043 0202 	orr.w	r2, r3, #2
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00b      	beq.n	8005e0a <HAL_UART_IRQHandler+0xf6>
 8005df2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e02:	f043 0204 	orr.w	r2, r3, #4
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e0e:	f003 0308 	and.w	r3, r3, #8
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d011      	beq.n	8005e3a <HAL_UART_IRQHandler+0x126>
 8005e16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e1a:	f003 0320 	and.w	r3, r3, #32
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d105      	bne.n	8005e2e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d005      	beq.n	8005e3a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	f043 0208 	orr.w	r2, r3, #8
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 81f2 	beq.w	8006228 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e48:	f003 0320 	and.w	r3, r3, #32
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d008      	beq.n	8005e62 <HAL_UART_IRQHandler+0x14e>
 8005e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e54:	f003 0320 	and.w	r3, r3, #32
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 fd19 	bl	8006894 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6c:	2b40      	cmp	r3, #64	; 0x40
 8005e6e:	bf0c      	ite	eq
 8005e70:	2301      	moveq	r3, #1
 8005e72:	2300      	movne	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d103      	bne.n	8005e8e <HAL_UART_IRQHandler+0x17a>
 8005e86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d04f      	beq.n	8005f2e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 fc23 	bl	80066da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d141      	bne.n	8005f26 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	3314      	adds	r3, #20
 8005ea8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005eb0:	e853 3f00 	ldrex	r3, [r3]
 8005eb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005eb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ebc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ec0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3314      	adds	r3, #20
 8005eca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005ece:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005ed2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005eda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ede:	e841 2300 	strex	r3, r2, [r1]
 8005ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ee6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1d9      	bne.n	8005ea2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d013      	beq.n	8005f1e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005efa:	4a7e      	ldr	r2, [pc, #504]	; (80060f4 <HAL_UART_IRQHandler+0x3e0>)
 8005efc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7fc fdf1 	bl	8002aea <HAL_DMA_Abort_IT>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d016      	beq.n	8005f3c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f1c:	e00e      	b.n	8005f3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f9a5 	bl	800626e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f24:	e00a      	b.n	8005f3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f9a1 	bl	800626e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2c:	e006      	b.n	8005f3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f99d 	bl	800626e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005f3a:	e175      	b.n	8006228 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f3c:	bf00      	nop
    return;
 8005f3e:	e173      	b.n	8006228 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	f040 814f 	bne.w	80061e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f4e:	f003 0310 	and.w	r3, r3, #16
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8148 	beq.w	80061e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f5c:	f003 0310 	and.w	r3, r3, #16
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 8141 	beq.w	80061e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f66:	2300      	movs	r3, #0
 8005f68:	60bb      	str	r3, [r7, #8]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	60bb      	str	r3, [r7, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	60bb      	str	r3, [r7, #8]
 8005f7a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f86:	2b40      	cmp	r3, #64	; 0x40
 8005f88:	f040 80b6 	bne.w	80060f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f98:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8145 	beq.w	800622c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005faa:	429a      	cmp	r2, r3
 8005fac:	f080 813e 	bcs.w	800622c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fb6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	f000 8088 	beq.w	80060d4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	330c      	adds	r3, #12
 8005fca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fe2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	330c      	adds	r3, #12
 8005fec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005ff0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005ff4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005ffc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006000:	e841 2300 	strex	r3, r2, [r1]
 8006004:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006008:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1d9      	bne.n	8005fc4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3314      	adds	r3, #20
 8006016:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800601a:	e853 3f00 	ldrex	r3, [r3]
 800601e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006020:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006022:	f023 0301 	bic.w	r3, r3, #1
 8006026:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3314      	adds	r3, #20
 8006030:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006034:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006038:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800603c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006046:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e1      	bne.n	8006010 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3314      	adds	r3, #20
 8006052:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006054:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006056:	e853 3f00 	ldrex	r3, [r3]
 800605a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800605c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800605e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006062:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3314      	adds	r3, #20
 800606c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006070:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006072:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006076:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800607e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e3      	bne.n	800604c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	330c      	adds	r3, #12
 8006098:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a4:	f023 0310 	bic.w	r3, r3, #16
 80060a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	330c      	adds	r3, #12
 80060b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80060b8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060be:	e841 2300 	strex	r3, r2, [r1]
 80060c2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1e3      	bne.n	8006092 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7fc fcce 	bl	8002a70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	4619      	mov	r1, r3
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7fb fc16 	bl	800191c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060f0:	e09c      	b.n	800622c <HAL_UART_IRQHandler+0x518>
 80060f2:	bf00      	nop
 80060f4:	0800679f 	.word	0x0800679f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006100:	b29b      	uxth	r3, r3
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 808e 	beq.w	8006230 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006114:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006118:	2b00      	cmp	r3, #0
 800611a:	f000 8089 	beq.w	8006230 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	330c      	adds	r3, #12
 8006124:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800612e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006130:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006134:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	330c      	adds	r3, #12
 800613e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006142:	647a      	str	r2, [r7, #68]	; 0x44
 8006144:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006146:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006148:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1e3      	bne.n	800611e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3314      	adds	r3, #20
 800615c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006160:	e853 3f00 	ldrex	r3, [r3]
 8006164:	623b      	str	r3, [r7, #32]
   return(result);
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	f023 0301 	bic.w	r3, r3, #1
 800616c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	3314      	adds	r3, #20
 8006176:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800617a:	633a      	str	r2, [r7, #48]	; 0x30
 800617c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006182:	e841 2300 	strex	r3, r2, [r1]
 8006186:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1e3      	bne.n	8006156 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	330c      	adds	r3, #12
 80061a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0310 	bic.w	r3, r3, #16
 80061b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	330c      	adds	r3, #12
 80061bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061c0:	61fa      	str	r2, [r7, #28]
 80061c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c4:	69b9      	ldr	r1, [r7, #24]
 80061c6:	69fa      	ldr	r2, [r7, #28]
 80061c8:	e841 2300 	strex	r3, r2, [r1]
 80061cc:	617b      	str	r3, [r7, #20]
   return(result);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e3      	bne.n	800619c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061de:	4619      	mov	r1, r3
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7fb fb9b 	bl	800191c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061e6:	e023      	b.n	8006230 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d009      	beq.n	8006208 <HAL_UART_IRQHandler+0x4f4>
 80061f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 fae0 	bl	80067c6 <UART_Transmit_IT>
    return;
 8006206:	e014      	b.n	8006232 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800620c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00e      	beq.n	8006232 <HAL_UART_IRQHandler+0x51e>
 8006214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621c:	2b00      	cmp	r3, #0
 800621e:	d008      	beq.n	8006232 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fb1f 	bl	8006864 <UART_EndTransmit_IT>
    return;
 8006226:	e004      	b.n	8006232 <HAL_UART_IRQHandler+0x51e>
    return;
 8006228:	bf00      	nop
 800622a:	e002      	b.n	8006232 <HAL_UART_IRQHandler+0x51e>
      return;
 800622c:	bf00      	nop
 800622e:	e000      	b.n	8006232 <HAL_UART_IRQHandler+0x51e>
      return;
 8006230:	bf00      	nop
  }
}
 8006232:	37e8      	adds	r7, #232	; 0xe8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	bc80      	pop	{r7}
 8006248:	4770      	bx	lr

0800624a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006252:	bf00      	nop
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	bc80      	pop	{r7}
 800625a:	4770      	bx	lr

0800625c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	bc80      	pop	{r7}
 800626c:	4770      	bx	lr

0800626e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b09c      	sub	sp, #112	; 0x70
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b00      	cmp	r3, #0
 800629a:	d172      	bne.n	8006382 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800629c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800629e:	2200      	movs	r2, #0
 80062a0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	330c      	adds	r3, #12
 80062a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80062ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	330c      	adds	r3, #12
 80062c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80062c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80062c4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1e5      	bne.n	80062a2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3314      	adds	r3, #20
 80062dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80062e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e8:	f023 0301 	bic.w	r3, r3, #1
 80062ec:	667b      	str	r3, [r7, #100]	; 0x64
 80062ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3314      	adds	r3, #20
 80062f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80062f6:	647a      	str	r2, [r7, #68]	; 0x44
 80062f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062fe:	e841 2300 	strex	r3, r2, [r1]
 8006302:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1e5      	bne.n	80062d6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800630a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	3314      	adds	r3, #20
 8006310:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	623b      	str	r3, [r7, #32]
   return(result);
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006320:	663b      	str	r3, [r7, #96]	; 0x60
 8006322:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3314      	adds	r3, #20
 8006328:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800632a:	633a      	str	r2, [r7, #48]	; 0x30
 800632c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006330:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006332:	e841 2300 	strex	r3, r2, [r1]
 8006336:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1e5      	bne.n	800630a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800633e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006340:	2220      	movs	r2, #32
 8006342:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634a:	2b01      	cmp	r3, #1
 800634c:	d119      	bne.n	8006382 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800634e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	330c      	adds	r3, #12
 8006354:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	60fb      	str	r3, [r7, #12]
   return(result);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f023 0310 	bic.w	r3, r3, #16
 8006364:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006366:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	330c      	adds	r3, #12
 800636c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800636e:	61fa      	str	r2, [r7, #28]
 8006370:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	69b9      	ldr	r1, [r7, #24]
 8006374:	69fa      	ldr	r2, [r7, #28]
 8006376:	e841 2300 	strex	r3, r2, [r1]
 800637a:	617b      	str	r3, [r7, #20]
   return(result);
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1e5      	bne.n	800634e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006384:	2200      	movs	r2, #0
 8006386:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006388:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800638a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638c:	2b01      	cmp	r3, #1
 800638e:	d106      	bne.n	800639e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006392:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006394:	4619      	mov	r1, r3
 8006396:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006398:	f7fb fac0 	bl	800191c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800639c:	e002      	b.n	80063a4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800639e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80063a0:	f7ff ff53 	bl	800624a <HAL_UART_RxCpltCallback>
}
 80063a4:	bf00      	nop
 80063a6:	3770      	adds	r7, #112	; 0x70
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2201      	movs	r2, #1
 80063be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d108      	bne.n	80063da <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	4619      	mov	r1, r3
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	f7fb faa2 	bl	800191c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063d8:	e002      	b.n	80063e0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f7ff ff3e 	bl	800625c <HAL_UART_RxHalfCpltCallback>
}
 80063e0:	bf00      	nop
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006404:	2b80      	cmp	r3, #128	; 0x80
 8006406:	bf0c      	ite	eq
 8006408:	2301      	moveq	r3, #1
 800640a:	2300      	movne	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b21      	cmp	r3, #33	; 0x21
 800641a:	d108      	bne.n	800642e <UART_DMAError+0x46>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d005      	beq.n	800642e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2200      	movs	r2, #0
 8006426:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006428:	68b8      	ldr	r0, [r7, #8]
 800642a:	f000 f92f 	bl	800668c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006438:	2b40      	cmp	r3, #64	; 0x40
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b22      	cmp	r3, #34	; 0x22
 800644e:	d108      	bne.n	8006462 <UART_DMAError+0x7a>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2200      	movs	r2, #0
 800645a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800645c:	68b8      	ldr	r0, [r7, #8]
 800645e:	f000 f93c 	bl	80066da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006466:	f043 0210 	orr.w	r2, r3, #16
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800646e:	68b8      	ldr	r0, [r7, #8]
 8006470:	f7ff fefd 	bl	800626e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006474:	bf00      	nop
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b090      	sub	sp, #64	; 0x40
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	603b      	str	r3, [r7, #0]
 8006488:	4613      	mov	r3, r2
 800648a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800648c:	e050      	b.n	8006530 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800648e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006494:	d04c      	beq.n	8006530 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006498:	2b00      	cmp	r3, #0
 800649a:	d007      	beq.n	80064ac <UART_WaitOnFlagUntilTimeout+0x30>
 800649c:	f7fc f8da 	bl	8002654 <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d241      	bcs.n	8006530 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	330c      	adds	r3, #12
 80064b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	e853 3f00 	ldrex	r3, [r3]
 80064ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	330c      	adds	r3, #12
 80064ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064cc:	637a      	str	r2, [r7, #52]	; 0x34
 80064ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064d4:	e841 2300 	strex	r3, r2, [r1]
 80064d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80064da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e5      	bne.n	80064ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3314      	adds	r3, #20
 80064e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	e853 3f00 	ldrex	r3, [r3]
 80064ee:	613b      	str	r3, [r7, #16]
   return(result);
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f023 0301 	bic.w	r3, r3, #1
 80064f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3314      	adds	r3, #20
 80064fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006500:	623a      	str	r2, [r7, #32]
 8006502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006504:	69f9      	ldr	r1, [r7, #28]
 8006506:	6a3a      	ldr	r2, [r7, #32]
 8006508:	e841 2300 	strex	r3, r2, [r1]
 800650c:	61bb      	str	r3, [r7, #24]
   return(result);
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1e5      	bne.n	80064e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2220      	movs	r2, #32
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2220      	movs	r2, #32
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e00f      	b.n	8006550 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	4013      	ands	r3, r2
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	429a      	cmp	r2, r3
 800653e:	bf0c      	ite	eq
 8006540:	2301      	moveq	r3, #1
 8006542:	2300      	movne	r3, #0
 8006544:	b2db      	uxtb	r3, r3
 8006546:	461a      	mov	r2, r3
 8006548:	79fb      	ldrb	r3, [r7, #7]
 800654a:	429a      	cmp	r2, r3
 800654c:	d09f      	beq.n	800648e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3740      	adds	r7, #64	; 0x40
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b098      	sub	sp, #96	; 0x60
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	4613      	mov	r3, r2
 8006564:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	88fa      	ldrh	r2, [r7, #6]
 8006570:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2222      	movs	r2, #34	; 0x22
 800657c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006584:	4a3e      	ldr	r2, [pc, #248]	; (8006680 <UART_Start_Receive_DMA+0x128>)
 8006586:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800658c:	4a3d      	ldr	r2, [pc, #244]	; (8006684 <UART_Start_Receive_DMA+0x12c>)
 800658e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006594:	4a3c      	ldr	r2, [pc, #240]	; (8006688 <UART_Start_Receive_DMA+0x130>)
 8006596:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800659c:	2200      	movs	r2, #0
 800659e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80065a0:	f107 0308 	add.w	r3, r7, #8
 80065a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4619      	mov	r1, r3
 80065b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	88fb      	ldrh	r3, [r7, #6]
 80065b8:	f7fc f9fa 	bl	80029b0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80065bc:	2300      	movs	r3, #0
 80065be:	613b      	str	r3, [r7, #16]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	613b      	str	r3, [r7, #16]
 80065d0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d019      	beq.n	800660e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	330c      	adds	r3, #12
 80065e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e4:	e853 3f00 	ldrex	r3, [r3]
 80065e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065f0:	65bb      	str	r3, [r7, #88]	; 0x58
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	330c      	adds	r3, #12
 80065f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065fa:	64fa      	str	r2, [r7, #76]	; 0x4c
 80065fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006600:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006602:	e841 2300 	strex	r3, r2, [r1]
 8006606:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1e5      	bne.n	80065da <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	3314      	adds	r3, #20
 8006614:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006618:	e853 3f00 	ldrex	r3, [r3]
 800661c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800661e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006620:	f043 0301 	orr.w	r3, r3, #1
 8006624:	657b      	str	r3, [r7, #84]	; 0x54
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3314      	adds	r3, #20
 800662c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800662e:	63ba      	str	r2, [r7, #56]	; 0x38
 8006630:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006634:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006636:	e841 2300 	strex	r3, r2, [r1]
 800663a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800663c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1e5      	bne.n	800660e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3314      	adds	r3, #20
 8006648:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	e853 3f00 	ldrex	r3, [r3]
 8006650:	617b      	str	r3, [r7, #20]
   return(result);
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006658:	653b      	str	r3, [r7, #80]	; 0x50
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	3314      	adds	r3, #20
 8006660:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006662:	627a      	str	r2, [r7, #36]	; 0x24
 8006664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006666:	6a39      	ldr	r1, [r7, #32]
 8006668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800666a:	e841 2300 	strex	r3, r2, [r1]
 800666e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1e5      	bne.n	8006642 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3760      	adds	r7, #96	; 0x60
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	08006281 	.word	0x08006281
 8006684:	080063ad 	.word	0x080063ad
 8006688:	080063e9 	.word	0x080063e9

0800668c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800668c:	b480      	push	{r7}
 800668e:	b089      	sub	sp, #36	; 0x24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	330c      	adds	r3, #12
 800669a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	e853 3f00 	ldrex	r3, [r3]
 80066a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80066aa:	61fb      	str	r3, [r7, #28]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	330c      	adds	r3, #12
 80066b2:	69fa      	ldr	r2, [r7, #28]
 80066b4:	61ba      	str	r2, [r7, #24]
 80066b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b8:	6979      	ldr	r1, [r7, #20]
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	e841 2300 	strex	r3, r2, [r1]
 80066c0:	613b      	str	r3, [r7, #16]
   return(result);
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1e5      	bne.n	8006694 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80066d0:	bf00      	nop
 80066d2:	3724      	adds	r7, #36	; 0x24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bc80      	pop	{r7}
 80066d8:	4770      	bx	lr

080066da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066da:	b480      	push	{r7}
 80066dc:	b095      	sub	sp, #84	; 0x54
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	330c      	adds	r3, #12
 80066e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ec:	e853 3f00 	ldrex	r3, [r3]
 80066f0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80066f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	330c      	adds	r3, #12
 8006700:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006702:	643a      	str	r2, [r7, #64]	; 0x40
 8006704:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006706:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006708:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800670a:	e841 2300 	strex	r3, r2, [r1]
 800670e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e5      	bne.n	80066e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3314      	adds	r3, #20
 800671c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	61fb      	str	r3, [r7, #28]
   return(result);
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	f023 0301 	bic.w	r3, r3, #1
 800672c:	64bb      	str	r3, [r7, #72]	; 0x48
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006736:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006738:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800673c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800673e:	e841 2300 	strex	r3, r2, [r1]
 8006742:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1e5      	bne.n	8006716 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674e:	2b01      	cmp	r3, #1
 8006750:	d119      	bne.n	8006786 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	e853 3f00 	ldrex	r3, [r3]
 8006760:	60bb      	str	r3, [r7, #8]
   return(result);
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	f023 0310 	bic.w	r3, r3, #16
 8006768:	647b      	str	r3, [r7, #68]	; 0x44
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	330c      	adds	r3, #12
 8006770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006772:	61ba      	str	r2, [r7, #24]
 8006774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	6979      	ldr	r1, [r7, #20]
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	e841 2300 	strex	r3, r2, [r1]
 800677e:	613b      	str	r3, [r7, #16]
   return(result);
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1e5      	bne.n	8006752 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2220      	movs	r2, #32
 800678a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006794:	bf00      	nop
 8006796:	3754      	adds	r7, #84	; 0x54
 8006798:	46bd      	mov	sp, r7
 800679a:	bc80      	pop	{r7}
 800679c:	4770      	bx	lr

0800679e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800679e:	b580      	push	{r7, lr}
 80067a0:	b084      	sub	sp, #16
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f7ff fd58 	bl	800626e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067be:	bf00      	nop
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b085      	sub	sp, #20
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b21      	cmp	r3, #33	; 0x21
 80067d8:	d13e      	bne.n	8006858 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e2:	d114      	bne.n	800680e <UART_Transmit_IT+0x48>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d110      	bne.n	800680e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	881b      	ldrh	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006800:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	1c9a      	adds	r2, r3, #2
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	621a      	str	r2, [r3, #32]
 800680c:	e008      	b.n	8006820 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	1c59      	adds	r1, r3, #1
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	6211      	str	r1, [r2, #32]
 8006818:	781a      	ldrb	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b01      	subs	r3, #1
 8006828:	b29b      	uxth	r3, r3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4619      	mov	r1, r3
 800682e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10f      	bne.n	8006854 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006842:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006852:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006854:	2300      	movs	r3, #0
 8006856:	e000      	b.n	800685a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006858:	2302      	movs	r3, #2
  }
}
 800685a:	4618      	mov	r0, r3
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	bc80      	pop	{r7}
 8006862:	4770      	bx	lr

08006864 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	68da      	ldr	r2, [r3, #12]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800687a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f7ff fcd7 	bl	8006238 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b08c      	sub	sp, #48	; 0x30
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	2b22      	cmp	r3, #34	; 0x22
 80068a6:	f040 80ae 	bne.w	8006a06 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b2:	d117      	bne.n	80068e4 <UART_Receive_IT+0x50>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	691b      	ldr	r3, [r3, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d113      	bne.n	80068e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80068bc:	2300      	movs	r3, #0
 80068be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068dc:	1c9a      	adds	r2, r3, #2
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	629a      	str	r2, [r3, #40]	; 0x28
 80068e2:	e026      	b.n	8006932 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80068ea:	2300      	movs	r3, #0
 80068ec:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f6:	d007      	beq.n	8006908 <UART_Receive_IT+0x74>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10a      	bne.n	8006916 <UART_Receive_IT+0x82>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d106      	bne.n	8006916 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	b2da      	uxtb	r2, r3
 8006910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e008      	b.n	8006928 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	b2db      	uxtb	r3, r3
 800691e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006922:	b2da      	uxtb	r2, r3
 8006924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006926:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29b      	uxth	r3, r3
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	4619      	mov	r1, r3
 8006940:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006942:	2b00      	cmp	r3, #0
 8006944:	d15d      	bne.n	8006a02 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	68da      	ldr	r2, [r3, #12]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f022 0220 	bic.w	r2, r2, #32
 8006954:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006964:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0201 	bic.w	r2, r2, #1
 8006974:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006988:	2b01      	cmp	r3, #1
 800698a:	d135      	bne.n	80069f8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	330c      	adds	r3, #12
 8006998:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	e853 3f00 	ldrex	r3, [r3]
 80069a0:	613b      	str	r3, [r7, #16]
   return(result);
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f023 0310 	bic.w	r3, r3, #16
 80069a8:	627b      	str	r3, [r7, #36]	; 0x24
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	330c      	adds	r3, #12
 80069b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b2:	623a      	str	r2, [r7, #32]
 80069b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b6:	69f9      	ldr	r1, [r7, #28]
 80069b8:	6a3a      	ldr	r2, [r7, #32]
 80069ba:	e841 2300 	strex	r3, r2, [r1]
 80069be:	61bb      	str	r3, [r7, #24]
   return(result);
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1e5      	bne.n	8006992 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0310 	and.w	r3, r3, #16
 80069d0:	2b10      	cmp	r3, #16
 80069d2:	d10a      	bne.n	80069ea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	60fb      	str	r3, [r7, #12]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069ee:	4619      	mov	r1, r3
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f7fa ff93 	bl	800191c <HAL_UARTEx_RxEventCallback>
 80069f6:	e002      	b.n	80069fe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fc26 	bl	800624a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80069fe:	2300      	movs	r3, #0
 8006a00:	e002      	b.n	8006a08 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a02:	2300      	movs	r3, #0
 8006a04:	e000      	b.n	8006a08 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a06:	2302      	movs	r3, #2
  }
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3730      	adds	r7, #48	; 0x30
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689a      	ldr	r2, [r3, #8]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	431a      	orrs	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006a50:	f023 030c 	bic.w	r3, r3, #12
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	6812      	ldr	r2, [r2, #0]
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	430b      	orrs	r3, r1
 8006a5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	699a      	ldr	r2, [r3, #24]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	430a      	orrs	r2, r1
 8006a72:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a55      	ldr	r2, [pc, #340]	; (8006bd0 <UART_SetConfig+0x1c0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d103      	bne.n	8006a86 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a7e:	f7fd f9a5 	bl	8003dcc <HAL_RCC_GetPCLK2Freq>
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	e002      	b.n	8006a8c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006a86:	f7fd f98d 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 8006a8a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a94:	d14c      	bne.n	8006b30 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	009a      	lsls	r2, r3, #2
 8006aa0:	441a      	add	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aac:	4a49      	ldr	r2, [pc, #292]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006aae:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab2:	095b      	lsrs	r3, r3, #5
 8006ab4:	0119      	lsls	r1, r3, #4
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	009a      	lsls	r2, r3, #2
 8006ac0:	441a      	add	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006acc:	4b41      	ldr	r3, [pc, #260]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006ace:	fba3 0302 	umull	r0, r3, r3, r2
 8006ad2:	095b      	lsrs	r3, r3, #5
 8006ad4:	2064      	movs	r0, #100	; 0x64
 8006ad6:	fb00 f303 	mul.w	r3, r0, r3
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	3332      	adds	r3, #50	; 0x32
 8006ae0:	4a3c      	ldr	r2, [pc, #240]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	095b      	lsrs	r3, r3, #5
 8006ae8:	005b      	lsls	r3, r3, #1
 8006aea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006aee:	4419      	add	r1, r3
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4613      	mov	r3, r2
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	4413      	add	r3, r2
 8006af8:	009a      	lsls	r2, r3, #2
 8006afa:	441a      	add	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	005b      	lsls	r3, r3, #1
 8006b02:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b06:	4b33      	ldr	r3, [pc, #204]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006b08:	fba3 0302 	umull	r0, r3, r3, r2
 8006b0c:	095b      	lsrs	r3, r3, #5
 8006b0e:	2064      	movs	r0, #100	; 0x64
 8006b10:	fb00 f303 	mul.w	r3, r0, r3
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	00db      	lsls	r3, r3, #3
 8006b18:	3332      	adds	r3, #50	; 0x32
 8006b1a:	4a2e      	ldr	r2, [pc, #184]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	f003 0207 	and.w	r2, r3, #7
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	440a      	add	r2, r1
 8006b2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b2e:	e04a      	b.n	8006bc6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	009a      	lsls	r2, r3, #2
 8006b3a:	441a      	add	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b46:	4a23      	ldr	r2, [pc, #140]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006b48:	fba2 2303 	umull	r2, r3, r2, r3
 8006b4c:	095b      	lsrs	r3, r3, #5
 8006b4e:	0119      	lsls	r1, r3, #4
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4613      	mov	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	009a      	lsls	r2, r3, #2
 8006b5a:	441a      	add	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b66:	4b1b      	ldr	r3, [pc, #108]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006b68:	fba3 0302 	umull	r0, r3, r3, r2
 8006b6c:	095b      	lsrs	r3, r3, #5
 8006b6e:	2064      	movs	r0, #100	; 0x64
 8006b70:	fb00 f303 	mul.w	r3, r0, r3
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	3332      	adds	r3, #50	; 0x32
 8006b7a:	4a16      	ldr	r2, [pc, #88]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b80:	095b      	lsrs	r3, r3, #5
 8006b82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b86:	4419      	add	r1, r3
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	009a      	lsls	r2, r3, #2
 8006b92:	441a      	add	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b9e:	4b0d      	ldr	r3, [pc, #52]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006ba0:	fba3 0302 	umull	r0, r3, r3, r2
 8006ba4:	095b      	lsrs	r3, r3, #5
 8006ba6:	2064      	movs	r0, #100	; 0x64
 8006ba8:	fb00 f303 	mul.w	r3, r0, r3
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	3332      	adds	r3, #50	; 0x32
 8006bb2:	4a08      	ldr	r2, [pc, #32]	; (8006bd4 <UART_SetConfig+0x1c4>)
 8006bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	f003 020f 	and.w	r2, r3, #15
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	440a      	add	r2, r1
 8006bc4:	609a      	str	r2, [r3, #8]
}
 8006bc6:	bf00      	nop
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40013800 	.word	0x40013800
 8006bd4:	51eb851f 	.word	0x51eb851f

08006bd8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006bdc:	4904      	ldr	r1, [pc, #16]	; (8006bf0 <MX_FATFS_Init+0x18>)
 8006bde:	4805      	ldr	r0, [pc, #20]	; (8006bf4 <MX_FATFS_Init+0x1c>)
 8006be0:	f003 fb1e 	bl	800a220 <FATFS_LinkDriver>
 8006be4:	4603      	mov	r3, r0
 8006be6:	461a      	mov	r2, r3
 8006be8:	4b03      	ldr	r3, [pc, #12]	; (8006bf8 <MX_FATFS_Init+0x20>)
 8006bea:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006bec:	bf00      	nop
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20000834 	.word	0x20000834
 8006bf4:	20000010 	.word	0x20000010
 8006bf8:	20000830 	.word	0x20000830

08006bfc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006c00:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bc80      	pop	{r7}
 8006c08:	4770      	bx	lr

08006c0a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b082      	sub	sp, #8
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	4603      	mov	r3, r0
 8006c12:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
  return SD_disk_initialize (pdrv);
 8006c14:	79fb      	ldrb	r3, [r7, #7]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f003 fd88 	bl	800a72c <SD_disk_initialize>
 8006c1c:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3708      	adds	r7, #8
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b082      	sub	sp, #8
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
  return SD_disk_status (pdrv);
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f003 fe66 	bl	800a904 <SD_disk_status>
 8006c38:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b084      	sub	sp, #16
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
 8006c4c:	603b      	str	r3, [r7, #0]
 8006c4e:	4603      	mov	r3, r0
 8006c50:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  return SD_disk_read(pdrv, buff, sector, count);
 8006c52:	7bf8      	ldrb	r0, [r7, #15]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	68b9      	ldr	r1, [r7, #8]
 8006c5a:	f003 fe67 	bl	800a92c <SD_disk_read>
 8006c5e:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60b9      	str	r1, [r7, #8]
 8006c70:	607a      	str	r2, [r7, #4]
 8006c72:	603b      	str	r3, [r7, #0]
 8006c74:	4603      	mov	r3, r0
 8006c76:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
  return SD_disk_write(pdrv, buff, sector, count);
 8006c78:	7bf8      	ldrb	r0, [r7, #15]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	68b9      	ldr	r1, [r7, #8]
 8006c80:	f003 febe 	bl	800aa00 <SD_disk_write>
 8006c84:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b082      	sub	sp, #8
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	4603      	mov	r3, r0
 8006c96:	603a      	str	r2, [r7, #0]
 8006c98:	71fb      	strb	r3, [r7, #7]
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return SD_disk_ioctl(pdrv, cmd, buff);
 8006c9e:	79b9      	ldrb	r1, [r7, #6]
 8006ca0:	79fb      	ldrb	r3, [r7, #7]
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f003 ff2f 	bl	800ab08 <SD_disk_ioctl>
 8006caa:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006cbe:	79fb      	ldrb	r3, [r7, #7]
 8006cc0:	4a08      	ldr	r2, [pc, #32]	; (8006ce4 <disk_status+0x30>)
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	79fa      	ldrb	r2, [r7, #7]
 8006ccc:	4905      	ldr	r1, [pc, #20]	; (8006ce4 <disk_status+0x30>)
 8006cce:	440a      	add	r2, r1
 8006cd0:	7a12      	ldrb	r2, [r2, #8]
 8006cd2:	4610      	mov	r0, r2
 8006cd4:	4798      	blx	r3
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	20000a60 	.word	0x20000a60

08006ce8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	4603      	mov	r3, r0
 8006cf0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006cf6:	79fb      	ldrb	r3, [r7, #7]
 8006cf8:	4a0d      	ldr	r2, [pc, #52]	; (8006d30 <disk_initialize+0x48>)
 8006cfa:	5cd3      	ldrb	r3, [r2, r3]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d111      	bne.n	8006d24 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006d00:	79fb      	ldrb	r3, [r7, #7]
 8006d02:	4a0b      	ldr	r2, [pc, #44]	; (8006d30 <disk_initialize+0x48>)
 8006d04:	2101      	movs	r1, #1
 8006d06:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006d08:	79fb      	ldrb	r3, [r7, #7]
 8006d0a:	4a09      	ldr	r2, [pc, #36]	; (8006d30 <disk_initialize+0x48>)
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	79fa      	ldrb	r2, [r7, #7]
 8006d16:	4906      	ldr	r1, [pc, #24]	; (8006d30 <disk_initialize+0x48>)
 8006d18:	440a      	add	r2, r1
 8006d1a:	7a12      	ldrb	r2, [r2, #8]
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	4798      	blx	r3
 8006d20:	4603      	mov	r3, r0
 8006d22:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000a60 	.word	0x20000a60

08006d34 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006d34:	b590      	push	{r4, r7, lr}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	607a      	str	r2, [r7, #4]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4603      	mov	r3, r0
 8006d42:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
 8006d46:	4a0a      	ldr	r2, [pc, #40]	; (8006d70 <disk_read+0x3c>)
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	689c      	ldr	r4, [r3, #8]
 8006d50:	7bfb      	ldrb	r3, [r7, #15]
 8006d52:	4a07      	ldr	r2, [pc, #28]	; (8006d70 <disk_read+0x3c>)
 8006d54:	4413      	add	r3, r2
 8006d56:	7a18      	ldrb	r0, [r3, #8]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	68b9      	ldr	r1, [r7, #8]
 8006d5e:	47a0      	blx	r4
 8006d60:	4603      	mov	r3, r0
 8006d62:	75fb      	strb	r3, [r7, #23]
  return res;
 8006d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	371c      	adds	r7, #28
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd90      	pop	{r4, r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20000a60 	.word	0x20000a60

08006d74 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006d74:	b590      	push	{r4, r7, lr}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60b9      	str	r1, [r7, #8]
 8006d7c:	607a      	str	r2, [r7, #4]
 8006d7e:	603b      	str	r3, [r7, #0]
 8006d80:	4603      	mov	r3, r0
 8006d82:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
 8006d86:	4a0a      	ldr	r2, [pc, #40]	; (8006db0 <disk_write+0x3c>)
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	4413      	add	r3, r2
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	68dc      	ldr	r4, [r3, #12]
 8006d90:	7bfb      	ldrb	r3, [r7, #15]
 8006d92:	4a07      	ldr	r2, [pc, #28]	; (8006db0 <disk_write+0x3c>)
 8006d94:	4413      	add	r3, r2
 8006d96:	7a18      	ldrb	r0, [r3, #8]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	68b9      	ldr	r1, [r7, #8]
 8006d9e:	47a0      	blx	r4
 8006da0:	4603      	mov	r3, r0
 8006da2:	75fb      	strb	r3, [r7, #23]
  return res;
 8006da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	371c      	adds	r7, #28
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd90      	pop	{r4, r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000a60 	.word	0x20000a60

08006db4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	4603      	mov	r3, r0
 8006dbc:	603a      	str	r2, [r7, #0]
 8006dbe:	71fb      	strb	r3, [r7, #7]
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	4a09      	ldr	r2, [pc, #36]	; (8006dec <disk_ioctl+0x38>)
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	4413      	add	r3, r2
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	79fa      	ldrb	r2, [r7, #7]
 8006dd2:	4906      	ldr	r1, [pc, #24]	; (8006dec <disk_ioctl+0x38>)
 8006dd4:	440a      	add	r2, r1
 8006dd6:	7a10      	ldrb	r0, [r2, #8]
 8006dd8:	79b9      	ldrb	r1, [r7, #6]
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	4798      	blx	r3
 8006dde:	4603      	mov	r3, r0
 8006de0:	73fb      	strb	r3, [r7, #15]
  return res;
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	20000a60 	.word	0x20000a60

08006df0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006e00:	89fb      	ldrh	r3, [r7, #14]
 8006e02:	021b      	lsls	r3, r3, #8
 8006e04:	b21a      	sxth	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	b21b      	sxth	r3, r3
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	b21b      	sxth	r3, r3
 8006e10:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006e12:	89fb      	ldrh	r3, [r7, #14]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr

08006e1e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	3303      	adds	r3, #3
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	021b      	lsls	r3, r3, #8
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	3202      	adds	r2, #2
 8006e36:	7812      	ldrb	r2, [r2, #0]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	021b      	lsls	r3, r3, #8
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	3201      	adds	r2, #1
 8006e44:	7812      	ldrb	r2, [r2, #0]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	7812      	ldrb	r2, [r2, #0]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	60fb      	str	r3, [r7, #12]
	return rv;
 8006e56:	68fb      	ldr	r3, [r7, #12]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bc80      	pop	{r7}
 8006e60:	4770      	bx	lr

08006e62 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006e62:	b480      	push	{r7}
 8006e64:	b083      	sub	sp, #12
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	1c5a      	adds	r2, r3, #1
 8006e72:	607a      	str	r2, [r7, #4]
 8006e74:	887a      	ldrh	r2, [r7, #2]
 8006e76:	b2d2      	uxtb	r2, r2
 8006e78:	701a      	strb	r2, [r3, #0]
 8006e7a:	887b      	ldrh	r3, [r7, #2]
 8006e7c:	0a1b      	lsrs	r3, r3, #8
 8006e7e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	607a      	str	r2, [r7, #4]
 8006e86:	887a      	ldrh	r2, [r7, #2]
 8006e88:	b2d2      	uxtb	r2, r2
 8006e8a:	701a      	strb	r2, [r3, #0]
}
 8006e8c:	bf00      	nop
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bc80      	pop	{r7}
 8006e94:	4770      	bx	lr

08006e96 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006e96:	b480      	push	{r7}
 8006e98:	b083      	sub	sp, #12
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
 8006e9e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	607a      	str	r2, [r7, #4]
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	b2d2      	uxtb	r2, r2
 8006eaa:	701a      	strb	r2, [r3, #0]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	0a1b      	lsrs	r3, r3, #8
 8006eb0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	1c5a      	adds	r2, r3, #1
 8006eb6:	607a      	str	r2, [r7, #4]
 8006eb8:	683a      	ldr	r2, [r7, #0]
 8006eba:	b2d2      	uxtb	r2, r2
 8006ebc:	701a      	strb	r2, [r3, #0]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	0a1b      	lsrs	r3, r3, #8
 8006ec2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	1c5a      	adds	r2, r3, #1
 8006ec8:	607a      	str	r2, [r7, #4]
 8006eca:	683a      	ldr	r2, [r7, #0]
 8006ecc:	b2d2      	uxtb	r2, r2
 8006ece:	701a      	strb	r2, [r3, #0]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	0a1b      	lsrs	r3, r3, #8
 8006ed4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	607a      	str	r2, [r7, #4]
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	b2d2      	uxtb	r2, r2
 8006ee0:	701a      	strb	r2, [r3, #0]
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bc80      	pop	{r7}
 8006eea:	4770      	bx	lr

08006eec <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006eec:	b480      	push	{r7}
 8006eee:	b087      	sub	sp, #28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00d      	beq.n	8006f22 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006f06:	693a      	ldr	r2, [r7, #16]
 8006f08:	1c53      	adds	r3, r2, #1
 8006f0a:	613b      	str	r3, [r7, #16]
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	1c59      	adds	r1, r3, #1
 8006f10:	6179      	str	r1, [r7, #20]
 8006f12:	7812      	ldrb	r2, [r2, #0]
 8006f14:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	607b      	str	r3, [r7, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1f1      	bne.n	8006f06 <mem_cpy+0x1a>
	}
}
 8006f22:	bf00      	nop
 8006f24:	371c      	adds	r7, #28
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bc80      	pop	{r7}
 8006f2a:	4770      	bx	lr

08006f2c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006f2c:	b480      	push	{r7}
 8006f2e:	b087      	sub	sp, #28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	1c5a      	adds	r2, r3, #1
 8006f40:	617a      	str	r2, [r7, #20]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	b2d2      	uxtb	r2, r2
 8006f46:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	607b      	str	r3, [r7, #4]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1f3      	bne.n	8006f3c <mem_set+0x10>
}
 8006f54:	bf00      	nop
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bc80      	pop	{r7}
 8006f5e:	4770      	bx	lr

08006f60 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006f60:	b480      	push	{r7}
 8006f62:	b089      	sub	sp, #36	; 0x24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	61fb      	str	r3, [r7, #28]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006f74:	2300      	movs	r3, #0
 8006f76:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	1c5a      	adds	r2, r3, #1
 8006f7c:	61fa      	str	r2, [r7, #28]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	4619      	mov	r1, r3
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	1c5a      	adds	r2, r3, #1
 8006f86:	61ba      	str	r2, [r7, #24]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	1acb      	subs	r3, r1, r3
 8006f8c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	607b      	str	r3, [r7, #4]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d002      	beq.n	8006fa0 <mem_cmp+0x40>
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0eb      	beq.n	8006f78 <mem_cmp+0x18>

	return r;
 8006fa0:	697b      	ldr	r3, [r7, #20]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3724      	adds	r7, #36	; 0x24
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bc80      	pop	{r7}
 8006faa:	4770      	bx	lr

08006fac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006fb6:	e002      	b.n	8006fbe <chk_chr+0x12>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	607b      	str	r3, [r7, #4]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d005      	beq.n	8006fd2 <chk_chr+0x26>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d1f2      	bne.n	8006fb8 <chk_chr+0xc>
	return *str;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	781b      	ldrb	r3, [r3, #0]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr

08006fe0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006fea:	2300      	movs	r3, #0
 8006fec:	60bb      	str	r3, [r7, #8]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	e029      	b.n	8007048 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006ff4:	4a26      	ldr	r2, [pc, #152]	; (8007090 <chk_lock+0xb0>)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	011b      	lsls	r3, r3, #4
 8006ffa:	4413      	add	r3, r2
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d01d      	beq.n	800703e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007002:	4a23      	ldr	r2, [pc, #140]	; (8007090 <chk_lock+0xb0>)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	011b      	lsls	r3, r3, #4
 8007008:	4413      	add	r3, r2
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	429a      	cmp	r2, r3
 8007012:	d116      	bne.n	8007042 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007014:	4a1e      	ldr	r2, [pc, #120]	; (8007090 <chk_lock+0xb0>)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	4413      	add	r3, r2
 800701c:	3304      	adds	r3, #4
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007024:	429a      	cmp	r2, r3
 8007026:	d10c      	bne.n	8007042 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007028:	4a19      	ldr	r2, [pc, #100]	; (8007090 <chk_lock+0xb0>)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	011b      	lsls	r3, r3, #4
 800702e:	4413      	add	r3, r2
 8007030:	3308      	adds	r3, #8
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007038:	429a      	cmp	r2, r3
 800703a:	d102      	bne.n	8007042 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800703c:	e007      	b.n	800704e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800703e:	2301      	movs	r3, #1
 8007040:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	3301      	adds	r3, #1
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b01      	cmp	r3, #1
 800704c:	d9d2      	bls.n	8006ff4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2b02      	cmp	r3, #2
 8007052:	d109      	bne.n	8007068 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d102      	bne.n	8007060 <chk_lock+0x80>
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	2b02      	cmp	r3, #2
 800705e:	d101      	bne.n	8007064 <chk_lock+0x84>
 8007060:	2300      	movs	r3, #0
 8007062:	e010      	b.n	8007086 <chk_lock+0xa6>
 8007064:	2312      	movs	r3, #18
 8007066:	e00e      	b.n	8007086 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d108      	bne.n	8007080 <chk_lock+0xa0>
 800706e:	4a08      	ldr	r2, [pc, #32]	; (8007090 <chk_lock+0xb0>)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	011b      	lsls	r3, r3, #4
 8007074:	4413      	add	r3, r2
 8007076:	330c      	adds	r3, #12
 8007078:	881b      	ldrh	r3, [r3, #0]
 800707a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800707e:	d101      	bne.n	8007084 <chk_lock+0xa4>
 8007080:	2310      	movs	r3, #16
 8007082:	e000      	b.n	8007086 <chk_lock+0xa6>
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3714      	adds	r7, #20
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr
 8007090:	20000840 	.word	0x20000840

08007094 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800709a:	2300      	movs	r3, #0
 800709c:	607b      	str	r3, [r7, #4]
 800709e:	e002      	b.n	80070a6 <enq_lock+0x12>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3301      	adds	r3, #1
 80070a4:	607b      	str	r3, [r7, #4]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d806      	bhi.n	80070ba <enq_lock+0x26>
 80070ac:	4a08      	ldr	r2, [pc, #32]	; (80070d0 <enq_lock+0x3c>)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	011b      	lsls	r3, r3, #4
 80070b2:	4413      	add	r3, r2
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1f2      	bne.n	80070a0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b02      	cmp	r3, #2
 80070be:	bf14      	ite	ne
 80070c0:	2301      	movne	r3, #1
 80070c2:	2300      	moveq	r3, #0
 80070c4:	b2db      	uxtb	r3, r3
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bc80      	pop	{r7}
 80070ce:	4770      	bx	lr
 80070d0:	20000840 	.word	0x20000840

080070d4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80070de:	2300      	movs	r3, #0
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	e01f      	b.n	8007124 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80070e4:	4a41      	ldr	r2, [pc, #260]	; (80071ec <inc_lock+0x118>)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	4413      	add	r3, r2
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d113      	bne.n	800711e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80070f6:	4a3d      	ldr	r2, [pc, #244]	; (80071ec <inc_lock+0x118>)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	011b      	lsls	r3, r3, #4
 80070fc:	4413      	add	r3, r2
 80070fe:	3304      	adds	r3, #4
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007106:	429a      	cmp	r2, r3
 8007108:	d109      	bne.n	800711e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800710a:	4a38      	ldr	r2, [pc, #224]	; (80071ec <inc_lock+0x118>)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	4413      	add	r3, r2
 8007112:	3308      	adds	r3, #8
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800711a:	429a      	cmp	r2, r3
 800711c:	d006      	beq.n	800712c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	3301      	adds	r3, #1
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b01      	cmp	r3, #1
 8007128:	d9dc      	bls.n	80070e4 <inc_lock+0x10>
 800712a:	e000      	b.n	800712e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800712c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2b02      	cmp	r3, #2
 8007132:	d132      	bne.n	800719a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007134:	2300      	movs	r3, #0
 8007136:	60fb      	str	r3, [r7, #12]
 8007138:	e002      	b.n	8007140 <inc_lock+0x6c>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	3301      	adds	r3, #1
 800713e:	60fb      	str	r3, [r7, #12]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d806      	bhi.n	8007154 <inc_lock+0x80>
 8007146:	4a29      	ldr	r2, [pc, #164]	; (80071ec <inc_lock+0x118>)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	4413      	add	r3, r2
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1f2      	bne.n	800713a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b02      	cmp	r3, #2
 8007158:	d101      	bne.n	800715e <inc_lock+0x8a>
 800715a:	2300      	movs	r3, #0
 800715c:	e040      	b.n	80071e0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	4922      	ldr	r1, [pc, #136]	; (80071ec <inc_lock+0x118>)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	011b      	lsls	r3, r3, #4
 8007168:	440b      	add	r3, r1
 800716a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	491e      	ldr	r1, [pc, #120]	; (80071ec <inc_lock+0x118>)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	011b      	lsls	r3, r3, #4
 8007176:	440b      	add	r3, r1
 8007178:	3304      	adds	r3, #4
 800717a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	695a      	ldr	r2, [r3, #20]
 8007180:	491a      	ldr	r1, [pc, #104]	; (80071ec <inc_lock+0x118>)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	011b      	lsls	r3, r3, #4
 8007186:	440b      	add	r3, r1
 8007188:	3308      	adds	r3, #8
 800718a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800718c:	4a17      	ldr	r2, [pc, #92]	; (80071ec <inc_lock+0x118>)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	011b      	lsls	r3, r3, #4
 8007192:	4413      	add	r3, r2
 8007194:	330c      	adds	r3, #12
 8007196:	2200      	movs	r2, #0
 8007198:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d009      	beq.n	80071b4 <inc_lock+0xe0>
 80071a0:	4a12      	ldr	r2, [pc, #72]	; (80071ec <inc_lock+0x118>)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	4413      	add	r3, r2
 80071a8:	330c      	adds	r3, #12
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d001      	beq.n	80071b4 <inc_lock+0xe0>
 80071b0:	2300      	movs	r3, #0
 80071b2:	e015      	b.n	80071e0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d108      	bne.n	80071cc <inc_lock+0xf8>
 80071ba:	4a0c      	ldr	r2, [pc, #48]	; (80071ec <inc_lock+0x118>)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	4413      	add	r3, r2
 80071c2:	330c      	adds	r3, #12
 80071c4:	881b      	ldrh	r3, [r3, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	e001      	b.n	80071d0 <inc_lock+0xfc>
 80071cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071d0:	4906      	ldr	r1, [pc, #24]	; (80071ec <inc_lock+0x118>)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	440b      	add	r3, r1
 80071d8:	330c      	adds	r3, #12
 80071da:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	3301      	adds	r3, #1
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3714      	adds	r7, #20
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bc80      	pop	{r7}
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	20000840 	.word	0x20000840

080071f0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	3b01      	subs	r3, #1
 80071fc:	607b      	str	r3, [r7, #4]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2b01      	cmp	r3, #1
 8007202:	d825      	bhi.n	8007250 <dec_lock+0x60>
		n = Files[i].ctr;
 8007204:	4a16      	ldr	r2, [pc, #88]	; (8007260 <dec_lock+0x70>)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	011b      	lsls	r3, r3, #4
 800720a:	4413      	add	r3, r2
 800720c:	330c      	adds	r3, #12
 800720e:	881b      	ldrh	r3, [r3, #0]
 8007210:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007212:	89fb      	ldrh	r3, [r7, #14]
 8007214:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007218:	d101      	bne.n	800721e <dec_lock+0x2e>
 800721a:	2300      	movs	r3, #0
 800721c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800721e:	89fb      	ldrh	r3, [r7, #14]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <dec_lock+0x3a>
 8007224:	89fb      	ldrh	r3, [r7, #14]
 8007226:	3b01      	subs	r3, #1
 8007228:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800722a:	4a0d      	ldr	r2, [pc, #52]	; (8007260 <dec_lock+0x70>)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	011b      	lsls	r3, r3, #4
 8007230:	4413      	add	r3, r2
 8007232:	330c      	adds	r3, #12
 8007234:	89fa      	ldrh	r2, [r7, #14]
 8007236:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007238:	89fb      	ldrh	r3, [r7, #14]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d105      	bne.n	800724a <dec_lock+0x5a>
 800723e:	4a08      	ldr	r2, [pc, #32]	; (8007260 <dec_lock+0x70>)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	4413      	add	r3, r2
 8007246:	2200      	movs	r2, #0
 8007248:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	737b      	strb	r3, [r7, #13]
 800724e:	e001      	b.n	8007254 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007250:	2302      	movs	r3, #2
 8007252:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007254:	7b7b      	ldrb	r3, [r7, #13]
}
 8007256:	4618      	mov	r0, r3
 8007258:	3714      	adds	r7, #20
 800725a:	46bd      	mov	sp, r7
 800725c:	bc80      	pop	{r7}
 800725e:	4770      	bx	lr
 8007260:	20000840 	.word	0x20000840

08007264 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800726c:	2300      	movs	r3, #0
 800726e:	60fb      	str	r3, [r7, #12]
 8007270:	e010      	b.n	8007294 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007272:	4a0d      	ldr	r2, [pc, #52]	; (80072a8 <clear_lock+0x44>)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	011b      	lsls	r3, r3, #4
 8007278:	4413      	add	r3, r2
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	429a      	cmp	r2, r3
 8007280:	d105      	bne.n	800728e <clear_lock+0x2a>
 8007282:	4a09      	ldr	r2, [pc, #36]	; (80072a8 <clear_lock+0x44>)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	011b      	lsls	r3, r3, #4
 8007288:	4413      	add	r3, r2
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3301      	adds	r3, #1
 8007292:	60fb      	str	r3, [r7, #12]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b01      	cmp	r3, #1
 8007298:	d9eb      	bls.n	8007272 <clear_lock+0xe>
	}
}
 800729a:	bf00      	nop
 800729c:	bf00      	nop
 800729e:	3714      	adds	r7, #20
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bc80      	pop	{r7}
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	20000840 	.word	0x20000840

080072ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	78db      	ldrb	r3, [r3, #3]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d034      	beq.n	800732a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	7858      	ldrb	r0, [r3, #1]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80072d0:	2301      	movs	r3, #1
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	f7ff fd4e 	bl	8006d74 <disk_write>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d002      	beq.n	80072e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80072de:	2301      	movs	r3, #1
 80072e0:	73fb      	strb	r3, [r7, #15]
 80072e2:	e022      	b.n	800732a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	1ad2      	subs	r2, r2, r3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d217      	bcs.n	800732a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	789b      	ldrb	r3, [r3, #2]
 80072fe:	613b      	str	r3, [r7, #16]
 8007300:	e010      	b.n	8007324 <sync_window+0x78>
					wsect += fs->fsize;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	4413      	add	r3, r2
 800730a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	7858      	ldrb	r0, [r3, #1]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007316:	2301      	movs	r3, #1
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	f7ff fd2b 	bl	8006d74 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	3b01      	subs	r3, #1
 8007322:	613b      	str	r3, [r7, #16]
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d8eb      	bhi.n	8007302 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800732a:	7bfb      	ldrb	r3, [r7, #15]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007346:	683a      	ldr	r2, [r7, #0]
 8007348:	429a      	cmp	r2, r3
 800734a:	d01b      	beq.n	8007384 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff ffad 	bl	80072ac <sync_window>
 8007352:	4603      	mov	r3, r0
 8007354:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007356:	7bfb      	ldrb	r3, [r7, #15]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d113      	bne.n	8007384 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	7858      	ldrb	r0, [r3, #1]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007366:	2301      	movs	r3, #1
 8007368:	683a      	ldr	r2, [r7, #0]
 800736a:	f7ff fce3 	bl	8006d34 <disk_read>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d004      	beq.n	800737e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007374:	f04f 33ff 	mov.w	r3, #4294967295
 8007378:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800737a:	2301      	movs	r3, #1
 800737c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007384:	7bfb      	ldrb	r3, [r7, #15]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
	...

08007390 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f7ff ff87 	bl	80072ac <sync_window>
 800739e:	4603      	mov	r3, r0
 80073a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80073a2:	7bfb      	ldrb	r3, [r7, #15]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d159      	bne.n	800745c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d149      	bne.n	8007444 <sync_fs+0xb4>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	791b      	ldrb	r3, [r3, #4]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d145      	bne.n	8007444 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	899b      	ldrh	r3, [r3, #12]
 80073c2:	461a      	mov	r2, r3
 80073c4:	2100      	movs	r1, #0
 80073c6:	f7ff fdb1 	bl	8006f2c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	3338      	adds	r3, #56	; 0x38
 80073ce:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80073d2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff fd43 	bl	8006e62 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3338      	adds	r3, #56	; 0x38
 80073e0:	4921      	ldr	r1, [pc, #132]	; (8007468 <sync_fs+0xd8>)
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff fd57 	bl	8006e96 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3338      	adds	r3, #56	; 0x38
 80073ec:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80073f0:	491e      	ldr	r1, [pc, #120]	; (800746c <sync_fs+0xdc>)
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff fd4f 	bl	8006e96 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	3338      	adds	r3, #56	; 0x38
 80073fc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	4619      	mov	r1, r3
 8007406:	4610      	mov	r0, r2
 8007408:	f7ff fd45 	bl	8006e96 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	3338      	adds	r3, #56	; 0x38
 8007410:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	695b      	ldr	r3, [r3, #20]
 8007418:	4619      	mov	r1, r3
 800741a:	4610      	mov	r0, r2
 800741c:	f7ff fd3b 	bl	8006e96 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007424:	1c5a      	adds	r2, r3, #1
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	7858      	ldrb	r0, [r3, #1]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007438:	2301      	movs	r3, #1
 800743a:	f7ff fc9b 	bl	8006d74 <disk_write>
			fs->fsi_flag = 0;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	785b      	ldrb	r3, [r3, #1]
 8007448:	2200      	movs	r2, #0
 800744a:	2100      	movs	r1, #0
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff fcb1 	bl	8006db4 <disk_ioctl>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <sync_fs+0xcc>
 8007458:	2301      	movs	r3, #1
 800745a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	41615252 	.word	0x41615252
 800746c:	61417272 	.word	0x61417272

08007470 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	3b02      	subs	r3, #2
 800747e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	69db      	ldr	r3, [r3, #28]
 8007484:	3b02      	subs	r3, #2
 8007486:	683a      	ldr	r2, [r7, #0]
 8007488:	429a      	cmp	r2, r3
 800748a:	d301      	bcc.n	8007490 <clust2sect+0x20>
 800748c:	2300      	movs	r3, #0
 800748e:	e008      	b.n	80074a2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	895b      	ldrh	r3, [r3, #10]
 8007494:	461a      	mov	r2, r3
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	fb03 f202 	mul.w	r2, r3, r2
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a0:	4413      	add	r3, r2
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	370c      	adds	r7, #12
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bc80      	pop	{r7}
 80074aa:	4770      	bx	lr

080074ac <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d904      	bls.n	80074cc <get_fat+0x20>
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	683a      	ldr	r2, [r7, #0]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d302      	bcc.n	80074d2 <get_fat+0x26>
		val = 1;	/* Internal error */
 80074cc:	2301      	movs	r3, #1
 80074ce:	617b      	str	r3, [r7, #20]
 80074d0:	e0bb      	b.n	800764a <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80074d2:	f04f 33ff 	mov.w	r3, #4294967295
 80074d6:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	2b03      	cmp	r3, #3
 80074de:	f000 8083 	beq.w	80075e8 <get_fat+0x13c>
 80074e2:	2b03      	cmp	r3, #3
 80074e4:	f300 80a7 	bgt.w	8007636 <get_fat+0x18a>
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d002      	beq.n	80074f2 <get_fat+0x46>
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d056      	beq.n	800759e <get_fat+0xf2>
 80074f0:	e0a1      	b.n	8007636 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	60fb      	str	r3, [r7, #12]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	085b      	lsrs	r3, r3, #1
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4413      	add	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	899b      	ldrh	r3, [r3, #12]
 8007508:	4619      	mov	r1, r3
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007510:	4413      	add	r3, r2
 8007512:	4619      	mov	r1, r3
 8007514:	6938      	ldr	r0, [r7, #16]
 8007516:	f7ff ff0d 	bl	8007334 <move_window>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	f040 808d 	bne.w	800763c <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	1c5a      	adds	r2, r3, #1
 8007526:	60fa      	str	r2, [r7, #12]
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	8992      	ldrh	r2, [r2, #12]
 800752c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007530:	fb01 f202 	mul.w	r2, r1, r2
 8007534:	1a9b      	subs	r3, r3, r2
 8007536:	693a      	ldr	r2, [r7, #16]
 8007538:	4413      	add	r3, r2
 800753a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800753e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	899b      	ldrh	r3, [r3, #12]
 8007548:	4619      	mov	r1, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007550:	4413      	add	r3, r2
 8007552:	4619      	mov	r1, r3
 8007554:	6938      	ldr	r0, [r7, #16]
 8007556:	f7ff feed 	bl	8007334 <move_window>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d16f      	bne.n	8007640 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	899b      	ldrh	r3, [r3, #12]
 8007564:	461a      	mov	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	fbb3 f1f2 	udiv	r1, r3, r2
 800756c:	fb01 f202 	mul.w	r2, r1, r2
 8007570:	1a9b      	subs	r3, r3, r2
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	4413      	add	r3, r2
 8007576:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800757a:	021b      	lsls	r3, r3, #8
 800757c:	461a      	mov	r2, r3
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	4313      	orrs	r3, r2
 8007582:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <get_fat+0xe8>
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	091b      	lsrs	r3, r3, #4
 8007592:	e002      	b.n	800759a <get_fat+0xee>
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800759a:	617b      	str	r3, [r7, #20]
			break;
 800759c:	e055      	b.n	800764a <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	899b      	ldrh	r3, [r3, #12]
 80075a6:	085b      	lsrs	r3, r3, #1
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	4619      	mov	r1, r3
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80075b2:	4413      	add	r3, r2
 80075b4:	4619      	mov	r1, r3
 80075b6:	6938      	ldr	r0, [r7, #16]
 80075b8:	f7ff febc 	bl	8007334 <move_window>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d140      	bne.n	8007644 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	693a      	ldr	r2, [r7, #16]
 80075ce:	8992      	ldrh	r2, [r2, #12]
 80075d0:	fbb3 f0f2 	udiv	r0, r3, r2
 80075d4:	fb00 f202 	mul.w	r2, r0, r2
 80075d8:	1a9b      	subs	r3, r3, r2
 80075da:	440b      	add	r3, r1
 80075dc:	4618      	mov	r0, r3
 80075de:	f7ff fc07 	bl	8006df0 <ld_word>
 80075e2:	4603      	mov	r3, r0
 80075e4:	617b      	str	r3, [r7, #20]
			break;
 80075e6:	e030      	b.n	800764a <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	899b      	ldrh	r3, [r3, #12]
 80075f0:	089b      	lsrs	r3, r3, #2
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	4619      	mov	r1, r3
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80075fc:	4413      	add	r3, r2
 80075fe:	4619      	mov	r1, r3
 8007600:	6938      	ldr	r0, [r7, #16]
 8007602:	f7ff fe97 	bl	8007334 <move_window>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d11d      	bne.n	8007648 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	8992      	ldrh	r2, [r2, #12]
 800761a:	fbb3 f0f2 	udiv	r0, r3, r2
 800761e:	fb00 f202 	mul.w	r2, r0, r2
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	440b      	add	r3, r1
 8007626:	4618      	mov	r0, r3
 8007628:	f7ff fbf9 	bl	8006e1e <ld_dword>
 800762c:	4603      	mov	r3, r0
 800762e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007632:	617b      	str	r3, [r7, #20]
			break;
 8007634:	e009      	b.n	800764a <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007636:	2301      	movs	r3, #1
 8007638:	617b      	str	r3, [r7, #20]
 800763a:	e006      	b.n	800764a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800763c:	bf00      	nop
 800763e:	e004      	b.n	800764a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007640:	bf00      	nop
 8007642:	e002      	b.n	800764a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007644:	bf00      	nop
 8007646:	e000      	b.n	800764a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007648:	bf00      	nop
		}
	}

	return val;
 800764a:	697b      	ldr	r3, [r7, #20]
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007654:	b590      	push	{r4, r7, lr}
 8007656:	b089      	sub	sp, #36	; 0x24
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007660:	2302      	movs	r3, #2
 8007662:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	2b01      	cmp	r3, #1
 8007668:	f240 8102 	bls.w	8007870 <put_fat+0x21c>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	69db      	ldr	r3, [r3, #28]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	429a      	cmp	r2, r3
 8007674:	f080 80fc 	bcs.w	8007870 <put_fat+0x21c>
		switch (fs->fs_type) {
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	2b03      	cmp	r3, #3
 800767e:	f000 80b6 	beq.w	80077ee <put_fat+0x19a>
 8007682:	2b03      	cmp	r3, #3
 8007684:	f300 80fd 	bgt.w	8007882 <put_fat+0x22e>
 8007688:	2b01      	cmp	r3, #1
 800768a:	d003      	beq.n	8007694 <put_fat+0x40>
 800768c:	2b02      	cmp	r3, #2
 800768e:	f000 8083 	beq.w	8007798 <put_fat+0x144>
 8007692:	e0f6      	b.n	8007882 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	61bb      	str	r3, [r7, #24]
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	085b      	lsrs	r3, r3, #1
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	4413      	add	r3, r2
 80076a0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	899b      	ldrh	r3, [r3, #12]
 80076aa:	4619      	mov	r1, r3
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80076b2:	4413      	add	r3, r2
 80076b4:	4619      	mov	r1, r3
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f7ff fe3c 	bl	8007334 <move_window>
 80076bc:	4603      	mov	r3, r0
 80076be:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80076c0:	7ffb      	ldrb	r3, [r7, #31]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f040 80d6 	bne.w	8007874 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	1c5a      	adds	r2, r3, #1
 80076d2:	61ba      	str	r2, [r7, #24]
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	8992      	ldrh	r2, [r2, #12]
 80076d8:	fbb3 f0f2 	udiv	r0, r3, r2
 80076dc:	fb00 f202 	mul.w	r2, r0, r2
 80076e0:	1a9b      	subs	r3, r3, r2
 80076e2:	440b      	add	r3, r1
 80076e4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00d      	beq.n	800770c <put_fat+0xb8>
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	b25b      	sxtb	r3, r3
 80076f6:	f003 030f 	and.w	r3, r3, #15
 80076fa:	b25a      	sxtb	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	011b      	lsls	r3, r3, #4
 8007702:	b25b      	sxtb	r3, r3
 8007704:	4313      	orrs	r3, r2
 8007706:	b25b      	sxtb	r3, r3
 8007708:	b2db      	uxtb	r3, r3
 800770a:	e001      	b.n	8007710 <put_fat+0xbc>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	b2db      	uxtb	r3, r3
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2201      	movs	r2, #1
 8007718:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	899b      	ldrh	r3, [r3, #12]
 8007722:	4619      	mov	r1, r3
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	fbb3 f3f1 	udiv	r3, r3, r1
 800772a:	4413      	add	r3, r2
 800772c:	4619      	mov	r1, r3
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f7ff fe00 	bl	8007334 <move_window>
 8007734:	4603      	mov	r3, r0
 8007736:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007738:	7ffb      	ldrb	r3, [r7, #31]
 800773a:	2b00      	cmp	r3, #0
 800773c:	f040 809c 	bne.w	8007878 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	899b      	ldrh	r3, [r3, #12]
 800774a:	461a      	mov	r2, r3
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007752:	fb00 f202 	mul.w	r2, r0, r2
 8007756:	1a9b      	subs	r3, r3, r2
 8007758:	440b      	add	r3, r1
 800775a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d003      	beq.n	800776e <put_fat+0x11a>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	091b      	lsrs	r3, r3, #4
 800776a:	b2db      	uxtb	r3, r3
 800776c:	e00e      	b.n	800778c <put_fat+0x138>
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b25b      	sxtb	r3, r3
 8007774:	f023 030f 	bic.w	r3, r3, #15
 8007778:	b25a      	sxtb	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	0a1b      	lsrs	r3, r3, #8
 800777e:	b25b      	sxtb	r3, r3
 8007780:	f003 030f 	and.w	r3, r3, #15
 8007784:	b25b      	sxtb	r3, r3
 8007786:	4313      	orrs	r3, r2
 8007788:	b25b      	sxtb	r3, r3
 800778a:	b2db      	uxtb	r3, r3
 800778c:	697a      	ldr	r2, [r7, #20]
 800778e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2201      	movs	r2, #1
 8007794:	70da      	strb	r2, [r3, #3]
			break;
 8007796:	e074      	b.n	8007882 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	899b      	ldrh	r3, [r3, #12]
 80077a0:	085b      	lsrs	r3, r3, #1
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	4619      	mov	r1, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80077ac:	4413      	add	r3, r2
 80077ae:	4619      	mov	r1, r3
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff fdbf 	bl	8007334 <move_window>
 80077b6:	4603      	mov	r3, r0
 80077b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80077ba:	7ffb      	ldrb	r3, [r7, #31]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d15d      	bne.n	800787c <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	8992      	ldrh	r2, [r2, #12]
 80077ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80077d2:	fb00 f202 	mul.w	r2, r0, r2
 80077d6:	1a9b      	subs	r3, r3, r2
 80077d8:	440b      	add	r3, r1
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	b292      	uxth	r2, r2
 80077de:	4611      	mov	r1, r2
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7ff fb3e 	bl	8006e62 <st_word>
			fs->wflag = 1;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2201      	movs	r2, #1
 80077ea:	70da      	strb	r2, [r3, #3]
			break;
 80077ec:	e049      	b.n	8007882 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	899b      	ldrh	r3, [r3, #12]
 80077f6:	089b      	lsrs	r3, r3, #2
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	4619      	mov	r1, r3
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007802:	4413      	add	r3, r2
 8007804:	4619      	mov	r1, r3
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f7ff fd94 	bl	8007334 <move_window>
 800780c:	4603      	mov	r3, r0
 800780e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007810:	7ffb      	ldrb	r3, [r7, #31]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d134      	bne.n	8007880 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	8992      	ldrh	r2, [r2, #12]
 800782a:	fbb3 f0f2 	udiv	r0, r3, r2
 800782e:	fb00 f202 	mul.w	r2, r0, r2
 8007832:	1a9b      	subs	r3, r3, r2
 8007834:	440b      	add	r3, r1
 8007836:	4618      	mov	r0, r3
 8007838:	f7ff faf1 	bl	8006e1e <ld_dword>
 800783c:	4603      	mov	r3, r0
 800783e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007842:	4323      	orrs	r3, r4
 8007844:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	8992      	ldrh	r2, [r2, #12]
 8007854:	fbb3 f0f2 	udiv	r0, r3, r2
 8007858:	fb00 f202 	mul.w	r2, r0, r2
 800785c:	1a9b      	subs	r3, r3, r2
 800785e:	440b      	add	r3, r1
 8007860:	6879      	ldr	r1, [r7, #4]
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff fb17 	bl	8006e96 <st_dword>
			fs->wflag = 1;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2201      	movs	r2, #1
 800786c:	70da      	strb	r2, [r3, #3]
			break;
 800786e:	e008      	b.n	8007882 <put_fat+0x22e>
		}
	}
 8007870:	bf00      	nop
 8007872:	e006      	b.n	8007882 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007874:	bf00      	nop
 8007876:	e004      	b.n	8007882 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007878:	bf00      	nop
 800787a:	e002      	b.n	8007882 <put_fat+0x22e>
			if (res != FR_OK) break;
 800787c:	bf00      	nop
 800787e:	e000      	b.n	8007882 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007880:	bf00      	nop
	return res;
 8007882:	7ffb      	ldrb	r3, [r7, #31]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3724      	adds	r7, #36	; 0x24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd90      	pop	{r4, r7, pc}

0800788c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b088      	sub	sp, #32
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007898:	2300      	movs	r3, #0
 800789a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d904      	bls.n	80078b2 <remove_chain+0x26>
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	69db      	ldr	r3, [r3, #28]
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d301      	bcc.n	80078b6 <remove_chain+0x2a>
 80078b2:	2302      	movs	r3, #2
 80078b4:	e04b      	b.n	800794e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00c      	beq.n	80078d6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80078bc:	f04f 32ff 	mov.w	r2, #4294967295
 80078c0:	6879      	ldr	r1, [r7, #4]
 80078c2:	69b8      	ldr	r0, [r7, #24]
 80078c4:	f7ff fec6 	bl	8007654 <put_fat>
 80078c8:	4603      	mov	r3, r0
 80078ca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80078cc:	7ffb      	ldrb	r3, [r7, #31]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d001      	beq.n	80078d6 <remove_chain+0x4a>
 80078d2:	7ffb      	ldrb	r3, [r7, #31]
 80078d4:	e03b      	b.n	800794e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80078d6:	68b9      	ldr	r1, [r7, #8]
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f7ff fde7 	bl	80074ac <get_fat>
 80078de:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d031      	beq.n	800794a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d101      	bne.n	80078f0 <remove_chain+0x64>
 80078ec:	2302      	movs	r3, #2
 80078ee:	e02e      	b.n	800794e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f6:	d101      	bne.n	80078fc <remove_chain+0x70>
 80078f8:	2301      	movs	r3, #1
 80078fa:	e028      	b.n	800794e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80078fc:	2200      	movs	r2, #0
 80078fe:	68b9      	ldr	r1, [r7, #8]
 8007900:	69b8      	ldr	r0, [r7, #24]
 8007902:	f7ff fea7 	bl	8007654 <put_fat>
 8007906:	4603      	mov	r3, r0
 8007908:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800790a:	7ffb      	ldrb	r3, [r7, #31]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <remove_chain+0x88>
 8007910:	7ffb      	ldrb	r3, [r7, #31]
 8007912:	e01c      	b.n	800794e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	699a      	ldr	r2, [r3, #24]
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	69db      	ldr	r3, [r3, #28]
 800791c:	3b02      	subs	r3, #2
 800791e:	429a      	cmp	r2, r3
 8007920:	d20b      	bcs.n	800793a <remove_chain+0xae>
			fs->free_clst++;
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	699b      	ldr	r3, [r3, #24]
 8007926:	1c5a      	adds	r2, r3, #1
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	791b      	ldrb	r3, [r3, #4]
 8007930:	f043 0301 	orr.w	r3, r3, #1
 8007934:	b2da      	uxtb	r2, r3
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	69db      	ldr	r3, [r3, #28]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	429a      	cmp	r2, r3
 8007946:	d3c6      	bcc.n	80078d6 <remove_chain+0x4a>
 8007948:	e000      	b.n	800794c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800794a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3720      	adds	r7, #32
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b088      	sub	sp, #32
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
 800795e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10d      	bne.n	8007988 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d004      	beq.n	8007982 <create_chain+0x2c>
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	69ba      	ldr	r2, [r7, #24]
 800797e:	429a      	cmp	r2, r3
 8007980:	d31b      	bcc.n	80079ba <create_chain+0x64>
 8007982:	2301      	movs	r3, #1
 8007984:	61bb      	str	r3, [r7, #24]
 8007986:	e018      	b.n	80079ba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007988:	6839      	ldr	r1, [r7, #0]
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff fd8e 	bl	80074ac <get_fat>
 8007990:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d801      	bhi.n	800799c <create_chain+0x46>
 8007998:	2301      	movs	r3, #1
 800799a:	e070      	b.n	8007a7e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a2:	d101      	bne.n	80079a8 <create_chain+0x52>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	e06a      	b.n	8007a7e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d201      	bcs.n	80079b6 <create_chain+0x60>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	e063      	b.n	8007a7e <create_chain+0x128>
		scl = clst;
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	3301      	adds	r3, #1
 80079c2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	69db      	ldr	r3, [r3, #28]
 80079c8:	69fa      	ldr	r2, [r7, #28]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d307      	bcc.n	80079de <create_chain+0x88>
				ncl = 2;
 80079ce:	2302      	movs	r3, #2
 80079d0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80079d2:	69fa      	ldr	r2, [r7, #28]
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d901      	bls.n	80079de <create_chain+0x88>
 80079da:	2300      	movs	r3, #0
 80079dc:	e04f      	b.n	8007a7e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80079de:	69f9      	ldr	r1, [r7, #28]
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f7ff fd63 	bl	80074ac <get_fat>
 80079e6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00e      	beq.n	8007a0c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d003      	beq.n	80079fc <create_chain+0xa6>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079fa:	d101      	bne.n	8007a00 <create_chain+0xaa>
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	e03e      	b.n	8007a7e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007a00:	69fa      	ldr	r2, [r7, #28]
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d1da      	bne.n	80079be <create_chain+0x68>
 8007a08:	2300      	movs	r3, #0
 8007a0a:	e038      	b.n	8007a7e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007a0c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a12:	69f9      	ldr	r1, [r7, #28]
 8007a14:	6938      	ldr	r0, [r7, #16]
 8007a16:	f7ff fe1d 	bl	8007654 <put_fat>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007a1e:	7dfb      	ldrb	r3, [r7, #23]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d109      	bne.n	8007a38 <create_chain+0xe2>
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d006      	beq.n	8007a38 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	6839      	ldr	r1, [r7, #0]
 8007a2e:	6938      	ldr	r0, [r7, #16]
 8007a30:	f7ff fe10 	bl	8007654 <put_fat>
 8007a34:	4603      	mov	r3, r0
 8007a36:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d116      	bne.n	8007a6c <create_chain+0x116>
		fs->last_clst = ncl;
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	69fa      	ldr	r2, [r7, #28]
 8007a42:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	699a      	ldr	r2, [r3, #24]
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	3b02      	subs	r3, #2
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d804      	bhi.n	8007a5c <create_chain+0x106>
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	1e5a      	subs	r2, r3, #1
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	791b      	ldrb	r3, [r3, #4]
 8007a60:	f043 0301 	orr.w	r3, r3, #1
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	711a      	strb	r2, [r3, #4]
 8007a6a:	e007      	b.n	8007a7c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007a6c:	7dfb      	ldrb	r3, [r7, #23]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d102      	bne.n	8007a78 <create_chain+0x122>
 8007a72:	f04f 33ff 	mov.w	r3, #4294967295
 8007a76:	e000      	b.n	8007a7a <create_chain+0x124>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007a7c:	69fb      	ldr	r3, [r7, #28]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3720      	adds	r7, #32
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b087      	sub	sp, #28
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	899b      	ldrh	r3, [r3, #12]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	8952      	ldrh	r2, [r2, #10]
 8007aae:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ab2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	1d1a      	adds	r2, r3, #4
 8007ab8:	613a      	str	r2, [r7, #16]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <clmt_clust+0x42>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	e010      	b.n	8007aea <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d307      	bcc.n	8007ae0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007ad0:	697a      	ldr	r2, [r7, #20]
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	1ad3      	subs	r3, r2, r3
 8007ad6:	617b      	str	r3, [r7, #20]
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	3304      	adds	r3, #4
 8007adc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007ade:	e7e9      	b.n	8007ab4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007ae0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	4413      	add	r3, r2
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	371c      	adds	r7, #28
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bc80      	pop	{r7}
 8007af2:	4770      	bx	lr

08007af4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b0a:	d204      	bcs.n	8007b16 <dir_sdi+0x22>
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	f003 031f 	and.w	r3, r3, #31
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d001      	beq.n	8007b1a <dir_sdi+0x26>
		return FR_INT_ERR;
 8007b16:	2302      	movs	r3, #2
 8007b18:	e071      	b.n	8007bfe <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	683a      	ldr	r2, [r7, #0]
 8007b1e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d106      	bne.n	8007b3a <dir_sdi+0x46>
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d902      	bls.n	8007b3a <dir_sdi+0x46>
		clst = fs->dirbase;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b38:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10c      	bne.n	8007b5a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	095b      	lsrs	r3, r3, #5
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	8912      	ldrh	r2, [r2, #8]
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d301      	bcc.n	8007b50 <dir_sdi+0x5c>
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	e056      	b.n	8007bfe <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	61da      	str	r2, [r3, #28]
 8007b58:	e02d      	b.n	8007bb6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	895b      	ldrh	r3, [r3, #10]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	899b      	ldrh	r3, [r3, #12]
 8007b64:	fb02 f303 	mul.w	r3, r2, r3
 8007b68:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007b6a:	e019      	b.n	8007ba0 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6979      	ldr	r1, [r7, #20]
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff fc9b 	bl	80074ac <get_fat>
 8007b76:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7e:	d101      	bne.n	8007b84 <dir_sdi+0x90>
 8007b80:	2301      	movs	r3, #1
 8007b82:	e03c      	b.n	8007bfe <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d904      	bls.n	8007b94 <dir_sdi+0xa0>
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	69db      	ldr	r3, [r3, #28]
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d301      	bcc.n	8007b98 <dir_sdi+0xa4>
 8007b94:	2302      	movs	r3, #2
 8007b96:	e032      	b.n	8007bfe <dir_sdi+0x10a>
			ofs -= csz;
 8007b98:	683a      	ldr	r2, [r7, #0]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007ba0:	683a      	ldr	r2, [r7, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d2e1      	bcs.n	8007b6c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007ba8:	6979      	ldr	r1, [r7, #20]
 8007baa:	6938      	ldr	r0, [r7, #16]
 8007bac:	f7ff fc60 	bl	8007470 <clust2sect>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	697a      	ldr	r2, [r7, #20]
 8007bba:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d101      	bne.n	8007bc8 <dir_sdi+0xd4>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e01a      	b.n	8007bfe <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	69da      	ldr	r2, [r3, #28]
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	899b      	ldrh	r3, [r3, #12]
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007bd8:	441a      	add	r2, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	899b      	ldrh	r3, [r3, #12]
 8007be8:	461a      	mov	r2, r3
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	fbb3 f0f2 	udiv	r0, r3, r2
 8007bf0:	fb00 f202 	mul.w	r2, r0, r2
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	18ca      	adds	r2, r1, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3718      	adds	r7, #24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b086      	sub	sp, #24
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	3320      	adds	r3, #32
 8007c1c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	69db      	ldr	r3, [r3, #28]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <dir_next+0x28>
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c2c:	d301      	bcc.n	8007c32 <dir_next+0x2c>
 8007c2e:	2304      	movs	r3, #4
 8007c30:	e0bb      	b.n	8007daa <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	899b      	ldrh	r3, [r3, #12]
 8007c36:	461a      	mov	r2, r3
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c3e:	fb01 f202 	mul.w	r2, r1, r2
 8007c42:	1a9b      	subs	r3, r3, r2
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f040 809d 	bne.w	8007d84 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	1c5a      	adds	r2, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	699b      	ldr	r3, [r3, #24]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10b      	bne.n	8007c74 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	095b      	lsrs	r3, r3, #5
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	8912      	ldrh	r2, [r2, #8]
 8007c64:	4293      	cmp	r3, r2
 8007c66:	f0c0 808d 	bcc.w	8007d84 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	61da      	str	r2, [r3, #28]
 8007c70:	2304      	movs	r3, #4
 8007c72:	e09a      	b.n	8007daa <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	899b      	ldrh	r3, [r3, #12]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	8952      	ldrh	r2, [r2, #10]
 8007c84:	3a01      	subs	r2, #1
 8007c86:	4013      	ands	r3, r2
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d17b      	bne.n	8007d84 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	4619      	mov	r1, r3
 8007c94:	4610      	mov	r0, r2
 8007c96:	f7ff fc09 	bl	80074ac <get_fat>
 8007c9a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d801      	bhi.n	8007ca6 <dir_next+0xa0>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	e081      	b.n	8007daa <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cac:	d101      	bne.n	8007cb2 <dir_next+0xac>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e07b      	b.n	8007daa <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d359      	bcc.n	8007d70 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d104      	bne.n	8007ccc <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	61da      	str	r2, [r3, #28]
 8007cc8:	2304      	movs	r3, #4
 8007cca:	e06e      	b.n	8007daa <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	f7ff fe3e 	bl	8007956 <create_chain>
 8007cda:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <dir_next+0xe0>
 8007ce2:	2307      	movs	r3, #7
 8007ce4:	e061      	b.n	8007daa <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d101      	bne.n	8007cf0 <dir_next+0xea>
 8007cec:	2302      	movs	r3, #2
 8007cee:	e05c      	b.n	8007daa <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf6:	d101      	bne.n	8007cfc <dir_next+0xf6>
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e056      	b.n	8007daa <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f7ff fad5 	bl	80072ac <sync_window>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <dir_next+0x106>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e04e      	b.n	8007daa <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	899b      	ldrh	r3, [r3, #12]
 8007d16:	461a      	mov	r2, r3
 8007d18:	2100      	movs	r1, #0
 8007d1a:	f7ff f907 	bl	8006f2c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007d1e:	2300      	movs	r3, #0
 8007d20:	613b      	str	r3, [r7, #16]
 8007d22:	6979      	ldr	r1, [r7, #20]
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f7ff fba3 	bl	8007470 <clust2sect>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	635a      	str	r2, [r3, #52]	; 0x34
 8007d30:	e012      	b.n	8007d58 <dir_next+0x152>
						fs->wflag = 1;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2201      	movs	r2, #1
 8007d36:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff fab7 	bl	80072ac <sync_window>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d001      	beq.n	8007d48 <dir_next+0x142>
 8007d44:	2301      	movs	r3, #1
 8007d46:	e030      	b.n	8007daa <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	613b      	str	r3, [r7, #16]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	635a      	str	r2, [r3, #52]	; 0x34
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	895b      	ldrh	r3, [r3, #10]
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d3e6      	bcc.n	8007d32 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	1ad2      	subs	r2, r2, r3
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007d76:	6979      	ldr	r1, [r7, #20]
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7ff fb79 	bl	8007470 <clust2sect>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	899b      	ldrh	r3, [r3, #12]
 8007d94:	461a      	mov	r2, r3
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d9c:	fb00 f202 	mul.w	r2, r0, r2
 8007da0:	1a9b      	subs	r3, r3, r2
 8007da2:	18ca      	adds	r2, r1, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3718      	adds	r7, #24
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b086      	sub	sp, #24
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007dc2:	2100      	movs	r1, #0
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f7ff fe95 	bl	8007af4 <dir_sdi>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007dce:	7dfb      	ldrb	r3, [r7, #23]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d12b      	bne.n	8007e2c <dir_alloc+0x7a>
		n = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	69db      	ldr	r3, [r3, #28]
 8007ddc:	4619      	mov	r1, r3
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f7ff faa8 	bl	8007334 <move_window>
 8007de4:	4603      	mov	r3, r0
 8007de6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d11d      	bne.n	8007e2a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	2be5      	cmp	r3, #229	; 0xe5
 8007df6:	d004      	beq.n	8007e02 <dir_alloc+0x50>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d107      	bne.n	8007e12 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	3301      	adds	r3, #1
 8007e06:	613b      	str	r3, [r7, #16]
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d102      	bne.n	8007e16 <dir_alloc+0x64>
 8007e10:	e00c      	b.n	8007e2c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007e12:	2300      	movs	r3, #0
 8007e14:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007e16:	2101      	movs	r1, #1
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f7ff fef4 	bl	8007c06 <dir_next>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007e22:	7dfb      	ldrb	r3, [r7, #23]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d0d7      	beq.n	8007dd8 <dir_alloc+0x26>
 8007e28:	e000      	b.n	8007e2c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007e2a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007e2c:	7dfb      	ldrb	r3, [r7, #23]
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d101      	bne.n	8007e36 <dir_alloc+0x84>
 8007e32:	2307      	movs	r3, #7
 8007e34:	75fb      	strb	r3, [r7, #23]
	return res;
 8007e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3718      	adds	r7, #24
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	331a      	adds	r3, #26
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f7fe ffce 	bl	8006df0 <ld_word>
 8007e54:	4603      	mov	r3, r0
 8007e56:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	2b03      	cmp	r3, #3
 8007e5e:	d109      	bne.n	8007e74 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	3314      	adds	r3, #20
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fe ffc3 	bl	8006df0 <ld_word>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	041b      	lsls	r3, r3, #16
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007e74:	68fb      	ldr	r3, [r7, #12]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b084      	sub	sp, #16
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	60f8      	str	r0, [r7, #12]
 8007e86:	60b9      	str	r1, [r7, #8]
 8007e88:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	331a      	adds	r3, #26
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	b292      	uxth	r2, r2
 8007e92:	4611      	mov	r1, r2
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe ffe4 	bl	8006e62 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b03      	cmp	r3, #3
 8007ea0:	d109      	bne.n	8007eb6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f103 0214 	add.w	r2, r3, #20
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	0c1b      	lsrs	r3, r3, #16
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	4619      	mov	r1, r3
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	f7fe ffd6 	bl	8006e62 <st_word>
	}
}
 8007eb6:	bf00      	nop
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
	...

08007ec0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8007ec0:	b590      	push	{r4, r7, lr}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	331a      	adds	r3, #26
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f7fe ff8e 	bl	8006df0 <ld_word>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d001      	beq.n	8007ede <cmp_lfn+0x1e>
 8007eda:	2300      	movs	r3, #0
 8007edc:	e059      	b.n	8007f92 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ee6:	1e5a      	subs	r2, r3, #1
 8007ee8:	4613      	mov	r3, r2
 8007eea:	005b      	lsls	r3, r3, #1
 8007eec:	4413      	add	r3, r2
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	4413      	add	r3, r2
 8007ef2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	81fb      	strh	r3, [r7, #14]
 8007ef8:	2300      	movs	r3, #0
 8007efa:	613b      	str	r3, [r7, #16]
 8007efc:	e033      	b.n	8007f66 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007efe:	4a27      	ldr	r2, [pc, #156]	; (8007f9c <cmp_lfn+0xdc>)
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	4413      	add	r3, r2
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	461a      	mov	r2, r3
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7fe ff6f 	bl	8006df0 <ld_word>
 8007f12:	4603      	mov	r3, r0
 8007f14:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8007f16:	89fb      	ldrh	r3, [r7, #14]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d01a      	beq.n	8007f52 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	2bfe      	cmp	r3, #254	; 0xfe
 8007f20:	d812      	bhi.n	8007f48 <cmp_lfn+0x88>
 8007f22:	89bb      	ldrh	r3, [r7, #12]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f002 f9c5 	bl	800a2b4 <ff_wtoupper>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	461c      	mov	r4, r3
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	1c5a      	adds	r2, r3, #1
 8007f32:	617a      	str	r2, [r7, #20]
 8007f34:	005b      	lsls	r3, r3, #1
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	4413      	add	r3, r2
 8007f3a:	881b      	ldrh	r3, [r3, #0]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f002 f9b9 	bl	800a2b4 <ff_wtoupper>
 8007f42:	4603      	mov	r3, r0
 8007f44:	429c      	cmp	r4, r3
 8007f46:	d001      	beq.n	8007f4c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8007f48:	2300      	movs	r3, #0
 8007f4a:	e022      	b.n	8007f92 <cmp_lfn+0xd2>
			}
			wc = uc;
 8007f4c:	89bb      	ldrh	r3, [r7, #12]
 8007f4e:	81fb      	strh	r3, [r7, #14]
 8007f50:	e006      	b.n	8007f60 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8007f52:	89bb      	ldrh	r3, [r7, #12]
 8007f54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d001      	beq.n	8007f60 <cmp_lfn+0xa0>
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	e018      	b.n	8007f92 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	3301      	adds	r3, #1
 8007f64:	613b      	str	r3, [r7, #16]
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	2b0c      	cmp	r3, #12
 8007f6a:	d9c8      	bls.n	8007efe <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00b      	beq.n	8007f90 <cmp_lfn+0xd0>
 8007f78:	89fb      	ldrh	r3, [r7, #14]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d008      	beq.n	8007f90 <cmp_lfn+0xd0>
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	005b      	lsls	r3, r3, #1
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	4413      	add	r3, r2
 8007f86:	881b      	ldrh	r3, [r3, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <cmp_lfn+0xd0>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	e000      	b.n	8007f92 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007f90:	2301      	movs	r3, #1
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd90      	pop	{r4, r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	08010510 	.word	0x08010510

08007fa0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b088      	sub	sp, #32
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	4611      	mov	r1, r2
 8007fac:	461a      	mov	r2, r3
 8007fae:	460b      	mov	r3, r1
 8007fb0:	71fb      	strb	r3, [r7, #7]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	330d      	adds	r3, #13
 8007fba:	79ba      	ldrb	r2, [r7, #6]
 8007fbc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	330b      	adds	r3, #11
 8007fc2:	220f      	movs	r2, #15
 8007fc4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	330c      	adds	r3, #12
 8007fca:	2200      	movs	r2, #0
 8007fcc:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	331a      	adds	r3, #26
 8007fd2:	2100      	movs	r1, #0
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7fe ff44 	bl	8006e62 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007fda:	79fb      	ldrb	r3, [r7, #7]
 8007fdc:	1e5a      	subs	r2, r3, #1
 8007fde:	4613      	mov	r3, r2
 8007fe0:	005b      	lsls	r3, r3, #1
 8007fe2:	4413      	add	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007fea:	2300      	movs	r3, #0
 8007fec:	82fb      	strh	r3, [r7, #22]
 8007fee:	2300      	movs	r3, #0
 8007ff0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8007ff2:	8afb      	ldrh	r3, [r7, #22]
 8007ff4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d007      	beq.n	800800c <put_lfn+0x6c>
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	61fa      	str	r2, [r7, #28]
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	4413      	add	r3, r2
 8008008:	881b      	ldrh	r3, [r3, #0]
 800800a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800800c:	4a17      	ldr	r2, [pc, #92]	; (800806c <put_lfn+0xcc>)
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	4413      	add	r3, r2
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	461a      	mov	r2, r3
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	4413      	add	r3, r2
 800801a:	8afa      	ldrh	r2, [r7, #22]
 800801c:	4611      	mov	r1, r2
 800801e:	4618      	mov	r0, r3
 8008020:	f7fe ff1f 	bl	8006e62 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008024:	8afb      	ldrh	r3, [r7, #22]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d102      	bne.n	8008030 <put_lfn+0x90>
 800802a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800802e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	3301      	adds	r3, #1
 8008034:	61bb      	str	r3, [r7, #24]
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	2b0c      	cmp	r3, #12
 800803a:	d9da      	bls.n	8007ff2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800803c:	8afb      	ldrh	r3, [r7, #22]
 800803e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008042:	4293      	cmp	r3, r2
 8008044:	d006      	beq.n	8008054 <put_lfn+0xb4>
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	005b      	lsls	r3, r3, #1
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	4413      	add	r3, r2
 800804e:	881b      	ldrh	r3, [r3, #0]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d103      	bne.n	800805c <put_lfn+0xbc>
 8008054:	79fb      	ldrb	r3, [r7, #7]
 8008056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800805a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	79fa      	ldrb	r2, [r7, #7]
 8008060:	701a      	strb	r2, [r3, #0]
}
 8008062:	bf00      	nop
 8008064:	3720      	adds	r7, #32
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	08010510 	.word	0x08010510

08008070 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b08c      	sub	sp, #48	; 0x30
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800807e:	220b      	movs	r2, #11
 8008080:	68b9      	ldr	r1, [r7, #8]
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f7fe ff32 	bl	8006eec <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	2b05      	cmp	r3, #5
 800808c:	d92b      	bls.n	80080e6 <gen_numname+0x76>
		sr = seq;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008092:	e022      	b.n	80080da <gen_numname+0x6a>
			wc = *lfn++;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	1c9a      	adds	r2, r3, #2
 8008098:	607a      	str	r2, [r7, #4]
 800809a:	881b      	ldrh	r3, [r3, #0]
 800809c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800809e:	2300      	movs	r3, #0
 80080a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80080a2:	e017      	b.n	80080d4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	005a      	lsls	r2, r3, #1
 80080a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	4413      	add	r3, r2
 80080b0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80080b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80080b4:	085b      	lsrs	r3, r3, #1
 80080b6:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d005      	beq.n	80080ce <gen_numname+0x5e>
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80080c8:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80080cc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80080ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d0:	3301      	adds	r3, #1
 80080d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80080d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d6:	2b0f      	cmp	r3, #15
 80080d8:	d9e4      	bls.n	80080a4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	881b      	ldrh	r3, [r3, #0]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1d8      	bne.n	8008094 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80080e6:	2307      	movs	r3, #7
 80080e8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	f003 030f 	and.w	r3, r3, #15
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	3330      	adds	r3, #48	; 0x30
 80080f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80080fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80080fe:	2b39      	cmp	r3, #57	; 0x39
 8008100:	d904      	bls.n	800810c <gen_numname+0x9c>
 8008102:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008106:	3307      	adds	r3, #7
 8008108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	1e5a      	subs	r2, r3, #1
 8008110:	62ba      	str	r2, [r7, #40]	; 0x28
 8008112:	3330      	adds	r3, #48	; 0x30
 8008114:	443b      	add	r3, r7
 8008116:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800811a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	091b      	lsrs	r3, r3, #4
 8008122:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1df      	bne.n	80080ea <gen_numname+0x7a>
	ns[i] = '~';
 800812a:	f107 0214 	add.w	r2, r7, #20
 800812e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008130:	4413      	add	r3, r2
 8008132:	227e      	movs	r2, #126	; 0x7e
 8008134:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008136:	2300      	movs	r3, #0
 8008138:	627b      	str	r3, [r7, #36]	; 0x24
 800813a:	e002      	b.n	8008142 <gen_numname+0xd2>
 800813c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813e:	3301      	adds	r3, #1
 8008140:	627b      	str	r3, [r7, #36]	; 0x24
 8008142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008146:	429a      	cmp	r2, r3
 8008148:	d205      	bcs.n	8008156 <gen_numname+0xe6>
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	4413      	add	r3, r2
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	2b20      	cmp	r3, #32
 8008154:	d1f2      	bne.n	800813c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008158:	2b07      	cmp	r3, #7
 800815a:	d807      	bhi.n	800816c <gen_numname+0xfc>
 800815c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	62ba      	str	r2, [r7, #40]	; 0x28
 8008162:	3330      	adds	r3, #48	; 0x30
 8008164:	443b      	add	r3, r7
 8008166:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800816a:	e000      	b.n	800816e <gen_numname+0xfe>
 800816c:	2120      	movs	r1, #32
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	627a      	str	r2, [r7, #36]	; 0x24
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	4413      	add	r3, r2
 8008178:	460a      	mov	r2, r1
 800817a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800817c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817e:	2b07      	cmp	r3, #7
 8008180:	d9e9      	bls.n	8008156 <gen_numname+0xe6>
}
 8008182:	bf00      	nop
 8008184:	bf00      	nop
 8008186:	3730      	adds	r7, #48	; 0x30
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800818c:	b480      	push	{r7}
 800818e:	b085      	sub	sp, #20
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008194:	2300      	movs	r3, #0
 8008196:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008198:	230b      	movs	r3, #11
 800819a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800819c:	7bfb      	ldrb	r3, [r7, #15]
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	0852      	lsrs	r2, r2, #1
 80081a2:	01db      	lsls	r3, r3, #7
 80081a4:	4313      	orrs	r3, r2
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	1c59      	adds	r1, r3, #1
 80081ac:	6079      	str	r1, [r7, #4]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	4413      	add	r3, r2
 80081b2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	60bb      	str	r3, [r7, #8]
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1ed      	bne.n	800819c <sum_sfn+0x10>
	return sum;
 80081c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3714      	adds	r7, #20
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bc80      	pop	{r7}
 80081ca:	4770      	bx	lr

080081cc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80081da:	2100      	movs	r1, #0
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff fc89 	bl	8007af4 <dir_sdi>
 80081e2:	4603      	mov	r3, r0
 80081e4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80081e6:	7dfb      	ldrb	r3, [r7, #23]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <dir_find+0x24>
 80081ec:	7dfb      	ldrb	r3, [r7, #23]
 80081ee:	e0a9      	b.n	8008344 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80081f0:	23ff      	movs	r3, #255	; 0xff
 80081f2:	753b      	strb	r3, [r7, #20]
 80081f4:	7d3b      	ldrb	r3, [r7, #20]
 80081f6:	757b      	strb	r3, [r7, #21]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f04f 32ff 	mov.w	r2, #4294967295
 80081fe:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	69db      	ldr	r3, [r3, #28]
 8008204:	4619      	mov	r1, r3
 8008206:	6938      	ldr	r0, [r7, #16]
 8008208:	f7ff f894 	bl	8007334 <move_window>
 800820c:	4603      	mov	r3, r0
 800820e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008210:	7dfb      	ldrb	r3, [r7, #23]
 8008212:	2b00      	cmp	r3, #0
 8008214:	f040 8090 	bne.w	8008338 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a1b      	ldr	r3, [r3, #32]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008220:	7dbb      	ldrb	r3, [r7, #22]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d102      	bne.n	800822c <dir_find+0x60>
 8008226:	2304      	movs	r3, #4
 8008228:	75fb      	strb	r3, [r7, #23]
 800822a:	e08a      	b.n	8008342 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a1b      	ldr	r3, [r3, #32]
 8008230:	330b      	adds	r3, #11
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008238:	73fb      	strb	r3, [r7, #15]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	7bfa      	ldrb	r2, [r7, #15]
 800823e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008240:	7dbb      	ldrb	r3, [r7, #22]
 8008242:	2be5      	cmp	r3, #229	; 0xe5
 8008244:	d007      	beq.n	8008256 <dir_find+0x8a>
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	f003 0308 	and.w	r3, r3, #8
 800824c:	2b00      	cmp	r3, #0
 800824e:	d009      	beq.n	8008264 <dir_find+0x98>
 8008250:	7bfb      	ldrb	r3, [r7, #15]
 8008252:	2b0f      	cmp	r3, #15
 8008254:	d006      	beq.n	8008264 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008256:	23ff      	movs	r3, #255	; 0xff
 8008258:	757b      	strb	r3, [r7, #21]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f04f 32ff 	mov.w	r2, #4294967295
 8008260:	631a      	str	r2, [r3, #48]	; 0x30
 8008262:	e05e      	b.n	8008322 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008264:	7bfb      	ldrb	r3, [r7, #15]
 8008266:	2b0f      	cmp	r3, #15
 8008268:	d136      	bne.n	80082d8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008274:	2b00      	cmp	r3, #0
 8008276:	d154      	bne.n	8008322 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008278:	7dbb      	ldrb	r3, [r7, #22]
 800827a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00d      	beq.n	800829e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6a1b      	ldr	r3, [r3, #32]
 8008286:	7b5b      	ldrb	r3, [r3, #13]
 8008288:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800828a:	7dbb      	ldrb	r3, [r7, #22]
 800828c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008290:	75bb      	strb	r3, [r7, #22]
 8008292:	7dbb      	ldrb	r3, [r7, #22]
 8008294:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	695a      	ldr	r2, [r3, #20]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800829e:	7dba      	ldrb	r2, [r7, #22]
 80082a0:	7d7b      	ldrb	r3, [r7, #21]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d115      	bne.n	80082d2 <dir_find+0x106>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a1b      	ldr	r3, [r3, #32]
 80082aa:	330d      	adds	r3, #13
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	7d3a      	ldrb	r2, [r7, #20]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d10e      	bne.n	80082d2 <dir_find+0x106>
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	691a      	ldr	r2, [r3, #16]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	4619      	mov	r1, r3
 80082be:	4610      	mov	r0, r2
 80082c0:	f7ff fdfe 	bl	8007ec0 <cmp_lfn>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <dir_find+0x106>
 80082ca:	7d7b      	ldrb	r3, [r7, #21]
 80082cc:	3b01      	subs	r3, #1
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	e000      	b.n	80082d4 <dir_find+0x108>
 80082d2:	23ff      	movs	r3, #255	; 0xff
 80082d4:	757b      	strb	r3, [r7, #21]
 80082d6:	e024      	b.n	8008322 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80082d8:	7d7b      	ldrb	r3, [r7, #21]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d109      	bne.n	80082f2 <dir_find+0x126>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a1b      	ldr	r3, [r3, #32]
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7ff ff52 	bl	800818c <sum_sfn>
 80082e8:	4603      	mov	r3, r0
 80082ea:	461a      	mov	r2, r3
 80082ec:	7d3b      	ldrb	r3, [r7, #20]
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d024      	beq.n	800833c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d10a      	bne.n	8008316 <dir_find+0x14a>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a18      	ldr	r0, [r3, #32]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	3324      	adds	r3, #36	; 0x24
 8008308:	220b      	movs	r2, #11
 800830a:	4619      	mov	r1, r3
 800830c:	f7fe fe28 	bl	8006f60 <mem_cmp>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d014      	beq.n	8008340 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008316:	23ff      	movs	r3, #255	; 0xff
 8008318:	757b      	strb	r3, [r7, #21]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f04f 32ff 	mov.w	r2, #4294967295
 8008320:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008322:	2100      	movs	r1, #0
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fc6e 	bl	8007c06 <dir_next>
 800832a:	4603      	mov	r3, r0
 800832c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800832e:	7dfb      	ldrb	r3, [r7, #23]
 8008330:	2b00      	cmp	r3, #0
 8008332:	f43f af65 	beq.w	8008200 <dir_find+0x34>
 8008336:	e004      	b.n	8008342 <dir_find+0x176>
		if (res != FR_OK) break;
 8008338:	bf00      	nop
 800833a:	e002      	b.n	8008342 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800833c:	bf00      	nop
 800833e:	e000      	b.n	8008342 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008340:	bf00      	nop

	return res;
 8008342:	7dfb      	ldrb	r3, [r7, #23]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3718      	adds	r7, #24
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b08c      	sub	sp, #48	; 0x30
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008360:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <dir_register+0x20>
 8008368:	2306      	movs	r3, #6
 800836a:	e0e0      	b.n	800852e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800836c:	2300      	movs	r3, #0
 800836e:	627b      	str	r3, [r7, #36]	; 0x24
 8008370:	e002      	b.n	8008378 <dir_register+0x2c>
 8008372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008374:	3301      	adds	r3, #1
 8008376:	627b      	str	r3, [r7, #36]	; 0x24
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	691a      	ldr	r2, [r3, #16]
 800837c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837e:	005b      	lsls	r3, r3, #1
 8008380:	4413      	add	r3, r2
 8008382:	881b      	ldrh	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1f4      	bne.n	8008372 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800838e:	f107 030c 	add.w	r3, r7, #12
 8008392:	220c      	movs	r2, #12
 8008394:	4618      	mov	r0, r3
 8008396:	f7fe fda9 	bl	8006eec <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800839a:	7dfb      	ldrb	r3, [r7, #23]
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d032      	beq.n	800840a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2240      	movs	r2, #64	; 0x40
 80083a8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80083ac:	2301      	movs	r3, #1
 80083ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80083b0:	e016      	b.n	80083e0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	691a      	ldr	r2, [r3, #16]
 80083bc:	f107 010c 	add.w	r1, r7, #12
 80083c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c2:	f7ff fe55 	bl	8008070 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f7ff ff00 	bl	80081cc <dir_find>
 80083cc:	4603      	mov	r3, r0
 80083ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80083d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80083da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083dc:	3301      	adds	r3, #1
 80083de:	62bb      	str	r3, [r7, #40]	; 0x28
 80083e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e2:	2b63      	cmp	r3, #99	; 0x63
 80083e4:	d9e5      	bls.n	80083b2 <dir_register+0x66>
 80083e6:	e000      	b.n	80083ea <dir_register+0x9e>
			if (res != FR_OK) break;
 80083e8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80083ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ec:	2b64      	cmp	r3, #100	; 0x64
 80083ee:	d101      	bne.n	80083f4 <dir_register+0xa8>
 80083f0:	2307      	movs	r3, #7
 80083f2:	e09c      	b.n	800852e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80083f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d002      	beq.n	8008402 <dir_register+0xb6>
 80083fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008400:	e095      	b.n	800852e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008402:	7dfa      	ldrb	r2, [r7, #23]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800840a:	7dfb      	ldrb	r3, [r7, #23]
 800840c:	f003 0302 	and.w	r3, r3, #2
 8008410:	2b00      	cmp	r3, #0
 8008412:	d007      	beq.n	8008424 <dir_register+0xd8>
 8008414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008416:	330c      	adds	r3, #12
 8008418:	4a47      	ldr	r2, [pc, #284]	; (8008538 <dir_register+0x1ec>)
 800841a:	fba2 2303 	umull	r2, r3, r2, r3
 800841e:	089b      	lsrs	r3, r3, #2
 8008420:	3301      	adds	r3, #1
 8008422:	e000      	b.n	8008426 <dir_register+0xda>
 8008424:	2301      	movs	r3, #1
 8008426:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008428:	6a39      	ldr	r1, [r7, #32]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f7ff fcc1 	bl	8007db2 <dir_alloc>
 8008430:	4603      	mov	r3, r0
 8008432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008436:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800843a:	2b00      	cmp	r3, #0
 800843c:	d148      	bne.n	80084d0 <dir_register+0x184>
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	3b01      	subs	r3, #1
 8008442:	623b      	str	r3, [r7, #32]
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d042      	beq.n	80084d0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	695a      	ldr	r2, [r3, #20]
 800844e:	6a3b      	ldr	r3, [r7, #32]
 8008450:	015b      	lsls	r3, r3, #5
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	4619      	mov	r1, r3
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f7ff fb4c 	bl	8007af4 <dir_sdi>
 800845c:	4603      	mov	r3, r0
 800845e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008462:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008466:	2b00      	cmp	r3, #0
 8008468:	d132      	bne.n	80084d0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	3324      	adds	r3, #36	; 0x24
 800846e:	4618      	mov	r0, r3
 8008470:	f7ff fe8c 	bl	800818c <sum_sfn>
 8008474:	4603      	mov	r3, r0
 8008476:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	69db      	ldr	r3, [r3, #28]
 800847c:	4619      	mov	r1, r3
 800847e:	69f8      	ldr	r0, [r7, #28]
 8008480:	f7fe ff58 	bl	8007334 <move_window>
 8008484:	4603      	mov	r3, r0
 8008486:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800848a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800848e:	2b00      	cmp	r3, #0
 8008490:	d11d      	bne.n	80084ce <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	6918      	ldr	r0, [r3, #16]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a19      	ldr	r1, [r3, #32]
 800849a:	6a3b      	ldr	r3, [r7, #32]
 800849c:	b2da      	uxtb	r2, r3
 800849e:	7efb      	ldrb	r3, [r7, #27]
 80084a0:	f7ff fd7e 	bl	8007fa0 <put_lfn>
				fs->wflag = 1;
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	2201      	movs	r2, #1
 80084a8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80084aa:	2100      	movs	r1, #0
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7ff fbaa 	bl	8007c06 <dir_next>
 80084b2:	4603      	mov	r3, r0
 80084b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80084b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d107      	bne.n	80084d0 <dir_register+0x184>
 80084c0:	6a3b      	ldr	r3, [r7, #32]
 80084c2:	3b01      	subs	r3, #1
 80084c4:	623b      	str	r3, [r7, #32]
 80084c6:	6a3b      	ldr	r3, [r7, #32]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1d5      	bne.n	8008478 <dir_register+0x12c>
 80084cc:	e000      	b.n	80084d0 <dir_register+0x184>
				if (res != FR_OK) break;
 80084ce:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80084d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d128      	bne.n	800852a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	4619      	mov	r1, r3
 80084de:	69f8      	ldr	r0, [r7, #28]
 80084e0:	f7fe ff28 	bl	8007334 <move_window>
 80084e4:	4603      	mov	r3, r0
 80084e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80084ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d11b      	bne.n	800852a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	2220      	movs	r2, #32
 80084f8:	2100      	movs	r1, #0
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7fe fd16 	bl	8006f2c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a18      	ldr	r0, [r3, #32]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	3324      	adds	r3, #36	; 0x24
 8008508:	220b      	movs	r2, #11
 800850a:	4619      	mov	r1, r3
 800850c:	f7fe fcee 	bl	8006eec <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a1b      	ldr	r3, [r3, #32]
 800851a:	330c      	adds	r3, #12
 800851c:	f002 0218 	and.w	r2, r2, #24
 8008520:	b2d2      	uxtb	r2, r2
 8008522:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	2201      	movs	r2, #1
 8008528:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800852a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800852e:	4618      	mov	r0, r3
 8008530:	3730      	adds	r7, #48	; 0x30
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	4ec4ec4f 	.word	0x4ec4ec4f

0800853c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b08a      	sub	sp, #40	; 0x28
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	613b      	str	r3, [r7, #16]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	60fb      	str	r3, [r7, #12]
 8008554:	2300      	movs	r3, #0
 8008556:	617b      	str	r3, [r7, #20]
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	61ba      	str	r2, [r7, #24]
 8008562:	693a      	ldr	r2, [r7, #16]
 8008564:	4413      	add	r3, r2
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800856a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800856c:	2b1f      	cmp	r3, #31
 800856e:	d940      	bls.n	80085f2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008570:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008572:	2b2f      	cmp	r3, #47	; 0x2f
 8008574:	d006      	beq.n	8008584 <create_name+0x48>
 8008576:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008578:	2b5c      	cmp	r3, #92	; 0x5c
 800857a:	d110      	bne.n	800859e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800857c:	e002      	b.n	8008584 <create_name+0x48>
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	3301      	adds	r3, #1
 8008582:	61bb      	str	r3, [r7, #24]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	4413      	add	r3, r2
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	2b2f      	cmp	r3, #47	; 0x2f
 800858e:	d0f6      	beq.n	800857e <create_name+0x42>
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	4413      	add	r3, r2
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	2b5c      	cmp	r3, #92	; 0x5c
 800859a:	d0f0      	beq.n	800857e <create_name+0x42>
			break;
 800859c:	e02a      	b.n	80085f4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	2bfe      	cmp	r3, #254	; 0xfe
 80085a2:	d901      	bls.n	80085a8 <create_name+0x6c>
 80085a4:	2306      	movs	r3, #6
 80085a6:	e17d      	b.n	80088a4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80085a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80085ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085b0:	2101      	movs	r1, #1
 80085b2:	4618      	mov	r0, r3
 80085b4:	f001 fe44 	bl	800a240 <ff_convert>
 80085b8:	4603      	mov	r3, r0
 80085ba:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80085bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <create_name+0x8a>
 80085c2:	2306      	movs	r3, #6
 80085c4:	e16e      	b.n	80088a4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80085c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085c8:	2b7f      	cmp	r3, #127	; 0x7f
 80085ca:	d809      	bhi.n	80085e0 <create_name+0xa4>
 80085cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085ce:	4619      	mov	r1, r3
 80085d0:	488d      	ldr	r0, [pc, #564]	; (8008808 <create_name+0x2cc>)
 80085d2:	f7fe fceb 	bl	8006fac <chk_chr>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <create_name+0xa4>
 80085dc:	2306      	movs	r3, #6
 80085de:	e161      	b.n	80088a4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	617a      	str	r2, [r7, #20]
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80085ee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80085f0:	e7b4      	b.n	800855c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80085f2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80085f4:	693a      	ldr	r2, [r7, #16]
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	441a      	add	r2, r3
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80085fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008600:	2b1f      	cmp	r3, #31
 8008602:	d801      	bhi.n	8008608 <create_name+0xcc>
 8008604:	2304      	movs	r3, #4
 8008606:	e000      	b.n	800860a <create_name+0xce>
 8008608:	2300      	movs	r3, #0
 800860a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800860e:	e011      	b.n	8008634 <create_name+0xf8>
		w = lfn[di - 1];
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008616:	3b01      	subs	r3, #1
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	4413      	add	r3, r2
 800861e:	881b      	ldrh	r3, [r3, #0]
 8008620:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008622:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008624:	2b20      	cmp	r3, #32
 8008626:	d002      	beq.n	800862e <create_name+0xf2>
 8008628:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800862a:	2b2e      	cmp	r3, #46	; 0x2e
 800862c:	d106      	bne.n	800863c <create_name+0x100>
		di--;
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	3b01      	subs	r3, #1
 8008632:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1ea      	bne.n	8008610 <create_name+0xd4>
 800863a:	e000      	b.n	800863e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800863c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	005b      	lsls	r3, r3, #1
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	4413      	add	r3, r2
 8008646:	2200      	movs	r2, #0
 8008648:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <create_name+0x118>
 8008650:	2306      	movs	r3, #6
 8008652:	e127      	b.n	80088a4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	3324      	adds	r3, #36	; 0x24
 8008658:	220b      	movs	r2, #11
 800865a:	2120      	movs	r1, #32
 800865c:	4618      	mov	r0, r3
 800865e:	f7fe fc65 	bl	8006f2c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008662:	2300      	movs	r3, #0
 8008664:	61bb      	str	r3, [r7, #24]
 8008666:	e002      	b.n	800866e <create_name+0x132>
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	3301      	adds	r3, #1
 800866c:	61bb      	str	r3, [r7, #24]
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	005b      	lsls	r3, r3, #1
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	4413      	add	r3, r2
 8008676:	881b      	ldrh	r3, [r3, #0]
 8008678:	2b20      	cmp	r3, #32
 800867a:	d0f5      	beq.n	8008668 <create_name+0x12c>
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	4413      	add	r3, r2
 8008684:	881b      	ldrh	r3, [r3, #0]
 8008686:	2b2e      	cmp	r3, #46	; 0x2e
 8008688:	d0ee      	beq.n	8008668 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d009      	beq.n	80086a4 <create_name+0x168>
 8008690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008694:	f043 0303 	orr.w	r3, r3, #3
 8008698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800869c:	e002      	b.n	80086a4 <create_name+0x168>
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d009      	beq.n	80086be <create_name+0x182>
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80086b0:	3b01      	subs	r3, #1
 80086b2:	005b      	lsls	r3, r3, #1
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	4413      	add	r3, r2
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	2b2e      	cmp	r3, #46	; 0x2e
 80086bc:	d1ef      	bne.n	800869e <create_name+0x162>

	i = b = 0; ni = 8;
 80086be:	2300      	movs	r3, #0
 80086c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80086c4:	2300      	movs	r3, #0
 80086c6:	623b      	str	r3, [r7, #32]
 80086c8:	2308      	movs	r3, #8
 80086ca:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	1c5a      	adds	r2, r3, #1
 80086d0:	61ba      	str	r2, [r7, #24]
 80086d2:	005b      	lsls	r3, r3, #1
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	4413      	add	r3, r2
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80086dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 8090 	beq.w	8008804 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80086e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086e6:	2b20      	cmp	r3, #32
 80086e8:	d006      	beq.n	80086f8 <create_name+0x1bc>
 80086ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80086ec:	2b2e      	cmp	r3, #46	; 0x2e
 80086ee:	d10a      	bne.n	8008706 <create_name+0x1ca>
 80086f0:	69ba      	ldr	r2, [r7, #24]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d006      	beq.n	8008706 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80086f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086fc:	f043 0303 	orr.w	r3, r3, #3
 8008700:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008704:	e07d      	b.n	8008802 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008706:	6a3a      	ldr	r2, [r7, #32]
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	429a      	cmp	r2, r3
 800870c:	d203      	bcs.n	8008716 <create_name+0x1da>
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	429a      	cmp	r2, r3
 8008714:	d123      	bne.n	800875e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	2b0b      	cmp	r3, #11
 800871a:	d106      	bne.n	800872a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800871c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008720:	f043 0303 	orr.w	r3, r3, #3
 8008724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008728:	e075      	b.n	8008816 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800872a:	69ba      	ldr	r2, [r7, #24]
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	429a      	cmp	r2, r3
 8008730:	d005      	beq.n	800873e <create_name+0x202>
 8008732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008736:	f043 0303 	orr.w	r3, r3, #3
 800873a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800873e:	69ba      	ldr	r2, [r7, #24]
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	429a      	cmp	r2, r3
 8008744:	d866      	bhi.n	8008814 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	61bb      	str	r3, [r7, #24]
 800874a:	2308      	movs	r3, #8
 800874c:	623b      	str	r3, [r7, #32]
 800874e:	230b      	movs	r3, #11
 8008750:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008752:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800875c:	e051      	b.n	8008802 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800875e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008760:	2b7f      	cmp	r3, #127	; 0x7f
 8008762:	d914      	bls.n	800878e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008764:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008766:	2100      	movs	r1, #0
 8008768:	4618      	mov	r0, r3
 800876a:	f001 fd69 	bl	800a240 <ff_convert>
 800876e:	4603      	mov	r3, r0
 8008770:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008772:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008774:	2b00      	cmp	r3, #0
 8008776:	d004      	beq.n	8008782 <create_name+0x246>
 8008778:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800877a:	3b80      	subs	r3, #128	; 0x80
 800877c:	4a23      	ldr	r2, [pc, #140]	; (800880c <create_name+0x2d0>)
 800877e:	5cd3      	ldrb	r3, [r2, r3]
 8008780:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008782:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008786:	f043 0302 	orr.w	r3, r3, #2
 800878a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800878e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008790:	2b00      	cmp	r3, #0
 8008792:	d007      	beq.n	80087a4 <create_name+0x268>
 8008794:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008796:	4619      	mov	r1, r3
 8008798:	481d      	ldr	r0, [pc, #116]	; (8008810 <create_name+0x2d4>)
 800879a:	f7fe fc07 	bl	8006fac <chk_chr>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d008      	beq.n	80087b6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80087a4:	235f      	movs	r3, #95	; 0x5f
 80087a6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80087a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087ac:	f043 0303 	orr.w	r3, r3, #3
 80087b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80087b4:	e01b      	b.n	80087ee <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80087b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087b8:	2b40      	cmp	r3, #64	; 0x40
 80087ba:	d909      	bls.n	80087d0 <create_name+0x294>
 80087bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087be:	2b5a      	cmp	r3, #90	; 0x5a
 80087c0:	d806      	bhi.n	80087d0 <create_name+0x294>
					b |= 2;
 80087c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80087c6:	f043 0302 	orr.w	r3, r3, #2
 80087ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80087ce:	e00e      	b.n	80087ee <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80087d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087d2:	2b60      	cmp	r3, #96	; 0x60
 80087d4:	d90b      	bls.n	80087ee <create_name+0x2b2>
 80087d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087d8:	2b7a      	cmp	r3, #122	; 0x7a
 80087da:	d808      	bhi.n	80087ee <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80087dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80087e0:	f043 0301 	orr.w	r3, r3, #1
 80087e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80087e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087ea:	3b20      	subs	r3, #32
 80087ec:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	1c5a      	adds	r2, r3, #1
 80087f2:	623a      	str	r2, [r7, #32]
 80087f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80087f6:	b2d1      	uxtb	r1, r2
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	4413      	add	r3, r2
 80087fc:	460a      	mov	r2, r1
 80087fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008802:	e763      	b.n	80086cc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008804:	bf00      	nop
 8008806:	e006      	b.n	8008816 <create_name+0x2da>
 8008808:	080102cc 	.word	0x080102cc
 800880c:	08010490 	.word	0x08010490
 8008810:	080102d8 	.word	0x080102d8
			if (si > di) break;			/* No extension */
 8008814:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800881c:	2be5      	cmp	r3, #229	; 0xe5
 800881e:	d103      	bne.n	8008828 <create_name+0x2ec>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2205      	movs	r2, #5
 8008824:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	2b08      	cmp	r3, #8
 800882c:	d104      	bne.n	8008838 <create_name+0x2fc>
 800882e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800883c:	f003 030c 	and.w	r3, r3, #12
 8008840:	2b0c      	cmp	r3, #12
 8008842:	d005      	beq.n	8008850 <create_name+0x314>
 8008844:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008848:	f003 0303 	and.w	r3, r3, #3
 800884c:	2b03      	cmp	r3, #3
 800884e:	d105      	bne.n	800885c <create_name+0x320>
 8008850:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008854:	f043 0302 	orr.w	r3, r3, #2
 8008858:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800885c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008860:	f003 0302 	and.w	r3, r3, #2
 8008864:	2b00      	cmp	r3, #0
 8008866:	d117      	bne.n	8008898 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008868:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800886c:	f003 0303 	and.w	r3, r3, #3
 8008870:	2b01      	cmp	r3, #1
 8008872:	d105      	bne.n	8008880 <create_name+0x344>
 8008874:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008878:	f043 0310 	orr.w	r3, r3, #16
 800887c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008880:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008884:	f003 030c 	and.w	r3, r3, #12
 8008888:	2b04      	cmp	r3, #4
 800888a:	d105      	bne.n	8008898 <create_name+0x35c>
 800888c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008890:	f043 0308 	orr.w	r3, r3, #8
 8008894:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800889e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80088a2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3728      	adds	r7, #40	; 0x28
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b086      	sub	sp, #24
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80088c0:	e002      	b.n	80088c8 <follow_path+0x1c>
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	3301      	adds	r3, #1
 80088c6:	603b      	str	r3, [r7, #0]
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	2b2f      	cmp	r3, #47	; 0x2f
 80088ce:	d0f8      	beq.n	80088c2 <follow_path+0x16>
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	2b5c      	cmp	r3, #92	; 0x5c
 80088d6:	d0f4      	beq.n	80088c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	2200      	movs	r2, #0
 80088dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	2b1f      	cmp	r3, #31
 80088e4:	d80a      	bhi.n	80088fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2280      	movs	r2, #128	; 0x80
 80088ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80088ee:	2100      	movs	r1, #0
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f7ff f8ff 	bl	8007af4 <dir_sdi>
 80088f6:	4603      	mov	r3, r0
 80088f8:	75fb      	strb	r3, [r7, #23]
 80088fa:	e048      	b.n	800898e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80088fc:	463b      	mov	r3, r7
 80088fe:	4619      	mov	r1, r3
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f7ff fe1b 	bl	800853c <create_name>
 8008906:	4603      	mov	r3, r0
 8008908:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800890a:	7dfb      	ldrb	r3, [r7, #23]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d139      	bne.n	8008984 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff fc5b 	bl	80081cc <dir_find>
 8008916:	4603      	mov	r3, r0
 8008918:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008920:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008922:	7dfb      	ldrb	r3, [r7, #23]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d00a      	beq.n	800893e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008928:	7dfb      	ldrb	r3, [r7, #23]
 800892a:	2b04      	cmp	r3, #4
 800892c:	d12c      	bne.n	8008988 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800892e:	7afb      	ldrb	r3, [r7, #11]
 8008930:	f003 0304 	and.w	r3, r3, #4
 8008934:	2b00      	cmp	r3, #0
 8008936:	d127      	bne.n	8008988 <follow_path+0xdc>
 8008938:	2305      	movs	r3, #5
 800893a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800893c:	e024      	b.n	8008988 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800893e:	7afb      	ldrb	r3, [r7, #11]
 8008940:	f003 0304 	and.w	r3, r3, #4
 8008944:	2b00      	cmp	r3, #0
 8008946:	d121      	bne.n	800898c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	799b      	ldrb	r3, [r3, #6]
 800894c:	f003 0310 	and.w	r3, r3, #16
 8008950:	2b00      	cmp	r3, #0
 8008952:	d102      	bne.n	800895a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008954:	2305      	movs	r3, #5
 8008956:	75fb      	strb	r3, [r7, #23]
 8008958:	e019      	b.n	800898e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	695b      	ldr	r3, [r3, #20]
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	8992      	ldrh	r2, [r2, #12]
 8008968:	fbb3 f0f2 	udiv	r0, r3, r2
 800896c:	fb00 f202 	mul.w	r2, r0, r2
 8008970:	1a9b      	subs	r3, r3, r2
 8008972:	440b      	add	r3, r1
 8008974:	4619      	mov	r1, r3
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f7ff fa62 	bl	8007e40 <ld_clust>
 800897c:	4602      	mov	r2, r0
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008982:	e7bb      	b.n	80088fc <follow_path+0x50>
			if (res != FR_OK) break;
 8008984:	bf00      	nop
 8008986:	e002      	b.n	800898e <follow_path+0xe2>
				break;
 8008988:	bf00      	nop
 800898a:	e000      	b.n	800898e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800898c:	bf00      	nop
			}
		}
	}

	return res;
 800898e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3718      	adds	r7, #24
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008998:	b480      	push	{r7}
 800899a:	b087      	sub	sp, #28
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80089a0:	f04f 33ff 	mov.w	r3, #4294967295
 80089a4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d031      	beq.n	8008a12 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	617b      	str	r3, [r7, #20]
 80089b4:	e002      	b.n	80089bc <get_ldnumber+0x24>
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	3301      	adds	r3, #1
 80089ba:	617b      	str	r3, [r7, #20]
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	2b1f      	cmp	r3, #31
 80089c2:	d903      	bls.n	80089cc <get_ldnumber+0x34>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	2b3a      	cmp	r3, #58	; 0x3a
 80089ca:	d1f4      	bne.n	80089b6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	2b3a      	cmp	r3, #58	; 0x3a
 80089d2:	d11c      	bne.n	8008a0e <get_ldnumber+0x76>
			tp = *path;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	1c5a      	adds	r2, r3, #1
 80089de:	60fa      	str	r2, [r7, #12]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	3b30      	subs	r3, #48	; 0x30
 80089e4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	2b09      	cmp	r3, #9
 80089ea:	d80e      	bhi.n	8008a0a <get_ldnumber+0x72>
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d10a      	bne.n	8008a0a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d107      	bne.n	8008a0a <get_ldnumber+0x72>
					vol = (int)i;
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	3301      	adds	r3, #1
 8008a02:	617b      	str	r3, [r7, #20]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	e002      	b.n	8008a14 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008a0e:	2300      	movs	r3, #0
 8008a10:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008a12:	693b      	ldr	r3, [r7, #16]
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	371c      	adds	r7, #28
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bc80      	pop	{r7}
 8008a1c:	4770      	bx	lr
	...

08008a20 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b082      	sub	sp, #8
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	70da      	strb	r2, [r3, #3]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f04f 32ff 	mov.w	r2, #4294967295
 8008a36:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008a38:	6839      	ldr	r1, [r7, #0]
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f7fe fc7a 	bl	8007334 <move_window>
 8008a40:	4603      	mov	r3, r0
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d001      	beq.n	8008a4a <check_fs+0x2a>
 8008a46:	2304      	movs	r3, #4
 8008a48:	e038      	b.n	8008abc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	3338      	adds	r3, #56	; 0x38
 8008a4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7fe f9cc 	bl	8006df0 <ld_word>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d001      	beq.n	8008a68 <check_fs+0x48>
 8008a64:	2303      	movs	r3, #3
 8008a66:	e029      	b.n	8008abc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a6e:	2be9      	cmp	r3, #233	; 0xe9
 8008a70:	d009      	beq.n	8008a86 <check_fs+0x66>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a78:	2beb      	cmp	r3, #235	; 0xeb
 8008a7a:	d11e      	bne.n	8008aba <check_fs+0x9a>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008a82:	2b90      	cmp	r3, #144	; 0x90
 8008a84:	d119      	bne.n	8008aba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	3338      	adds	r3, #56	; 0x38
 8008a8a:	3336      	adds	r3, #54	; 0x36
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7fe f9c6 	bl	8006e1e <ld_dword>
 8008a92:	4603      	mov	r3, r0
 8008a94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a98:	4a0a      	ldr	r2, [pc, #40]	; (8008ac4 <check_fs+0xa4>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d101      	bne.n	8008aa2 <check_fs+0x82>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e00c      	b.n	8008abc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3338      	adds	r3, #56	; 0x38
 8008aa6:	3352      	adds	r3, #82	; 0x52
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7fe f9b8 	bl	8006e1e <ld_dword>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	4a05      	ldr	r2, [pc, #20]	; (8008ac8 <check_fs+0xa8>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d101      	bne.n	8008aba <check_fs+0x9a>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e000      	b.n	8008abc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008aba:	2302      	movs	r3, #2
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	00544146 	.word	0x00544146
 8008ac8:	33544146 	.word	0x33544146

08008acc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b096      	sub	sp, #88	; 0x58
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	2200      	movs	r2, #0
 8008ade:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f7ff ff59 	bl	8008998 <get_ldnumber>
 8008ae6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	da01      	bge.n	8008af2 <find_volume+0x26>
 8008aee:	230b      	movs	r3, #11
 8008af0:	e265      	b.n	8008fbe <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008af2:	4a9f      	ldr	r2, [pc, #636]	; (8008d70 <find_volume+0x2a4>)
 8008af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008afa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d101      	bne.n	8008b06 <find_volume+0x3a>
 8008b02:	230c      	movs	r3, #12
 8008b04:	e25b      	b.n	8008fbe <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b0a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008b0c:	79fb      	ldrb	r3, [r7, #7]
 8008b0e:	f023 0301 	bic.w	r3, r3, #1
 8008b12:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d01a      	beq.n	8008b52 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	785b      	ldrb	r3, [r3, #1]
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7fe f8c7 	bl	8006cb4 <disk_status>
 8008b26:	4603      	mov	r3, r0
 8008b28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008b2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b30:	f003 0301 	and.w	r3, r3, #1
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d10c      	bne.n	8008b52 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008b38:	79fb      	ldrb	r3, [r7, #7]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d007      	beq.n	8008b4e <find_volume+0x82>
 8008b3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b42:	f003 0304 	and.w	r3, r3, #4
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d001      	beq.n	8008b4e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008b4a:	230a      	movs	r3, #10
 8008b4c:	e237      	b.n	8008fbe <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008b4e:	2300      	movs	r3, #0
 8008b50:	e235      	b.n	8008fbe <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b54:	2200      	movs	r2, #0
 8008b56:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b62:	785b      	ldrb	r3, [r3, #1]
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fe f8bf 	bl	8006ce8 <disk_initialize>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008b70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d001      	beq.n	8008b80 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e21e      	b.n	8008fbe <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008b80:	79fb      	ldrb	r3, [r7, #7]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d007      	beq.n	8008b96 <find_volume+0xca>
 8008b86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008b8a:	f003 0304 	and.w	r3, r3, #4
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008b92:	230a      	movs	r3, #10
 8008b94:	e213      	b.n	8008fbe <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b98:	7858      	ldrb	r0, [r3, #1]
 8008b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9c:	330c      	adds	r3, #12
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	2102      	movs	r1, #2
 8008ba2:	f7fe f907 	bl	8006db4 <disk_ioctl>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d001      	beq.n	8008bb0 <find_volume+0xe4>
 8008bac:	2301      	movs	r3, #1
 8008bae:	e206      	b.n	8008fbe <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb2:	899b      	ldrh	r3, [r3, #12]
 8008bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bb8:	d80d      	bhi.n	8008bd6 <find_volume+0x10a>
 8008bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bbc:	899b      	ldrh	r3, [r3, #12]
 8008bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bc2:	d308      	bcc.n	8008bd6 <find_volume+0x10a>
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc6:	899b      	ldrh	r3, [r3, #12]
 8008bc8:	461a      	mov	r2, r3
 8008bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bcc:	899b      	ldrh	r3, [r3, #12]
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	4013      	ands	r3, r2
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <find_volume+0x10e>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e1f1      	b.n	8008fbe <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008bde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008be2:	f7ff ff1d 	bl	8008a20 <check_fs>
 8008be6:	4603      	mov	r3, r0
 8008be8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008bec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d149      	bne.n	8008c88 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	643b      	str	r3, [r7, #64]	; 0x40
 8008bf8:	e01e      	b.n	8008c38 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008c08:	4413      	add	r3, r2
 8008c0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0e:	3304      	adds	r3, #4
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d006      	beq.n	8008c24 <find_volume+0x158>
 8008c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c18:	3308      	adds	r3, #8
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f7fe f8ff 	bl	8006e1e <ld_dword>
 8008c20:	4602      	mov	r2, r0
 8008c22:	e000      	b.n	8008c26 <find_volume+0x15a>
 8008c24:	2200      	movs	r2, #0
 8008c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	3358      	adds	r3, #88	; 0x58
 8008c2c:	443b      	add	r3, r7
 8008c2e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c34:	3301      	adds	r3, #1
 8008c36:	643b      	str	r3, [r7, #64]	; 0x40
 8008c38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	d9dd      	bls.n	8008bfa <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c3e:	2300      	movs	r3, #0
 8008c40:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008c42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <find_volume+0x182>
 8008c48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008c4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	3358      	adds	r3, #88	; 0x58
 8008c54:	443b      	add	r3, r7
 8008c56:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008c5a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d005      	beq.n	8008c6e <find_volume+0x1a2>
 8008c62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008c66:	f7ff fedb 	bl	8008a20 <check_fs>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	e000      	b.n	8008c70 <find_volume+0x1a4>
 8008c6e:	2303      	movs	r3, #3
 8008c70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008c74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d905      	bls.n	8008c88 <find_volume+0x1bc>
 8008c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c7e:	3301      	adds	r3, #1
 8008c80:	643b      	str	r3, [r7, #64]	; 0x40
 8008c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d9e2      	bls.n	8008c4e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008c88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	d101      	bne.n	8008c94 <find_volume+0x1c8>
 8008c90:	2301      	movs	r3, #1
 8008c92:	e194      	b.n	8008fbe <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008c94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d901      	bls.n	8008ca0 <find_volume+0x1d4>
 8008c9c:	230d      	movs	r3, #13
 8008c9e:	e18e      	b.n	8008fbe <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca2:	3338      	adds	r3, #56	; 0x38
 8008ca4:	330b      	adds	r3, #11
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe f8a2 	bl	8006df0 <ld_word>
 8008cac:	4603      	mov	r3, r0
 8008cae:	461a      	mov	r2, r3
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb2:	899b      	ldrh	r3, [r3, #12]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d001      	beq.n	8008cbc <find_volume+0x1f0>
 8008cb8:	230d      	movs	r3, #13
 8008cba:	e180      	b.n	8008fbe <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbe:	3338      	adds	r3, #56	; 0x38
 8008cc0:	3316      	adds	r3, #22
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe f894 	bl	8006df0 <ld_word>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d106      	bne.n	8008ce0 <find_volume+0x214>
 8008cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd4:	3338      	adds	r3, #56	; 0x38
 8008cd6:	3324      	adds	r3, #36	; 0x24
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7fe f8a0 	bl	8006e1e <ld_dword>
 8008cde:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ce4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8008cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf2:	789b      	ldrb	r3, [r3, #2]
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d005      	beq.n	8008d04 <find_volume+0x238>
 8008cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfa:	789b      	ldrb	r3, [r3, #2]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d001      	beq.n	8008d04 <find_volume+0x238>
 8008d00:	230d      	movs	r3, #13
 8008d02:	e15c      	b.n	8008fbe <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d06:	789b      	ldrb	r3, [r3, #2]
 8008d08:	461a      	mov	r2, r3
 8008d0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d0c:	fb02 f303 	mul.w	r3, r2, r3
 8008d10:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d20:	895b      	ldrh	r3, [r3, #10]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d008      	beq.n	8008d38 <find_volume+0x26c>
 8008d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d28:	895b      	ldrh	r3, [r3, #10]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d2e:	895b      	ldrh	r3, [r3, #10]
 8008d30:	3b01      	subs	r3, #1
 8008d32:	4013      	ands	r3, r2
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d001      	beq.n	8008d3c <find_volume+0x270>
 8008d38:	230d      	movs	r3, #13
 8008d3a:	e140      	b.n	8008fbe <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3e:	3338      	adds	r3, #56	; 0x38
 8008d40:	3311      	adds	r3, #17
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7fe f854 	bl	8006df0 <ld_word>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d52:	891b      	ldrh	r3, [r3, #8]
 8008d54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d56:	8992      	ldrh	r2, [r2, #12]
 8008d58:	0952      	lsrs	r2, r2, #5
 8008d5a:	b292      	uxth	r2, r2
 8008d5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d60:	fb01 f202 	mul.w	r2, r1, r2
 8008d64:	1a9b      	subs	r3, r3, r2
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d003      	beq.n	8008d74 <find_volume+0x2a8>
 8008d6c:	230d      	movs	r3, #13
 8008d6e:	e126      	b.n	8008fbe <find_volume+0x4f2>
 8008d70:	20000838 	.word	0x20000838

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d76:	3338      	adds	r3, #56	; 0x38
 8008d78:	3313      	adds	r3, #19
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe f838 	bl	8006df0 <ld_word>
 8008d80:	4603      	mov	r3, r0
 8008d82:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d106      	bne.n	8008d98 <find_volume+0x2cc>
 8008d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d8c:	3338      	adds	r3, #56	; 0x38
 8008d8e:	3320      	adds	r3, #32
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7fe f844 	bl	8006e1e <ld_dword>
 8008d96:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	3338      	adds	r3, #56	; 0x38
 8008d9c:	330e      	adds	r3, #14
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7fe f826 	bl	8006df0 <ld_word>
 8008da4:	4603      	mov	r3, r0
 8008da6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008da8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d101      	bne.n	8008db2 <find_volume+0x2e6>
 8008dae:	230d      	movs	r3, #13
 8008db0:	e105      	b.n	8008fbe <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008db2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db6:	4413      	add	r3, r2
 8008db8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008dba:	8911      	ldrh	r1, [r2, #8]
 8008dbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008dbe:	8992      	ldrh	r2, [r2, #12]
 8008dc0:	0952      	lsrs	r2, r2, #5
 8008dc2:	b292      	uxth	r2, r2
 8008dc4:	fbb1 f2f2 	udiv	r2, r1, r2
 8008dc8:	b292      	uxth	r2, r2
 8008dca:	4413      	add	r3, r2
 8008dcc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008dce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d201      	bcs.n	8008dda <find_volume+0x30e>
 8008dd6:	230d      	movs	r3, #13
 8008dd8:	e0f1      	b.n	8008fbe <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008dda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008de2:	8952      	ldrh	r2, [r2, #10]
 8008de4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d101      	bne.n	8008df4 <find_volume+0x328>
 8008df0:	230d      	movs	r3, #13
 8008df2:	e0e4      	b.n	8008fbe <find_volume+0x4f2>
		fmt = FS_FAT32;
 8008df4:	2303      	movs	r3, #3
 8008df6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d802      	bhi.n	8008e0a <find_volume+0x33e>
 8008e04:	2302      	movs	r3, #2
 8008e06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d802      	bhi.n	8008e1a <find_volume+0x34e>
 8008e14:	2301      	movs	r3, #1
 8008e16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1c:	1c9a      	adds	r2, r3, #2
 8008e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e20:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8008e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e26:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e28:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e2c:	441a      	add	r2, r3
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e30:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8008e32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e36:	441a      	add	r2, r3
 8008e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3a:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8008e3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e40:	2b03      	cmp	r3, #3
 8008e42:	d11e      	bne.n	8008e82 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e46:	3338      	adds	r3, #56	; 0x38
 8008e48:	332a      	adds	r3, #42	; 0x2a
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fd ffd0 	bl	8006df0 <ld_word>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d001      	beq.n	8008e5a <find_volume+0x38e>
 8008e56:	230d      	movs	r3, #13
 8008e58:	e0b1      	b.n	8008fbe <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e5c:	891b      	ldrh	r3, [r3, #8]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <find_volume+0x39a>
 8008e62:	230d      	movs	r3, #13
 8008e64:	e0ab      	b.n	8008fbe <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e68:	3338      	adds	r3, #56	; 0x38
 8008e6a:	332c      	adds	r3, #44	; 0x2c
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7fd ffd6 	bl	8006e1e <ld_dword>
 8008e72:	4602      	mov	r2, r0
 8008e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e76:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	009b      	lsls	r3, r3, #2
 8008e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8008e80:	e01f      	b.n	8008ec2 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e84:	891b      	ldrh	r3, [r3, #8]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d101      	bne.n	8008e8e <find_volume+0x3c2>
 8008e8a:	230d      	movs	r3, #13
 8008e8c:	e097      	b.n	8008fbe <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e94:	441a      	add	r2, r3
 8008e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e98:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008e9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e9e:	2b02      	cmp	r3, #2
 8008ea0:	d103      	bne.n	8008eaa <find_volume+0x3de>
 8008ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea4:	69db      	ldr	r3, [r3, #28]
 8008ea6:	005b      	lsls	r3, r3, #1
 8008ea8:	e00a      	b.n	8008ec0 <find_volume+0x3f4>
 8008eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eac:	69da      	ldr	r2, [r3, #28]
 8008eae:	4613      	mov	r3, r2
 8008eb0:	005b      	lsls	r3, r3, #1
 8008eb2:	4413      	add	r3, r2
 8008eb4:	085a      	lsrs	r2, r3, #1
 8008eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	f003 0301 	and.w	r3, r3, #1
 8008ebe:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008ec0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec4:	6a1a      	ldr	r2, [r3, #32]
 8008ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec8:	899b      	ldrh	r3, [r3, #12]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ece:	440b      	add	r3, r1
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ed4:	8989      	ldrh	r1, [r1, #12]
 8008ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d201      	bcs.n	8008ee2 <find_volume+0x416>
 8008ede:	230d      	movs	r3, #13
 8008ee0:	e06d      	b.n	8008fbe <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee8:	619a      	str	r2, [r3, #24]
 8008eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eec:	699a      	ldr	r2, [r3, #24]
 8008eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ef0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8008ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ef4:	2280      	movs	r2, #128	; 0x80
 8008ef6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008ef8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008efc:	2b03      	cmp	r3, #3
 8008efe:	d149      	bne.n	8008f94 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f02:	3338      	adds	r3, #56	; 0x38
 8008f04:	3330      	adds	r3, #48	; 0x30
 8008f06:	4618      	mov	r0, r3
 8008f08:	f7fd ff72 	bl	8006df0 <ld_word>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d140      	bne.n	8008f94 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f14:	3301      	adds	r3, #1
 8008f16:	4619      	mov	r1, r3
 8008f18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008f1a:	f7fe fa0b 	bl	8007334 <move_window>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d137      	bne.n	8008f94 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8008f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f26:	2200      	movs	r2, #0
 8008f28:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2c:	3338      	adds	r3, #56	; 0x38
 8008f2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fd ff5c 	bl	8006df0 <ld_word>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d127      	bne.n	8008f94 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f46:	3338      	adds	r3, #56	; 0x38
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fd ff68 	bl	8006e1e <ld_dword>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	4a1d      	ldr	r2, [pc, #116]	; (8008fc8 <find_volume+0x4fc>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d11e      	bne.n	8008f94 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f58:	3338      	adds	r3, #56	; 0x38
 8008f5a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7fd ff5d 	bl	8006e1e <ld_dword>
 8008f64:	4603      	mov	r3, r0
 8008f66:	4a19      	ldr	r2, [pc, #100]	; (8008fcc <find_volume+0x500>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d113      	bne.n	8008f94 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6e:	3338      	adds	r3, #56	; 0x38
 8008f70:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7fd ff52 	bl	8006e1e <ld_dword>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f82:	3338      	adds	r3, #56	; 0x38
 8008f84:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7fd ff48 	bl	8006e1e <ld_dword>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f92:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f96:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008f9a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008f9c:	4b0c      	ldr	r3, [pc, #48]	; (8008fd0 <find_volume+0x504>)
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	4b0a      	ldr	r3, [pc, #40]	; (8008fd0 <find_volume+0x504>)
 8008fa6:	801a      	strh	r2, [r3, #0]
 8008fa8:	4b09      	ldr	r3, [pc, #36]	; (8008fd0 <find_volume+0x504>)
 8008faa:	881a      	ldrh	r2, [r3, #0]
 8008fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fae:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8008fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb2:	4a08      	ldr	r2, [pc, #32]	; (8008fd4 <find_volume+0x508>)
 8008fb4:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008fb6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008fb8:	f7fe f954 	bl	8007264 <clear_lock>
#endif
	return FR_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3758      	adds	r7, #88	; 0x58
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	41615252 	.word	0x41615252
 8008fcc:	61417272 	.word	0x61417272
 8008fd0:	2000083c 	.word	0x2000083c
 8008fd4:	20000860 	.word	0x20000860

08008fd8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008fe2:	2309      	movs	r3, #9
 8008fe4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d01c      	beq.n	8009026 <validate+0x4e>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d018      	beq.n	8009026 <validate+0x4e>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d013      	beq.n	8009026 <validate+0x4e>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	889a      	ldrh	r2, [r3, #4]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	88db      	ldrh	r3, [r3, #6]
 8009008:	429a      	cmp	r2, r3
 800900a:	d10c      	bne.n	8009026 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	785b      	ldrb	r3, [r3, #1]
 8009012:	4618      	mov	r0, r3
 8009014:	f7fd fe4e 	bl	8006cb4 <disk_status>
 8009018:	4603      	mov	r3, r0
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	2b00      	cmp	r3, #0
 8009020:	d101      	bne.n	8009026 <validate+0x4e>
			res = FR_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009026:	7bfb      	ldrb	r3, [r7, #15]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d102      	bne.n	8009032 <validate+0x5a>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	e000      	b.n	8009034 <validate+0x5c>
 8009032:	2300      	movs	r3, #0
 8009034:	683a      	ldr	r2, [r7, #0]
 8009036:	6013      	str	r3, [r2, #0]
	return res;
 8009038:	7bfb      	ldrb	r3, [r7, #15]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
	...

08009044 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	4613      	mov	r3, r2
 8009050:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009056:	f107 0310 	add.w	r3, r7, #16
 800905a:	4618      	mov	r0, r3
 800905c:	f7ff fc9c 	bl	8008998 <get_ldnumber>
 8009060:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009062:	69fb      	ldr	r3, [r7, #28]
 8009064:	2b00      	cmp	r3, #0
 8009066:	da01      	bge.n	800906c <f_mount+0x28>
 8009068:	230b      	movs	r3, #11
 800906a:	e02b      	b.n	80090c4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800906c:	4a17      	ldr	r2, [pc, #92]	; (80090cc <f_mount+0x88>)
 800906e:	69fb      	ldr	r3, [r7, #28]
 8009070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009074:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d005      	beq.n	8009088 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800907c:	69b8      	ldr	r0, [r7, #24]
 800907e:	f7fe f8f1 	bl	8007264 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	2200      	movs	r2, #0
 8009086:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d002      	beq.n	8009094 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	490d      	ldr	r1, [pc, #52]	; (80090cc <f_mount+0x88>)
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d002      	beq.n	80090aa <f_mount+0x66>
 80090a4:	79fb      	ldrb	r3, [r7, #7]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d001      	beq.n	80090ae <f_mount+0x6a>
 80090aa:	2300      	movs	r3, #0
 80090ac:	e00a      	b.n	80090c4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80090ae:	f107 010c 	add.w	r1, r7, #12
 80090b2:	f107 0308 	add.w	r3, r7, #8
 80090b6:	2200      	movs	r2, #0
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7ff fd07 	bl	8008acc <find_volume>
 80090be:	4603      	mov	r3, r0
 80090c0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80090c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3720      	adds	r7, #32
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}
 80090cc:	20000838 	.word	0x20000838

080090d0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b09a      	sub	sp, #104	; 0x68
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	4613      	mov	r3, r2
 80090dc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d101      	bne.n	80090e8 <f_open+0x18>
 80090e4:	2309      	movs	r3, #9
 80090e6:	e1bb      	b.n	8009460 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80090e8:	79fb      	ldrb	r3, [r7, #7]
 80090ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80090ee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80090f0:	79fa      	ldrb	r2, [r7, #7]
 80090f2:	f107 0114 	add.w	r1, r7, #20
 80090f6:	f107 0308 	add.w	r3, r7, #8
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7ff fce6 	bl	8008acc <find_volume>
 8009100:	4603      	mov	r3, r0
 8009102:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009106:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800910a:	2b00      	cmp	r3, #0
 800910c:	f040 819f 	bne.w	800944e <f_open+0x37e>
		dj.obj.fs = fs;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	f107 0318 	add.w	r3, r7, #24
 800911a:	4611      	mov	r1, r2
 800911c:	4618      	mov	r0, r3
 800911e:	f7ff fbc5 	bl	80088ac <follow_path>
 8009122:	4603      	mov	r3, r0
 8009124:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009128:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800912c:	2b00      	cmp	r3, #0
 800912e:	d11a      	bne.n	8009166 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009130:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009134:	b25b      	sxtb	r3, r3
 8009136:	2b00      	cmp	r3, #0
 8009138:	da03      	bge.n	8009142 <f_open+0x72>
				res = FR_INVALID_NAME;
 800913a:	2306      	movs	r3, #6
 800913c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009140:	e011      	b.n	8009166 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009142:	79fb      	ldrb	r3, [r7, #7]
 8009144:	f023 0301 	bic.w	r3, r3, #1
 8009148:	2b00      	cmp	r3, #0
 800914a:	bf14      	ite	ne
 800914c:	2301      	movne	r3, #1
 800914e:	2300      	moveq	r3, #0
 8009150:	b2db      	uxtb	r3, r3
 8009152:	461a      	mov	r2, r3
 8009154:	f107 0318 	add.w	r3, r7, #24
 8009158:	4611      	mov	r1, r2
 800915a:	4618      	mov	r0, r3
 800915c:	f7fd ff40 	bl	8006fe0 <chk_lock>
 8009160:	4603      	mov	r3, r0
 8009162:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009166:	79fb      	ldrb	r3, [r7, #7]
 8009168:	f003 031c 	and.w	r3, r3, #28
 800916c:	2b00      	cmp	r3, #0
 800916e:	d07f      	beq.n	8009270 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009170:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009174:	2b00      	cmp	r3, #0
 8009176:	d017      	beq.n	80091a8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009178:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800917c:	2b04      	cmp	r3, #4
 800917e:	d10e      	bne.n	800919e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009180:	f7fd ff88 	bl	8007094 <enq_lock>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d006      	beq.n	8009198 <f_open+0xc8>
 800918a:	f107 0318 	add.w	r3, r7, #24
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff f8dc 	bl	800834c <dir_register>
 8009194:	4603      	mov	r3, r0
 8009196:	e000      	b.n	800919a <f_open+0xca>
 8009198:	2312      	movs	r3, #18
 800919a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800919e:	79fb      	ldrb	r3, [r7, #7]
 80091a0:	f043 0308 	orr.w	r3, r3, #8
 80091a4:	71fb      	strb	r3, [r7, #7]
 80091a6:	e010      	b.n	80091ca <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80091a8:	7fbb      	ldrb	r3, [r7, #30]
 80091aa:	f003 0311 	and.w	r3, r3, #17
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d003      	beq.n	80091ba <f_open+0xea>
					res = FR_DENIED;
 80091b2:	2307      	movs	r3, #7
 80091b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80091b8:	e007      	b.n	80091ca <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80091ba:	79fb      	ldrb	r3, [r7, #7]
 80091bc:	f003 0304 	and.w	r3, r3, #4
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <f_open+0xfa>
 80091c4:	2308      	movs	r3, #8
 80091c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d168      	bne.n	80092a4 <f_open+0x1d4>
 80091d2:	79fb      	ldrb	r3, [r7, #7]
 80091d4:	f003 0308 	and.w	r3, r3, #8
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d063      	beq.n	80092a4 <f_open+0x1d4>
				dw = GET_FATTIME();
 80091dc:	f7fd fd0e 	bl	8006bfc <get_fattime>
 80091e0:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80091e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e4:	330e      	adds	r3, #14
 80091e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091e8:	4618      	mov	r0, r3
 80091ea:	f7fd fe54 	bl	8006e96 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80091ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f0:	3316      	adds	r3, #22
 80091f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7fd fe4e 	bl	8006e96 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80091fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fc:	330b      	adds	r3, #11
 80091fe:	2220      	movs	r2, #32
 8009200:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009206:	4611      	mov	r1, r2
 8009208:	4618      	mov	r0, r3
 800920a:	f7fe fe19 	bl	8007e40 <ld_clust>
 800920e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009214:	2200      	movs	r2, #0
 8009216:	4618      	mov	r0, r3
 8009218:	f7fe fe31 	bl	8007e7e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800921c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921e:	331c      	adds	r3, #28
 8009220:	2100      	movs	r1, #0
 8009222:	4618      	mov	r0, r3
 8009224:	f7fd fe37 	bl	8006e96 <st_dword>
					fs->wflag = 1;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	2201      	movs	r2, #1
 800922c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800922e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009230:	2b00      	cmp	r3, #0
 8009232:	d037      	beq.n	80092a4 <f_open+0x1d4>
						dw = fs->winsect;
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009238:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800923a:	f107 0318 	add.w	r3, r7, #24
 800923e:	2200      	movs	r2, #0
 8009240:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009242:	4618      	mov	r0, r3
 8009244:	f7fe fb22 	bl	800788c <remove_chain>
 8009248:	4603      	mov	r3, r0
 800924a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800924e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009252:	2b00      	cmp	r3, #0
 8009254:	d126      	bne.n	80092a4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800925a:	4618      	mov	r0, r3
 800925c:	f7fe f86a 	bl	8007334 <move_window>
 8009260:	4603      	mov	r3, r0
 8009262:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800926a:	3a01      	subs	r2, #1
 800926c:	615a      	str	r2, [r3, #20]
 800926e:	e019      	b.n	80092a4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009270:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009274:	2b00      	cmp	r3, #0
 8009276:	d115      	bne.n	80092a4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009278:	7fbb      	ldrb	r3, [r7, #30]
 800927a:	f003 0310 	and.w	r3, r3, #16
 800927e:	2b00      	cmp	r3, #0
 8009280:	d003      	beq.n	800928a <f_open+0x1ba>
					res = FR_NO_FILE;
 8009282:	2304      	movs	r3, #4
 8009284:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009288:	e00c      	b.n	80092a4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800928a:	79fb      	ldrb	r3, [r7, #7]
 800928c:	f003 0302 	and.w	r3, r3, #2
 8009290:	2b00      	cmp	r3, #0
 8009292:	d007      	beq.n	80092a4 <f_open+0x1d4>
 8009294:	7fbb      	ldrb	r3, [r7, #30]
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	2b00      	cmp	r3, #0
 800929c:	d002      	beq.n	80092a4 <f_open+0x1d4>
						res = FR_DENIED;
 800929e:	2307      	movs	r3, #7
 80092a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80092a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d128      	bne.n	80092fe <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80092ac:	79fb      	ldrb	r3, [r7, #7]
 80092ae:	f003 0308 	and.w	r3, r3, #8
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d003      	beq.n	80092be <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80092b6:	79fb      	ldrb	r3, [r7, #7]
 80092b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092bc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80092c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80092cc:	79fb      	ldrb	r3, [r7, #7]
 80092ce:	f023 0301 	bic.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	bf14      	ite	ne
 80092d6:	2301      	movne	r3, #1
 80092d8:	2300      	moveq	r3, #0
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	461a      	mov	r2, r3
 80092de:	f107 0318 	add.w	r3, r7, #24
 80092e2:	4611      	mov	r1, r2
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fd fef5 	bl	80070d4 <inc_lock>
 80092ea:	4602      	mov	r2, r0
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d102      	bne.n	80092fe <f_open+0x22e>
 80092f8:	2302      	movs	r3, #2
 80092fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80092fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009302:	2b00      	cmp	r3, #0
 8009304:	f040 80a3 	bne.w	800944e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800930c:	4611      	mov	r1, r2
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe fd96 	bl	8007e40 <ld_clust>
 8009314:	4602      	mov	r2, r0
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800931a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931c:	331c      	adds	r3, #28
 800931e:	4618      	mov	r0, r3
 8009320:	f7fd fd7d 	bl	8006e1e <ld_dword>
 8009324:	4602      	mov	r2, r0
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009330:	697a      	ldr	r2, [r7, #20]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	88da      	ldrh	r2, [r3, #6]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	79fa      	ldrb	r2, [r7, #7]
 8009342:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2200      	movs	r2, #0
 800934e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	3330      	adds	r3, #48	; 0x30
 800935a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800935e:	2100      	movs	r1, #0
 8009360:	4618      	mov	r0, r3
 8009362:	f7fd fde3 	bl	8006f2c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009366:	79fb      	ldrb	r3, [r7, #7]
 8009368:	f003 0320 	and.w	r3, r3, #32
 800936c:	2b00      	cmp	r3, #0
 800936e:	d06e      	beq.n	800944e <f_open+0x37e>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d06a      	beq.n	800944e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	895b      	ldrh	r3, [r3, #10]
 8009384:	461a      	mov	r2, r3
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	899b      	ldrh	r3, [r3, #12]
 800938a:	fb02 f303 	mul.w	r3, r2, r3
 800938e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800939c:	e016      	b.n	80093cc <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7fe f882 	bl	80074ac <get_fat>
 80093a8:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80093aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d802      	bhi.n	80093b6 <f_open+0x2e6>
 80093b0:	2302      	movs	r3, #2
 80093b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80093b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093bc:	d102      	bne.n	80093c4 <f_open+0x2f4>
 80093be:	2301      	movs	r3, #1
 80093c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80093c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80093c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d103      	bne.n	80093dc <f_open+0x30c>
 80093d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80093d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093d8:	429a      	cmp	r2, r3
 80093da:	d8e0      	bhi.n	800939e <f_open+0x2ce>
				}
				fp->clust = clst;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80093e0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80093e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d131      	bne.n	800944e <f_open+0x37e>
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	899b      	ldrh	r3, [r3, #12]
 80093ee:	461a      	mov	r2, r3
 80093f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80093f6:	fb01 f202 	mul.w	r2, r1, r2
 80093fa:	1a9b      	subs	r3, r3, r2
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d026      	beq.n	800944e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009404:	4618      	mov	r0, r3
 8009406:	f7fe f833 	bl	8007470 <clust2sect>
 800940a:	64f8      	str	r0, [r7, #76]	; 0x4c
 800940c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800940e:	2b00      	cmp	r3, #0
 8009410:	d103      	bne.n	800941a <f_open+0x34a>
						res = FR_INT_ERR;
 8009412:	2302      	movs	r3, #2
 8009414:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009418:	e019      	b.n	800944e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	899b      	ldrh	r3, [r3, #12]
 800941e:	461a      	mov	r2, r3
 8009420:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009422:	fbb3 f2f2 	udiv	r2, r3, r2
 8009426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009428:	441a      	add	r2, r3
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	7858      	ldrb	r0, [r3, #1]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6a1a      	ldr	r2, [r3, #32]
 800943c:	2301      	movs	r3, #1
 800943e:	f7fd fc79 	bl	8006d34 <disk_read>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d002      	beq.n	800944e <f_open+0x37e>
 8009448:	2301      	movs	r3, #1
 800944a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800944e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009452:	2b00      	cmp	r3, #0
 8009454:	d002      	beq.n	800945c <f_open+0x38c>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2200      	movs	r2, #0
 800945a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800945c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009460:	4618      	mov	r0, r3
 8009462:	3768      	adds	r7, #104	; 0x68
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08c      	sub	sp, #48	; 0x30
 800946c:	af00      	add	r7, sp, #0
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	607a      	str	r2, [r7, #4]
 8009474:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	2200      	movs	r2, #0
 800947e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f107 0210 	add.w	r2, r7, #16
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7ff fda5 	bl	8008fd8 <validate>
 800948e:	4603      	mov	r3, r0
 8009490:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009494:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009498:	2b00      	cmp	r3, #0
 800949a:	d107      	bne.n	80094ac <f_write+0x44>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	7d5b      	ldrb	r3, [r3, #21]
 80094a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80094a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <f_write+0x4a>
 80094ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094b0:	e16a      	b.n	8009788 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	7d1b      	ldrb	r3, [r3, #20]
 80094b6:	f003 0302 	and.w	r3, r3, #2
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d101      	bne.n	80094c2 <f_write+0x5a>
 80094be:	2307      	movs	r3, #7
 80094c0:	e162      	b.n	8009788 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	699a      	ldr	r2, [r3, #24]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	441a      	add	r2, r3
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	f080 814c 	bcs.w	800976c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	699b      	ldr	r3, [r3, #24]
 80094d8:	43db      	mvns	r3, r3
 80094da:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80094dc:	e146      	b.n	800976c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	8992      	ldrh	r2, [r2, #12]
 80094e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80094ea:	fb01 f202 	mul.w	r2, r1, r2
 80094ee:	1a9b      	subs	r3, r3, r2
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f040 80f1 	bne.w	80096d8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	699b      	ldr	r3, [r3, #24]
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	8992      	ldrh	r2, [r2, #12]
 80094fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	8952      	ldrh	r2, [r2, #10]
 8009506:	3a01      	subs	r2, #1
 8009508:	4013      	ands	r3, r2
 800950a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800950c:	69bb      	ldr	r3, [r7, #24]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d143      	bne.n	800959a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	699b      	ldr	r3, [r3, #24]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d10c      	bne.n	8009534 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009522:	2b00      	cmp	r3, #0
 8009524:	d11a      	bne.n	800955c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2100      	movs	r1, #0
 800952a:	4618      	mov	r0, r3
 800952c:	f7fe fa13 	bl	8007956 <create_chain>
 8009530:	62b8      	str	r0, [r7, #40]	; 0x28
 8009532:	e013      	b.n	800955c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009538:	2b00      	cmp	r3, #0
 800953a:	d007      	beq.n	800954c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	4619      	mov	r1, r3
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f7fe fa9f 	bl	8007a86 <clmt_clust>
 8009548:	62b8      	str	r0, [r7, #40]	; 0x28
 800954a:	e007      	b.n	800955c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	4619      	mov	r1, r3
 8009554:	4610      	mov	r0, r2
 8009556:	f7fe f9fe 	bl	8007956 <create_chain>
 800955a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800955c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955e:	2b00      	cmp	r3, #0
 8009560:	f000 8109 	beq.w	8009776 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009566:	2b01      	cmp	r3, #1
 8009568:	d104      	bne.n	8009574 <f_write+0x10c>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2202      	movs	r2, #2
 800956e:	755a      	strb	r2, [r3, #21]
 8009570:	2302      	movs	r3, #2
 8009572:	e109      	b.n	8009788 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800957a:	d104      	bne.n	8009586 <f_write+0x11e>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2201      	movs	r2, #1
 8009580:	755a      	strb	r2, [r3, #21]
 8009582:	2301      	movs	r3, #1
 8009584:	e100      	b.n	8009788 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800958a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d102      	bne.n	800959a <f_write+0x132>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009598:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	7d1b      	ldrb	r3, [r3, #20]
 800959e:	b25b      	sxtb	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	da18      	bge.n	80095d6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	7858      	ldrb	r0, [r3, #1]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6a1a      	ldr	r2, [r3, #32]
 80095b2:	2301      	movs	r3, #1
 80095b4:	f7fd fbde 	bl	8006d74 <disk_write>
 80095b8:	4603      	mov	r3, r0
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d004      	beq.n	80095c8 <f_write+0x160>
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2201      	movs	r2, #1
 80095c2:	755a      	strb	r2, [r3, #21]
 80095c4:	2301      	movs	r3, #1
 80095c6:	e0df      	b.n	8009788 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	7d1b      	ldrb	r3, [r3, #20]
 80095cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80095d6:	693a      	ldr	r2, [r7, #16]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	69db      	ldr	r3, [r3, #28]
 80095dc:	4619      	mov	r1, r3
 80095de:	4610      	mov	r0, r2
 80095e0:	f7fd ff46 	bl	8007470 <clust2sect>
 80095e4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d104      	bne.n	80095f6 <f_write+0x18e>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2202      	movs	r2, #2
 80095f0:	755a      	strb	r2, [r3, #21]
 80095f2:	2302      	movs	r3, #2
 80095f4:	e0c8      	b.n	8009788 <f_write+0x320>
			sect += csect;
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	4413      	add	r3, r2
 80095fc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	899b      	ldrh	r3, [r3, #12]
 8009602:	461a      	mov	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	fbb3 f3f2 	udiv	r3, r3, r2
 800960a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d043      	beq.n	800969a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009612:	69ba      	ldr	r2, [r7, #24]
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	4413      	add	r3, r2
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	8952      	ldrh	r2, [r2, #10]
 800961c:	4293      	cmp	r3, r2
 800961e:	d905      	bls.n	800962c <f_write+0x1c4>
					cc = fs->csize - csect;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	895b      	ldrh	r3, [r3, #10]
 8009624:	461a      	mov	r2, r3
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	1ad3      	subs	r3, r2, r3
 800962a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	7858      	ldrb	r0, [r3, #1]
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	697a      	ldr	r2, [r7, #20]
 8009634:	69f9      	ldr	r1, [r7, #28]
 8009636:	f7fd fb9d 	bl	8006d74 <disk_write>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	d004      	beq.n	800964a <f_write+0x1e2>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2201      	movs	r2, #1
 8009644:	755a      	strb	r2, [r3, #21]
 8009646:	2301      	movs	r3, #1
 8009648:	e09e      	b.n	8009788 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6a1a      	ldr	r2, [r3, #32]
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	1ad3      	subs	r3, r2, r3
 8009652:	6a3a      	ldr	r2, [r7, #32]
 8009654:	429a      	cmp	r2, r3
 8009656:	d918      	bls.n	800968a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	6a1a      	ldr	r2, [r3, #32]
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	1ad3      	subs	r3, r2, r3
 8009666:	693a      	ldr	r2, [r7, #16]
 8009668:	8992      	ldrh	r2, [r2, #12]
 800966a:	fb02 f303 	mul.w	r3, r2, r3
 800966e:	69fa      	ldr	r2, [r7, #28]
 8009670:	18d1      	adds	r1, r2, r3
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	899b      	ldrh	r3, [r3, #12]
 8009676:	461a      	mov	r2, r3
 8009678:	f7fd fc38 	bl	8006eec <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	7d1b      	ldrb	r3, [r3, #20]
 8009680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009684:	b2da      	uxtb	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	899b      	ldrh	r3, [r3, #12]
 800968e:	461a      	mov	r2, r3
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	fb02 f303 	mul.w	r3, r2, r3
 8009696:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009698:	e04b      	b.n	8009732 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6a1b      	ldr	r3, [r3, #32]
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d016      	beq.n	80096d2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	699a      	ldr	r2, [r3, #24]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d210      	bcs.n	80096d2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	7858      	ldrb	r0, [r3, #1]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80096ba:	2301      	movs	r3, #1
 80096bc:	697a      	ldr	r2, [r7, #20]
 80096be:	f7fd fb39 	bl	8006d34 <disk_read>
 80096c2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d004      	beq.n	80096d2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2201      	movs	r2, #1
 80096cc:	755a      	strb	r2, [r3, #21]
 80096ce:	2301      	movs	r3, #1
 80096d0:	e05a      	b.n	8009788 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	697a      	ldr	r2, [r7, #20]
 80096d6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	899b      	ldrh	r3, [r3, #12]
 80096dc:	4618      	mov	r0, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	699b      	ldr	r3, [r3, #24]
 80096e2:	693a      	ldr	r2, [r7, #16]
 80096e4:	8992      	ldrh	r2, [r2, #12]
 80096e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80096ea:	fb01 f202 	mul.w	r2, r1, r2
 80096ee:	1a9b      	subs	r3, r3, r2
 80096f0:	1ac3      	subs	r3, r0, r3
 80096f2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80096f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	429a      	cmp	r2, r3
 80096fa:	d901      	bls.n	8009700 <f_write+0x298>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	699b      	ldr	r3, [r3, #24]
 800970a:	693a      	ldr	r2, [r7, #16]
 800970c:	8992      	ldrh	r2, [r2, #12]
 800970e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009712:	fb00 f202 	mul.w	r2, r0, r2
 8009716:	1a9b      	subs	r3, r3, r2
 8009718:	440b      	add	r3, r1
 800971a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800971c:	69f9      	ldr	r1, [r7, #28]
 800971e:	4618      	mov	r0, r3
 8009720:	f7fd fbe4 	bl	8006eec <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	7d1b      	ldrb	r3, [r3, #20]
 8009728:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800972c:	b2da      	uxtb	r2, r3
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009732:	69fa      	ldr	r2, [r7, #28]
 8009734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009736:	4413      	add	r3, r2
 8009738:	61fb      	str	r3, [r7, #28]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	699a      	ldr	r2, [r3, #24]
 800973e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009740:	441a      	add	r2, r3
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	619a      	str	r2, [r3, #24]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	68da      	ldr	r2, [r3, #12]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	699b      	ldr	r3, [r3, #24]
 800974e:	429a      	cmp	r2, r3
 8009750:	bf38      	it	cc
 8009752:	461a      	movcc	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	60da      	str	r2, [r3, #12]
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800975e:	441a      	add	r2, r3
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	601a      	str	r2, [r3, #0]
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009768:	1ad3      	subs	r3, r2, r3
 800976a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	f47f aeb5 	bne.w	80094de <f_write+0x76>
 8009774:	e000      	b.n	8009778 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009776:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	7d1b      	ldrb	r3, [r3, #20]
 800977c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009780:	b2da      	uxtb	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3730      	adds	r7, #48	; 0x30
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f107 0208 	add.w	r2, r7, #8
 800979e:	4611      	mov	r1, r2
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7ff fc19 	bl	8008fd8 <validate>
 80097a6:	4603      	mov	r3, r0
 80097a8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80097aa:	7dfb      	ldrb	r3, [r7, #23]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d168      	bne.n	8009882 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	7d1b      	ldrb	r3, [r3, #20]
 80097b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d062      	beq.n	8009882 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	7d1b      	ldrb	r3, [r3, #20]
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	da15      	bge.n	80097f2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	7858      	ldrb	r0, [r3, #1]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6a1a      	ldr	r2, [r3, #32]
 80097d4:	2301      	movs	r3, #1
 80097d6:	f7fd facd 	bl	8006d74 <disk_write>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d001      	beq.n	80097e4 <f_sync+0x54>
 80097e0:	2301      	movs	r3, #1
 80097e2:	e04f      	b.n	8009884 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	7d1b      	ldrb	r3, [r3, #20]
 80097e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097ec:	b2da      	uxtb	r2, r3
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80097f2:	f7fd fa03 	bl	8006bfc <get_fattime>
 80097f6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fe:	4619      	mov	r1, r3
 8009800:	4610      	mov	r0, r2
 8009802:	f7fd fd97 	bl	8007334 <move_window>
 8009806:	4603      	mov	r3, r0
 8009808:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800980a:	7dfb      	ldrb	r3, [r7, #23]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d138      	bne.n	8009882 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009814:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	330b      	adds	r3, #11
 800981a:	781a      	ldrb	r2, [r3, #0]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	330b      	adds	r3, #11
 8009820:	f042 0220 	orr.w	r2, r2, #32
 8009824:	b2d2      	uxtb	r2, r2
 8009826:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	461a      	mov	r2, r3
 8009832:	68f9      	ldr	r1, [r7, #12]
 8009834:	f7fe fb23 	bl	8007e7e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f103 021c 	add.w	r2, r3, #28
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	4619      	mov	r1, r3
 8009844:	4610      	mov	r0, r2
 8009846:	f7fd fb26 	bl	8006e96 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	3316      	adds	r3, #22
 800984e:	6939      	ldr	r1, [r7, #16]
 8009850:	4618      	mov	r0, r3
 8009852:	f7fd fb20 	bl	8006e96 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	3312      	adds	r3, #18
 800985a:	2100      	movs	r1, #0
 800985c:	4618      	mov	r0, r3
 800985e:	f7fd fb00 	bl	8006e62 <st_word>
					fs->wflag = 1;
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2201      	movs	r2, #1
 8009866:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	4618      	mov	r0, r3
 800986c:	f7fd fd90 	bl	8007390 <sync_fs>
 8009870:	4603      	mov	r3, r0
 8009872:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	7d1b      	ldrb	r3, [r3, #20]
 8009878:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800987c:	b2da      	uxtb	r2, r3
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009882:	7dfb      	ldrb	r3, [r7, #23]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3718      	adds	r7, #24
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f7ff ff7b 	bl	8009790 <f_sync>
 800989a:	4603      	mov	r3, r0
 800989c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800989e:	7bfb      	ldrb	r3, [r7, #15]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d118      	bne.n	80098d6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f107 0208 	add.w	r2, r7, #8
 80098aa:	4611      	mov	r1, r2
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7ff fb93 	bl	8008fd8 <validate>
 80098b2:	4603      	mov	r3, r0
 80098b4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10c      	bne.n	80098d6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7fd fc95 	bl	80071f0 <dec_lock>
 80098c6:	4603      	mov	r3, r0
 80098c8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80098ca:	7bfb      	ldrb	r3, [r7, #15]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d102      	bne.n	80098d6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80098d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3710      	adds	r7, #16
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b092      	sub	sp, #72	; 0x48
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	60f8      	str	r0, [r7, #12]
 80098e8:	60b9      	str	r1, [r7, #8]
 80098ea:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80098ec:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80098f0:	f107 030c 	add.w	r3, r7, #12
 80098f4:	2200      	movs	r2, #0
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7ff f8e8 	bl	8008acc <find_volume>
 80098fc:	4603      	mov	r3, r0
 80098fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8009902:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009906:	2b00      	cmp	r3, #0
 8009908:	f040 8099 	bne.w	8009a3e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800990c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009914:	699a      	ldr	r2, [r3, #24]
 8009916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009918:	69db      	ldr	r3, [r3, #28]
 800991a:	3b02      	subs	r3, #2
 800991c:	429a      	cmp	r2, r3
 800991e:	d804      	bhi.n	800992a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009922:	699a      	ldr	r2, [r3, #24]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	601a      	str	r2, [r3, #0]
 8009928:	e089      	b.n	8009a3e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800992a:	2300      	movs	r3, #0
 800992c:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800992e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d128      	bne.n	8009988 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009936:	2302      	movs	r3, #2
 8009938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800993a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800993e:	f107 0314 	add.w	r3, r7, #20
 8009942:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009944:	4618      	mov	r0, r3
 8009946:	f7fd fdb1 	bl	80074ac <get_fat>
 800994a:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800994c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800994e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009952:	d103      	bne.n	800995c <f_getfree+0x7c>
 8009954:	2301      	movs	r3, #1
 8009956:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800995a:	e063      	b.n	8009a24 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800995c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800995e:	2b01      	cmp	r3, #1
 8009960:	d103      	bne.n	800996a <f_getfree+0x8a>
 8009962:	2302      	movs	r3, #2
 8009964:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009968:	e05c      	b.n	8009a24 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800996a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800996c:	2b00      	cmp	r3, #0
 800996e:	d102      	bne.n	8009976 <f_getfree+0x96>
 8009970:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009972:	3301      	adds	r3, #1
 8009974:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8009976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009978:	3301      	adds	r3, #1
 800997a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800997c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997e:	69db      	ldr	r3, [r3, #28]
 8009980:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009982:	429a      	cmp	r2, r3
 8009984:	d3db      	bcc.n	800993e <f_getfree+0x5e>
 8009986:	e04d      	b.n	8009a24 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998a:	69db      	ldr	r3, [r3, #28]
 800998c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800998e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009992:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8009994:	2300      	movs	r3, #0
 8009996:	637b      	str	r3, [r7, #52]	; 0x34
 8009998:	2300      	movs	r3, #0
 800999a:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800999c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d113      	bne.n	80099ca <f_getfree+0xea>
							res = move_window(fs, sect++);
 80099a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80099a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	63ba      	str	r2, [r7, #56]	; 0x38
 80099aa:	4619      	mov	r1, r3
 80099ac:	f7fd fcc2 	bl	8007334 <move_window>
 80099b0:	4603      	mov	r3, r0
 80099b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80099b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d131      	bne.n	8009a22 <f_getfree+0x142>
							p = fs->win;
 80099be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c0:	3338      	adds	r3, #56	; 0x38
 80099c2:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80099c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c6:	899b      	ldrh	r3, [r3, #12]
 80099c8:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80099ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099cc:	781b      	ldrb	r3, [r3, #0]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d10f      	bne.n	80099f2 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80099d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099d4:	f7fd fa0c 	bl	8006df0 <ld_word>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d102      	bne.n	80099e4 <f_getfree+0x104>
 80099de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099e0:	3301      	adds	r3, #1
 80099e2:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80099e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e6:	3302      	adds	r3, #2
 80099e8:	633b      	str	r3, [r7, #48]	; 0x30
 80099ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099ec:	3b02      	subs	r3, #2
 80099ee:	637b      	str	r3, [r7, #52]	; 0x34
 80099f0:	e010      	b.n	8009a14 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80099f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099f4:	f7fd fa13 	bl	8006e1e <ld_dword>
 80099f8:	4603      	mov	r3, r0
 80099fa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d102      	bne.n	8009a08 <f_getfree+0x128>
 8009a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a04:	3301      	adds	r3, #1
 8009a06:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8009a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a0a:	3304      	adds	r3, #4
 8009a0c:	633b      	str	r3, [r7, #48]	; 0x30
 8009a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a10:	3b04      	subs	r3, #4
 8009a12:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8009a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a16:	3b01      	subs	r3, #1
 8009a18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1bd      	bne.n	800999c <f_getfree+0xbc>
 8009a20:	e000      	b.n	8009a24 <f_getfree+0x144>
							if (res != FR_OK) break;
 8009a22:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a28:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a2e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a32:	791a      	ldrb	r2, [r3, #4]
 8009a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a36:	f042 0201 	orr.w	r2, r2, #1
 8009a3a:	b2d2      	uxtb	r2, r2
 8009a3c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009a3e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3748      	adds	r7, #72	; 0x48
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b098      	sub	sp, #96	; 0x60
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8009a52:	f107 010c 	add.w	r1, r7, #12
 8009a56:	1d3b      	adds	r3, r7, #4
 8009a58:	2202      	movs	r2, #2
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7ff f836 	bl	8008acc <find_volume>
 8009a60:	4603      	mov	r3, r0
 8009a62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 8009a6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f040 80f2 	bne.w	8009c58 <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	f107 0310 	add.w	r3, r7, #16
 8009a7a:	4611      	mov	r1, r2
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7fe ff15 	bl	80088ac <follow_path>
 8009a82:	4603      	mov	r3, r0
 8009a84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8009a88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d102      	bne.n	8009a96 <f_mkdir+0x4c>
 8009a90:	2308      	movs	r3, #8
 8009a92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8009a96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a9a:	2b04      	cmp	r3, #4
 8009a9c:	f040 80dc 	bne.w	8009c58 <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8009aa0:	f107 0310 	add.w	r3, r7, #16
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7fd ff55 	bl	8007956 <create_chain>
 8009aac:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	895b      	ldrh	r3, [r3, #10]
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	899b      	ldrh	r3, [r3, #12]
 8009ab8:	fb02 f303 	mul.w	r3, r2, r3
 8009abc:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8009ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d102      	bne.n	8009ad0 <f_mkdir+0x86>
 8009aca:	2307      	movs	r3, #7
 8009acc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 8009ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d102      	bne.n	8009adc <f_mkdir+0x92>
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009adc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae2:	d102      	bne.n	8009aea <f_mkdir+0xa0>
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8009aea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d106      	bne.n	8009b00 <f_mkdir+0xb6>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	4618      	mov	r0, r3
 8009af6:	f7fd fbd9 	bl	80072ac <sync_window>
 8009afa:	4603      	mov	r3, r0
 8009afc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 8009b00:	f7fd f87c 	bl	8006bfc <get_fattime>
 8009b04:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 8009b06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d16c      	bne.n	8009be8 <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7fd fcac 	bl	8007470 <clust2sect>
 8009b18:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	3338      	adds	r3, #56	; 0x38
 8009b1e:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	899b      	ldrh	r3, [r3, #12]
 8009b24:	461a      	mov	r2, r3
 8009b26:	2100      	movs	r1, #0
 8009b28:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009b2a:	f7fd f9ff 	bl	8006f2c <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8009b2e:	220b      	movs	r2, #11
 8009b30:	2120      	movs	r1, #32
 8009b32:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009b34:	f7fd f9fa 	bl	8006f2c <mem_set>
					dir[DIR_Name] = '.';
 8009b38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b3a:	222e      	movs	r2, #46	; 0x2e
 8009b3c:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8009b3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b40:	330b      	adds	r3, #11
 8009b42:	2210      	movs	r2, #16
 8009b44:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8009b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b48:	3316      	adds	r3, #22
 8009b4a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	f7fd f9a2 	bl	8006e96 <st_dword>
					st_clust(fs, dir, dcl);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009b56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7fe f990 	bl	8007e7e <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8009b5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b60:	3320      	adds	r3, #32
 8009b62:	2220      	movs	r2, #32
 8009b64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7fd f9c0 	bl	8006eec <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8009b6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b6e:	3321      	adds	r3, #33	; 0x21
 8009b70:	222e      	movs	r2, #46	; 0x2e
 8009b72:	701a      	strb	r2, [r3, #0]
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	2b03      	cmp	r3, #3
 8009b7e:	d106      	bne.n	8009b8e <f_mkdir+0x144>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b84:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d101      	bne.n	8009b8e <f_mkdir+0x144>
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b92:	3320      	adds	r3, #32
 8009b94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009b96:	4619      	mov	r1, r3
 8009b98:	f7fe f971 	bl	8007e7e <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	895b      	ldrh	r3, [r3, #10]
 8009ba0:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ba2:	e01c      	b.n	8009bde <f_mkdir+0x194>
					fs->winsect = dsc++;
 8009ba4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	657a      	str	r2, [r7, #84]	; 0x54
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fd fb78 	bl	80072ac <sync_window>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 8009bc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d10d      	bne.n	8009be6 <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	899b      	ldrh	r3, [r3, #12]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009bd4:	f7fd f9aa 	bl	8006f2c <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8009bd8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	65bb      	str	r3, [r7, #88]	; 0x58
 8009bde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1df      	bne.n	8009ba4 <f_mkdir+0x15a>
 8009be4:	e000      	b.n	8009be8 <f_mkdir+0x19e>
					if (res != FR_OK) break;
 8009be6:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8009be8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d107      	bne.n	8009c00 <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8009bf0:	f107 0310 	add.w	r3, r7, #16
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f7fe fba9 	bl	800834c <dir_register>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 8009c00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d120      	bne.n	8009c4a <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8009c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c0a:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8009c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c0e:	3316      	adds	r3, #22
 8009c10:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fd f93f 	bl	8006e96 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009c1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7fe f92d 	bl	8007e7e <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8009c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c26:	330b      	adds	r3, #11
 8009c28:	2210      	movs	r2, #16
 8009c2a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8009c32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10e      	bne.n	8009c58 <f_mkdir+0x20e>
					res = sync_fs(fs);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7fd fba7 	bl	8007390 <sync_fs>
 8009c42:	4603      	mov	r3, r0
 8009c44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009c48:	e006      	b.n	8009c58 <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8009c4a:	f107 0310 	add.w	r3, r7, #16
 8009c4e:	2200      	movs	r2, #0
 8009c50:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7fd fe1a 	bl	800788c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8009c58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3760      	adds	r7, #96	; 0x60
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b084      	sub	sp, #16
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	2b0a      	cmp	r3, #10
 8009c74:	d103      	bne.n	8009c7e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009c76:	210d      	movs	r1, #13
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f7ff fff3 	bl	8009c64 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	db25      	blt.n	8009cd6 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	1c5a      	adds	r2, r3, #1
 8009c8e:	60fa      	str	r2, [r7, #12]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	4413      	add	r3, r2
 8009c94:	78fa      	ldrb	r2, [r7, #3]
 8009c96:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2b3c      	cmp	r3, #60	; 0x3c
 8009c9c:	dd12      	ble.n	8009cc4 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6818      	ldr	r0, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f103 010c 	add.w	r1, r3, #12
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	f107 0308 	add.w	r3, r7, #8
 8009cae:	f7ff fbdb 	bl	8009468 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009cb2:	68ba      	ldr	r2, [r7, #8]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d101      	bne.n	8009cbe <putc_bfd+0x5a>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e001      	b.n	8009cc2 <putc_bfd+0x5e>
 8009cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc2:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	609a      	str	r2, [r3, #8]
 8009cd4:	e000      	b.n	8009cd8 <putc_bfd+0x74>
	if (i < 0) return;
 8009cd6:	bf00      	nop
}
 8009cd8:	3710      	adds	r7, #16
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}

08009cde <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8009cde:	b580      	push	{r7, lr}
 8009ce0:	b084      	sub	sp, #16
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	db16      	blt.n	8009d1c <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6818      	ldr	r0, [r3, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f103 010c 	add.w	r1, r3, #12
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	f107 030c 	add.w	r3, r7, #12
 8009d02:	f7ff fbb1 	bl	8009468 <f_write>
 8009d06:	4603      	mov	r3, r0
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d107      	bne.n	8009d1c <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d102      	bne.n	8009d1c <putc_flush+0x3e>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	e001      	b.n	8009d20 <putc_flush+0x42>
	return EOF;
 8009d1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3710      	adds	r7, #16
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b083      	sub	sp, #12
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	683a      	ldr	r2, [r7, #0]
 8009d36:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	605a      	str	r2, [r3, #4]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	685a      	ldr	r2, [r3, #4]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	609a      	str	r2, [r3, #8]
}
 8009d46:	bf00      	nop
 8009d48:	370c      	adds	r7, #12
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bc80      	pop	{r7}
 8009d4e:	4770      	bx	lr

08009d50 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8009d50:	b40e      	push	{r1, r2, r3}
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b0a7      	sub	sp, #156	; 0x9c
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 8009d5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009d5e:	6879      	ldr	r1, [r7, #4]
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7ff ffe1 	bl	8009d28 <putc_init>

	va_start(arp, fmt);
 8009d66:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8009d6a:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 8009d6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009d70:	1c5a      	adds	r2, r3, #1
 8009d72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 8009d7c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 81f2 	beq.w	800a16a <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 8009d86:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009d8a:	2b25      	cmp	r3, #37	; 0x25
 8009d8c:	d008      	beq.n	8009da0 <f_printf+0x50>
			putc_bfd(&pb, c);
 8009d8e:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8009d92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009d96:	4611      	mov	r1, r2
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7ff ff63 	bl	8009c64 <putc_bfd>
			continue;
 8009d9e:	e1e3      	b.n	800a168 <f_printf+0x418>
		}
		w = f = 0;
 8009da0:	2300      	movs	r3, #0
 8009da2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009da6:	2300      	movs	r3, #0
 8009da8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 8009dac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009db0:	1c5a      	adds	r2, r3, #1
 8009db2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8009dbc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009dc0:	2b30      	cmp	r3, #48	; 0x30
 8009dc2:	d10b      	bne.n	8009ddc <f_printf+0x8c>
			f = 1; c = *fmt++;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009dca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009dce:	1c5a      	adds	r2, r3, #1
 8009dd0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8009dda:	e024      	b.n	8009e26 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8009ddc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009de0:	2b2d      	cmp	r3, #45	; 0x2d
 8009de2:	d120      	bne.n	8009e26 <f_printf+0xd6>
				f = 2; c = *fmt++;
 8009de4:	2302      	movs	r3, #2
 8009de6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009dea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009dee:	1c5a      	adds	r2, r3, #1
 8009df0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 8009dfa:	e014      	b.n	8009e26 <f_printf+0xd6>
			w = w * 10 + c - '0';
 8009dfc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009e00:	4613      	mov	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4413      	add	r3, r2
 8009e06:	005b      	lsls	r3, r3, #1
 8009e08:	461a      	mov	r2, r3
 8009e0a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e0e:	4413      	add	r3, r2
 8009e10:	3b30      	subs	r3, #48	; 0x30
 8009e12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 8009e16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009e1a:	1c5a      	adds	r2, r3, #1
 8009e1c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 8009e26:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e2a:	2b2f      	cmp	r3, #47	; 0x2f
 8009e2c:	d903      	bls.n	8009e36 <f_printf+0xe6>
 8009e2e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e32:	2b39      	cmp	r3, #57	; 0x39
 8009e34:	d9e2      	bls.n	8009dfc <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8009e36:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e3a:	2b6c      	cmp	r3, #108	; 0x6c
 8009e3c:	d003      	beq.n	8009e46 <f_printf+0xf6>
 8009e3e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e42:	2b4c      	cmp	r3, #76	; 0x4c
 8009e44:	d10d      	bne.n	8009e62 <f_printf+0x112>
			f |= 4; c = *fmt++;
 8009e46:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009e4a:	f043 0304 	orr.w	r3, r3, #4
 8009e4e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8009e52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 8009e62:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 8181 	beq.w	800a16e <f_printf+0x41e>
		d = c;
 8009e6c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8009e70:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 8009e74:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009e78:	2b60      	cmp	r3, #96	; 0x60
 8009e7a:	d908      	bls.n	8009e8e <f_printf+0x13e>
 8009e7c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009e80:	2b7a      	cmp	r3, #122	; 0x7a
 8009e82:	d804      	bhi.n	8009e8e <f_printf+0x13e>
 8009e84:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009e88:	3b20      	subs	r3, #32
 8009e8a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 8009e8e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009e92:	3b42      	subs	r3, #66	; 0x42
 8009e94:	2b16      	cmp	r3, #22
 8009e96:	f200 8098 	bhi.w	8009fca <f_printf+0x27a>
 8009e9a:	a201      	add	r2, pc, #4	; (adr r2, 8009ea0 <f_printf+0x150>)
 8009e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea0:	08009fab 	.word	0x08009fab
 8009ea4:	08009f93 	.word	0x08009f93
 8009ea8:	08009fbb 	.word	0x08009fbb
 8009eac:	08009fcb 	.word	0x08009fcb
 8009eb0:	08009fcb 	.word	0x08009fcb
 8009eb4:	08009fcb 	.word	0x08009fcb
 8009eb8:	08009fcb 	.word	0x08009fcb
 8009ebc:	08009fcb 	.word	0x08009fcb
 8009ec0:	08009fcb 	.word	0x08009fcb
 8009ec4:	08009fcb 	.word	0x08009fcb
 8009ec8:	08009fcb 	.word	0x08009fcb
 8009ecc:	08009fcb 	.word	0x08009fcb
 8009ed0:	08009fcb 	.word	0x08009fcb
 8009ed4:	08009fb3 	.word	0x08009fb3
 8009ed8:	08009fcb 	.word	0x08009fcb
 8009edc:	08009fcb 	.word	0x08009fcb
 8009ee0:	08009fcb 	.word	0x08009fcb
 8009ee4:	08009efd 	.word	0x08009efd
 8009ee8:	08009fcb 	.word	0x08009fcb
 8009eec:	08009fbb 	.word	0x08009fbb
 8009ef0:	08009fcb 	.word	0x08009fcb
 8009ef4:	08009fcb 	.word	0x08009fcb
 8009ef8:	08009fc3 	.word	0x08009fc3
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8009efc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009efe:	1d1a      	adds	r2, r3, #4
 8009f00:	67ba      	str	r2, [r7, #120]	; 0x78
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 8009f06:	2300      	movs	r3, #0
 8009f08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009f0c:	e004      	b.n	8009f18 <f_printf+0x1c8>
 8009f0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f12:	3301      	adds	r3, #1
 8009f14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009f18:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f1e:	4413      	add	r3, r2
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d1f3      	bne.n	8009f0e <f_printf+0x1be>
			if (!(f & 2)) {
 8009f26:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009f2a:	f003 0302 	and.w	r3, r3, #2
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d11a      	bne.n	8009f68 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 8009f32:	e005      	b.n	8009f40 <f_printf+0x1f0>
 8009f34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009f38:	2120      	movs	r1, #32
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f7ff fe92 	bl	8009c64 <putc_bfd>
 8009f40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f44:	1c5a      	adds	r2, r3, #1
 8009f46:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f4a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d8f0      	bhi.n	8009f34 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 8009f52:	e009      	b.n	8009f68 <f_printf+0x218>
 8009f54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009f5a:	781a      	ldrb	r2, [r3, #0]
 8009f5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009f60:	4611      	mov	r1, r2
 8009f62:	4618      	mov	r0, r3
 8009f64:	f7ff fe7e 	bl	8009c64 <putc_bfd>
 8009f68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d1f1      	bne.n	8009f54 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8009f70:	e005      	b.n	8009f7e <f_printf+0x22e>
 8009f72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009f76:	2120      	movs	r1, #32
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7ff fe73 	bl	8009c64 <putc_bfd>
 8009f7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f82:	1c5a      	adds	r2, r3, #1
 8009f84:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f88:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d8f0      	bhi.n	8009f72 <f_printf+0x222>
			continue;
 8009f90:	e0ea      	b.n	800a168 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8009f92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f94:	1d1a      	adds	r2, r3, #4
 8009f96:	67ba      	str	r2, [r7, #120]	; 0x78
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7ff fe5e 	bl	8009c64 <putc_bfd>
 8009fa8:	e0de      	b.n	800a168 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 8009faa:	2302      	movs	r3, #2
 8009fac:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009fb0:	e014      	b.n	8009fdc <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8009fb2:	2308      	movs	r3, #8
 8009fb4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009fb8:	e010      	b.n	8009fdc <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8009fba:	230a      	movs	r3, #10
 8009fbc:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009fc0:	e00c      	b.n	8009fdc <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8009fc2:	2310      	movs	r3, #16
 8009fc4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8009fc8:	e008      	b.n	8009fdc <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8009fca:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8009fce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7ff fe45 	bl	8009c64 <putc_bfd>
 8009fda:	e0c5      	b.n	800a168 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8009fdc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8009fe0:	f003 0304 	and.w	r3, r3, #4
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d004      	beq.n	8009ff2 <f_printf+0x2a2>
 8009fe8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009fea:	1d1a      	adds	r2, r3, #4
 8009fec:	67ba      	str	r2, [r7, #120]	; 0x78
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	e00c      	b.n	800a00c <f_printf+0x2bc>
 8009ff2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8009ff6:	2b44      	cmp	r3, #68	; 0x44
 8009ff8:	d104      	bne.n	800a004 <f_printf+0x2b4>
 8009ffa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ffc:	1d1a      	adds	r2, r3, #4
 8009ffe:	67ba      	str	r2, [r7, #120]	; 0x78
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	e003      	b.n	800a00c <f_printf+0x2bc>
 800a004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a006:	1d1a      	adds	r2, r3, #4
 800a008:	67ba      	str	r2, [r7, #120]	; 0x78
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800a010:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a014:	2b44      	cmp	r3, #68	; 0x44
 800a016:	d10e      	bne.n	800a036 <f_printf+0x2e6>
 800a018:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	da0a      	bge.n	800a036 <f_printf+0x2e6>
			v = 0 - v;
 800a020:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a024:	425b      	negs	r3, r3
 800a026:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800a02a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a02e:	f043 0308 	orr.w	r3, r3, #8
 800a032:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800a036:	2300      	movs	r3, #0
 800a038:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800a03c:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800a040:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a044:	fbb3 f1f2 	udiv	r1, r3, r2
 800a048:	fb01 f202 	mul.w	r2, r1, r2
 800a04c:	1a9b      	subs	r3, r3, r2
 800a04e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800a052:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800a056:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a05e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800a062:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a066:	2b09      	cmp	r3, #9
 800a068:	d90b      	bls.n	800a082 <f_printf+0x332>
 800a06a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a06e:	2b78      	cmp	r3, #120	; 0x78
 800a070:	d101      	bne.n	800a076 <f_printf+0x326>
 800a072:	2227      	movs	r2, #39	; 0x27
 800a074:	e000      	b.n	800a078 <f_printf+0x328>
 800a076:	2207      	movs	r2, #7
 800a078:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a07c:	4413      	add	r3, r2
 800a07e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800a082:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a086:	1c5a      	adds	r2, r3, #1
 800a088:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a08c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a090:	3230      	adds	r2, #48	; 0x30
 800a092:	b2d2      	uxtb	r2, r2
 800a094:	3398      	adds	r3, #152	; 0x98
 800a096:	443b      	add	r3, r7
 800a098:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800a09c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d003      	beq.n	800a0ac <f_printf+0x35c>
 800a0a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a0a8:	2b1f      	cmp	r3, #31
 800a0aa:	d9c7      	bls.n	800a03c <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800a0ac:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a0b0:	f003 0308 	and.w	r3, r3, #8
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d009      	beq.n	800a0cc <f_printf+0x37c>
 800a0b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a0bc:	1c5a      	adds	r2, r3, #1
 800a0be:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a0c2:	3398      	adds	r3, #152	; 0x98
 800a0c4:	443b      	add	r3, r7
 800a0c6:	222d      	movs	r2, #45	; 0x2d
 800a0c8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800a0cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a0d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a0d4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a0d8:	f003 0301 	and.w	r3, r3, #1
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d001      	beq.n	800a0e4 <f_printf+0x394>
 800a0e0:	2330      	movs	r3, #48	; 0x30
 800a0e2:	e000      	b.n	800a0e6 <f_printf+0x396>
 800a0e4:	2320      	movs	r3, #32
 800a0e6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800a0ea:	e007      	b.n	800a0fc <f_printf+0x3ac>
 800a0ec:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a0f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7ff fdb4 	bl	8009c64 <putc_bfd>
 800a0fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a100:	f003 0302 	and.w	r3, r3, #2
 800a104:	2b00      	cmp	r3, #0
 800a106:	d108      	bne.n	800a11a <f_printf+0x3ca>
 800a108:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a10c:	1c5a      	adds	r2, r3, #1
 800a10e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a112:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a116:	429a      	cmp	r2, r3
 800a118:	d8e8      	bhi.n	800a0ec <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800a11a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a11e:	3b01      	subs	r3, #1
 800a120:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a124:	f107 020c 	add.w	r2, r7, #12
 800a128:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a12c:	4413      	add	r3, r2
 800a12e:	781a      	ldrb	r2, [r3, #0]
 800a130:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a134:	4611      	mov	r1, r2
 800a136:	4618      	mov	r0, r3
 800a138:	f7ff fd94 	bl	8009c64 <putc_bfd>
		} while (i);
 800a13c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1ea      	bne.n	800a11a <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800a144:	e007      	b.n	800a156 <f_printf+0x406>
 800a146:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a14a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a14e:	4611      	mov	r1, r2
 800a150:	4618      	mov	r0, r3
 800a152:	f7ff fd87 	bl	8009c64 <putc_bfd>
 800a156:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a15a:	1c5a      	adds	r2, r3, #1
 800a15c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a160:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a164:	429a      	cmp	r2, r3
 800a166:	d8ee      	bhi.n	800a146 <f_printf+0x3f6>
		c = *fmt++;
 800a168:	e600      	b.n	8009d6c <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800a16a:	bf00      	nop
 800a16c:	e000      	b.n	800a170 <f_printf+0x420>
		if (!c) break;
 800a16e:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800a170:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff fdb2 	bl	8009cde <putc_flush>
 800a17a:	4603      	mov	r3, r0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	379c      	adds	r7, #156	; 0x9c
 800a180:	46bd      	mov	sp, r7
 800a182:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a186:	b003      	add	sp, #12
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop

0800a18c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	4613      	mov	r3, r2
 800a198:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a19a:	2301      	movs	r3, #1
 800a19c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a1a2:	4b1e      	ldr	r3, [pc, #120]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1a4:	7a5b      	ldrb	r3, [r3, #9]
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d131      	bne.n	800a210 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a1ac:	4b1b      	ldr	r3, [pc, #108]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1ae:	7a5b      	ldrb	r3, [r3, #9]
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	4b19      	ldr	r3, [pc, #100]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a1ba:	4b18      	ldr	r3, [pc, #96]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1bc:	7a5b      	ldrb	r3, [r3, #9]
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	4a16      	ldr	r2, [pc, #88]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	4413      	add	r3, r2
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a1ca:	4b14      	ldr	r3, [pc, #80]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1cc:	7a5b      	ldrb	r3, [r3, #9]
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	4b12      	ldr	r3, [pc, #72]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1d4:	4413      	add	r3, r2
 800a1d6:	79fa      	ldrb	r2, [r7, #7]
 800a1d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a1da:	4b10      	ldr	r3, [pc, #64]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1dc:	7a5b      	ldrb	r3, [r3, #9]
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	1c5a      	adds	r2, r3, #1
 800a1e2:	b2d1      	uxtb	r1, r2
 800a1e4:	4a0d      	ldr	r2, [pc, #52]	; (800a21c <FATFS_LinkDriverEx+0x90>)
 800a1e6:	7251      	strb	r1, [r2, #9]
 800a1e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a1ea:	7dbb      	ldrb	r3, [r7, #22]
 800a1ec:	3330      	adds	r3, #48	; 0x30
 800a1ee:	b2da      	uxtb	r2, r3
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	223a      	movs	r2, #58	; 0x3a
 800a1fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	3302      	adds	r3, #2
 800a200:	222f      	movs	r2, #47	; 0x2f
 800a202:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	3303      	adds	r3, #3
 800a208:	2200      	movs	r2, #0
 800a20a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a20c:	2300      	movs	r3, #0
 800a20e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a210:	7dfb      	ldrb	r3, [r7, #23]
}
 800a212:	4618      	mov	r0, r3
 800a214:	371c      	adds	r7, #28
 800a216:	46bd      	mov	sp, r7
 800a218:	bc80      	pop	{r7}
 800a21a:	4770      	bx	lr
 800a21c:	20000a60 	.word	0x20000a60

0800a220 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a22a:	2200      	movs	r2, #0
 800a22c:	6839      	ldr	r1, [r7, #0]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7ff ffac 	bl	800a18c <FATFS_LinkDriverEx>
 800a234:	4603      	mov	r3, r0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
	...

0800a240 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	4603      	mov	r3, r0
 800a248:	6039      	str	r1, [r7, #0]
 800a24a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a24c:	88fb      	ldrh	r3, [r7, #6]
 800a24e:	2b7f      	cmp	r3, #127	; 0x7f
 800a250:	d802      	bhi.n	800a258 <ff_convert+0x18>
		c = chr;
 800a252:	88fb      	ldrh	r3, [r7, #6]
 800a254:	81fb      	strh	r3, [r7, #14]
 800a256:	e025      	b.n	800a2a4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00b      	beq.n	800a276 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a25e:	88fb      	ldrh	r3, [r7, #6]
 800a260:	2bff      	cmp	r3, #255	; 0xff
 800a262:	d805      	bhi.n	800a270 <ff_convert+0x30>
 800a264:	88fb      	ldrh	r3, [r7, #6]
 800a266:	3b80      	subs	r3, #128	; 0x80
 800a268:	4a11      	ldr	r2, [pc, #68]	; (800a2b0 <ff_convert+0x70>)
 800a26a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a26e:	e000      	b.n	800a272 <ff_convert+0x32>
 800a270:	2300      	movs	r3, #0
 800a272:	81fb      	strh	r3, [r7, #14]
 800a274:	e016      	b.n	800a2a4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a276:	2300      	movs	r3, #0
 800a278:	81fb      	strh	r3, [r7, #14]
 800a27a:	e009      	b.n	800a290 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a27c:	89fb      	ldrh	r3, [r7, #14]
 800a27e:	4a0c      	ldr	r2, [pc, #48]	; (800a2b0 <ff_convert+0x70>)
 800a280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a284:	88fa      	ldrh	r2, [r7, #6]
 800a286:	429a      	cmp	r2, r3
 800a288:	d006      	beq.n	800a298 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a28a:	89fb      	ldrh	r3, [r7, #14]
 800a28c:	3301      	adds	r3, #1
 800a28e:	81fb      	strh	r3, [r7, #14]
 800a290:	89fb      	ldrh	r3, [r7, #14]
 800a292:	2b7f      	cmp	r3, #127	; 0x7f
 800a294:	d9f2      	bls.n	800a27c <ff_convert+0x3c>
 800a296:	e000      	b.n	800a29a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a298:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a29a:	89fb      	ldrh	r3, [r7, #14]
 800a29c:	3380      	adds	r3, #128	; 0x80
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a2a4:	89fb      	ldrh	r3, [r7, #14]
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3714      	adds	r7, #20
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bc80      	pop	{r7}
 800a2ae:	4770      	bx	lr
 800a2b0:	08010520 	.word	0x08010520

0800a2b4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a2be:	88fb      	ldrh	r3, [r7, #6]
 800a2c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2c4:	d201      	bcs.n	800a2ca <ff_wtoupper+0x16>
 800a2c6:	4b3d      	ldr	r3, [pc, #244]	; (800a3bc <ff_wtoupper+0x108>)
 800a2c8:	e000      	b.n	800a2cc <ff_wtoupper+0x18>
 800a2ca:	4b3d      	ldr	r3, [pc, #244]	; (800a3c0 <ff_wtoupper+0x10c>)
 800a2cc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	1c9a      	adds	r2, r3, #2
 800a2d2:	617a      	str	r2, [r7, #20]
 800a2d4:	881b      	ldrh	r3, [r3, #0]
 800a2d6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a2d8:	8a7b      	ldrh	r3, [r7, #18]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d068      	beq.n	800a3b0 <ff_wtoupper+0xfc>
 800a2de:	88fa      	ldrh	r2, [r7, #6]
 800a2e0:	8a7b      	ldrh	r3, [r7, #18]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d364      	bcc.n	800a3b0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	1c9a      	adds	r2, r3, #2
 800a2ea:	617a      	str	r2, [r7, #20]
 800a2ec:	881b      	ldrh	r3, [r3, #0]
 800a2ee:	823b      	strh	r3, [r7, #16]
 800a2f0:	8a3b      	ldrh	r3, [r7, #16]
 800a2f2:	0a1b      	lsrs	r3, r3, #8
 800a2f4:	81fb      	strh	r3, [r7, #14]
 800a2f6:	8a3b      	ldrh	r3, [r7, #16]
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a2fc:	88fa      	ldrh	r2, [r7, #6]
 800a2fe:	8a79      	ldrh	r1, [r7, #18]
 800a300:	8a3b      	ldrh	r3, [r7, #16]
 800a302:	440b      	add	r3, r1
 800a304:	429a      	cmp	r2, r3
 800a306:	da49      	bge.n	800a39c <ff_wtoupper+0xe8>
			switch (cmd) {
 800a308:	89fb      	ldrh	r3, [r7, #14]
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	d84f      	bhi.n	800a3ae <ff_wtoupper+0xfa>
 800a30e:	a201      	add	r2, pc, #4	; (adr r2, 800a314 <ff_wtoupper+0x60>)
 800a310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a314:	0800a339 	.word	0x0800a339
 800a318:	0800a34b 	.word	0x0800a34b
 800a31c:	0800a361 	.word	0x0800a361
 800a320:	0800a369 	.word	0x0800a369
 800a324:	0800a371 	.word	0x0800a371
 800a328:	0800a379 	.word	0x0800a379
 800a32c:	0800a381 	.word	0x0800a381
 800a330:	0800a389 	.word	0x0800a389
 800a334:	0800a391 	.word	0x0800a391
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a338:	88fa      	ldrh	r2, [r7, #6]
 800a33a:	8a7b      	ldrh	r3, [r7, #18]
 800a33c:	1ad3      	subs	r3, r2, r3
 800a33e:	005b      	lsls	r3, r3, #1
 800a340:	697a      	ldr	r2, [r7, #20]
 800a342:	4413      	add	r3, r2
 800a344:	881b      	ldrh	r3, [r3, #0]
 800a346:	80fb      	strh	r3, [r7, #6]
 800a348:	e027      	b.n	800a39a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a34a:	88fa      	ldrh	r2, [r7, #6]
 800a34c:	8a7b      	ldrh	r3, [r7, #18]
 800a34e:	1ad3      	subs	r3, r2, r3
 800a350:	b29b      	uxth	r3, r3
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	b29b      	uxth	r3, r3
 800a358:	88fa      	ldrh	r2, [r7, #6]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	80fb      	strh	r3, [r7, #6]
 800a35e:	e01c      	b.n	800a39a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a360:	88fb      	ldrh	r3, [r7, #6]
 800a362:	3b10      	subs	r3, #16
 800a364:	80fb      	strh	r3, [r7, #6]
 800a366:	e018      	b.n	800a39a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a368:	88fb      	ldrh	r3, [r7, #6]
 800a36a:	3b20      	subs	r3, #32
 800a36c:	80fb      	strh	r3, [r7, #6]
 800a36e:	e014      	b.n	800a39a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a370:	88fb      	ldrh	r3, [r7, #6]
 800a372:	3b30      	subs	r3, #48	; 0x30
 800a374:	80fb      	strh	r3, [r7, #6]
 800a376:	e010      	b.n	800a39a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a378:	88fb      	ldrh	r3, [r7, #6]
 800a37a:	3b1a      	subs	r3, #26
 800a37c:	80fb      	strh	r3, [r7, #6]
 800a37e:	e00c      	b.n	800a39a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a380:	88fb      	ldrh	r3, [r7, #6]
 800a382:	3308      	adds	r3, #8
 800a384:	80fb      	strh	r3, [r7, #6]
 800a386:	e008      	b.n	800a39a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a388:	88fb      	ldrh	r3, [r7, #6]
 800a38a:	3b50      	subs	r3, #80	; 0x50
 800a38c:	80fb      	strh	r3, [r7, #6]
 800a38e:	e004      	b.n	800a39a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a390:	88fb      	ldrh	r3, [r7, #6]
 800a392:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a396:	80fb      	strh	r3, [r7, #6]
 800a398:	bf00      	nop
			}
			break;
 800a39a:	e008      	b.n	800a3ae <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a39c:	89fb      	ldrh	r3, [r7, #14]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d195      	bne.n	800a2ce <ff_wtoupper+0x1a>
 800a3a2:	8a3b      	ldrh	r3, [r7, #16]
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a3ac:	e78f      	b.n	800a2ce <ff_wtoupper+0x1a>
			break;
 800a3ae:	bf00      	nop
	}

	return chr;
 800a3b0:	88fb      	ldrh	r3, [r7, #6]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	371c      	adds	r7, #28
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bc80      	pop	{r7}
 800a3ba:	4770      	bx	lr
 800a3bc:	08010620 	.word	0x08010620
 800a3c0:	08010814 	.word	0x08010814

0800a3c4 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	2104      	movs	r1, #4
 800a3cc:	4803      	ldr	r0, [pc, #12]	; (800a3dc <SELECT+0x18>)
 800a3ce:	f7f8 ff8d 	bl	80032ec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	f7f8 f948 	bl	8002668 <HAL_Delay>
}
 800a3d8:	bf00      	nop
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	40020c00 	.word	0x40020c00

0800a3e0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	2104      	movs	r1, #4
 800a3e8:	4803      	ldr	r0, [pc, #12]	; (800a3f8 <DESELECT+0x18>)
 800a3ea:	f7f8 ff7f 	bl	80032ec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800a3ee:	2001      	movs	r0, #1
 800a3f0:	f7f8 f93a 	bl	8002668 <HAL_Delay>
}
 800a3f4:	bf00      	nop
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	40020c00 	.word	0x40020c00

0800a3fc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	4603      	mov	r3, r0
 800a404:	71fb      	strb	r3, [r7, #7]
	while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 800a406:	bf00      	nop
 800a408:	4b08      	ldr	r3, [pc, #32]	; (800a42c <SPI_TxByte+0x30>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	689b      	ldr	r3, [r3, #8]
 800a40e:	f003 0302 	and.w	r3, r3, #2
 800a412:	2b02      	cmp	r3, #2
 800a414:	d1f8      	bne.n	800a408 <SPI_TxByte+0xc>
		;
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800a416:	1df9      	adds	r1, r7, #7
 800a418:	2364      	movs	r3, #100	; 0x64
 800a41a:	2201      	movs	r2, #1
 800a41c:	4803      	ldr	r0, [pc, #12]	; (800a42c <SPI_TxByte+0x30>)
 800a41e:	f7fa f9a9 	bl	8004774 <HAL_SPI_Transmit>
}
 800a422:	bf00      	nop
 800a424:	3708      	adds	r7, #8
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	20000298 	.word	0x20000298

0800a430 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	460b      	mov	r3, r1
 800a43a:	807b      	strh	r3, [r7, #2]
	while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 800a43c:	bf00      	nop
 800a43e:	4b08      	ldr	r3, [pc, #32]	; (800a460 <SPI_TxBuffer+0x30>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	2b02      	cmp	r3, #2
 800a44a:	d1f8      	bne.n	800a43e <SPI_TxBuffer+0xe>
		;
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800a44c:	887a      	ldrh	r2, [r7, #2]
 800a44e:	2364      	movs	r3, #100	; 0x64
 800a450:	6879      	ldr	r1, [r7, #4]
 800a452:	4803      	ldr	r0, [pc, #12]	; (800a460 <SPI_TxBuffer+0x30>)
 800a454:	f7fa f98e 	bl	8004774 <HAL_SPI_Transmit>
}
 800a458:	bf00      	nop
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}
 800a460:	20000298 	.word	0x20000298

0800a464 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800a46a:	23ff      	movs	r3, #255	; 0xff
 800a46c:	71fb      	strb	r3, [r7, #7]

	while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 800a46e:	bf00      	nop
 800a470:	4b09      	ldr	r3, [pc, #36]	; (800a498 <SPI_RxByte+0x34>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	689b      	ldr	r3, [r3, #8]
 800a476:	f003 0302 	and.w	r3, r3, #2
 800a47a:	2b02      	cmp	r3, #2
 800a47c:	d1f8      	bne.n	800a470 <SPI_RxByte+0xc>
		;
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800a47e:	1dba      	adds	r2, r7, #6
 800a480:	1df9      	adds	r1, r7, #7
 800a482:	2364      	movs	r3, #100	; 0x64
 800a484:	9300      	str	r3, [sp, #0]
 800a486:	2301      	movs	r3, #1
 800a488:	4803      	ldr	r0, [pc, #12]	; (800a498 <SPI_RxByte+0x34>)
 800a48a:	f7fa fab6 	bl	80049fa <HAL_SPI_TransmitReceive>

	return data;
 800a48e:	79bb      	ldrb	r3, [r7, #6]
}
 800a490:	4618      	mov	r0, r3
 800a492:	3708      	adds	r7, #8
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	20000298 	.word	0x20000298

0800a49c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800a4a4:	f7ff ffde 	bl	800a464 <SPI_RxByte>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	461a      	mov	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	701a      	strb	r2, [r3, #0]
}
 800a4b0:	bf00      	nop
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800a4be:	4b0a      	ldr	r3, [pc, #40]	; (800a4e8 <SD_ReadyWait+0x30>)
 800a4c0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800a4c4:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do
	{
		res = SPI_RxByte();
 800a4c6:	f7ff ffcd 	bl	800a464 <SPI_RxByte>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800a4ce:	79fb      	ldrb	r3, [r7, #7]
 800a4d0:	2bff      	cmp	r3, #255	; 0xff
 800a4d2:	d004      	beq.n	800a4de <SD_ReadyWait+0x26>
 800a4d4:	4b04      	ldr	r3, [pc, #16]	; (800a4e8 <SD_ReadyWait+0x30>)
 800a4d6:	881b      	ldrh	r3, [r3, #0]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d1f3      	bne.n	800a4c6 <SD_ReadyWait+0xe>

	return res;
 800a4de:	79fb      	ldrb	r3, [r7, #7]
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3708      	adds	r7, #8
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	2000080d 	.word	0x2000080d

0800a4ec <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800a4f2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800a4f6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800a4f8:	f7ff ff72 	bl	800a3e0 <DESELECT>
	for (int i = 0; i < 10; i++)
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	60bb      	str	r3, [r7, #8]
 800a500:	e005      	b.n	800a50e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800a502:	20ff      	movs	r0, #255	; 0xff
 800a504:	f7ff ff7a 	bl	800a3fc <SPI_TxByte>
	for (int i = 0; i < 10; i++)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	3301      	adds	r3, #1
 800a50c:	60bb      	str	r3, [r7, #8]
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	2b09      	cmp	r3, #9
 800a512:	ddf6      	ble.n	800a502 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 800a514:	f7ff ff56 	bl	800a3c4 <SELECT>

	/* make idle state */
	args[0] = CMD0; /* CMD0:GO_IDLE_STATE */
 800a518:	2340      	movs	r3, #64	; 0x40
 800a51a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800a51c:	2300      	movs	r3, #0
 800a51e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800a520:	2300      	movs	r3, #0
 800a522:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 800a524:	2300      	movs	r3, #0
 800a526:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800a528:	2300      	movs	r3, #0
 800a52a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95; /* CRC */
 800a52c:	2395      	movs	r3, #149	; 0x95
 800a52e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800a530:	463b      	mov	r3, r7
 800a532:	2106      	movs	r1, #6
 800a534:	4618      	mov	r0, r3
 800a536:	f7ff ff7b 	bl	800a430 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800a53a:	e002      	b.n	800a542 <SD_PowerOn+0x56>
	{
		cnt--;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	3b01      	subs	r3, #1
 800a540:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800a542:	f7ff ff8f 	bl	800a464 <SPI_RxByte>
 800a546:	4603      	mov	r3, r0
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d002      	beq.n	800a552 <SD_PowerOn+0x66>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1f4      	bne.n	800a53c <SD_PowerOn+0x50>
	}

	DESELECT();
 800a552:	f7ff ff45 	bl	800a3e0 <DESELECT>
	SPI_TxByte(0XFF);
 800a556:	20ff      	movs	r0, #255	; 0xff
 800a558:	f7ff ff50 	bl	800a3fc <SPI_TxByte>

	PowerFlag = 1;
 800a55c:	4b03      	ldr	r3, [pc, #12]	; (800a56c <SD_PowerOn+0x80>)
 800a55e:	2201      	movs	r2, #1
 800a560:	701a      	strb	r2, [r3, #0]
}
 800a562:	bf00      	nop
 800a564:	3710      	adds	r7, #16
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	20000a6d 	.word	0x20000a6d

0800a570 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800a570:	b480      	push	{r7}
 800a572:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800a574:	4b03      	ldr	r3, [pc, #12]	; (800a584 <SD_PowerOff+0x14>)
 800a576:	2200      	movs	r2, #0
 800a578:	701a      	strb	r2, [r3, #0]
}
 800a57a:	bf00      	nop
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bc80      	pop	{r7}
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	20000a6d 	.word	0x20000a6d

0800a588 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800a588:	b480      	push	{r7}
 800a58a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800a58c:	4b02      	ldr	r3, [pc, #8]	; (800a598 <SD_CheckPower+0x10>)
 800a58e:	781b      	ldrb	r3, [r3, #0]
}
 800a590:	4618      	mov	r0, r3
 800a592:	46bd      	mov	sp, r7
 800a594:	bc80      	pop	{r7}
 800a596:	4770      	bx	lr
 800a598:	20000a6d 	.word	0x20000a6d

0800a59c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800a5a6:	4b14      	ldr	r3, [pc, #80]	; (800a5f8 <SD_RxDataBlock+0x5c>)
 800a5a8:	22c8      	movs	r2, #200	; 0xc8
 800a5aa:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do
	{
		token = SPI_RxByte();
 800a5ac:	f7ff ff5a 	bl	800a464 <SPI_RxByte>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 800a5b4:	7bfb      	ldrb	r3, [r7, #15]
 800a5b6:	2bff      	cmp	r3, #255	; 0xff
 800a5b8:	d104      	bne.n	800a5c4 <SD_RxDataBlock+0x28>
 800a5ba:	4b0f      	ldr	r3, [pc, #60]	; (800a5f8 <SD_RxDataBlock+0x5c>)
 800a5bc:	881b      	ldrh	r3, [r3, #0]
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1f3      	bne.n	800a5ac <SD_RxDataBlock+0x10>

	/* invalid response */
	if (token != 0xFE)
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
 800a5c6:	2bfe      	cmp	r3, #254	; 0xfe
 800a5c8:	d001      	beq.n	800a5ce <SD_RxDataBlock+0x32>
		return FALSE;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	e00f      	b.n	800a5ee <SD_RxDataBlock+0x52>

	/* receive data */
	do
	{
		SPI_RxBytePtr(buff++);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	1c5a      	adds	r2, r3, #1
 800a5d2:	607a      	str	r2, [r7, #4]
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f7ff ff61 	bl	800a49c <SPI_RxBytePtr>
	} while (len--);
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	1e5a      	subs	r2, r3, #1
 800a5de:	603a      	str	r2, [r7, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d1f4      	bne.n	800a5ce <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 800a5e4:	f7ff ff3e 	bl	800a464 <SPI_RxByte>
	SPI_RxByte();
 800a5e8:	f7ff ff3c 	bl	800a464 <SPI_RxByte>

	return TRUE;
 800a5ec:	2301      	movs	r3, #1
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	2000080c 	.word	0x2000080c

0800a5fc <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800a608:	2300      	movs	r3, #0
 800a60a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF)
 800a60c:	f7ff ff54 	bl	800a4b8 <SD_ReadyWait>
 800a610:	4603      	mov	r3, r0
 800a612:	2bff      	cmp	r3, #255	; 0xff
 800a614:	d001      	beq.n	800a61a <SD_TxDataBlock+0x1e>
		return FALSE;
 800a616:	2300      	movs	r3, #0
 800a618:	e02f      	b.n	800a67a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800a61a:	78fb      	ldrb	r3, [r7, #3]
 800a61c:	4618      	mov	r0, r3
 800a61e:	f7ff feed 	bl	800a3fc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800a622:	78fb      	ldrb	r3, [r7, #3]
 800a624:	2bfd      	cmp	r3, #253	; 0xfd
 800a626:	d020      	beq.n	800a66a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t *)buff, 512);
 800a628:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7ff feff 	bl	800a430 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800a632:	f7ff ff17 	bl	800a464 <SPI_RxByte>
		SPI_RxByte();
 800a636:	f7ff ff15 	bl	800a464 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800a63a:	e00b      	b.n	800a654 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800a63c:	f7ff ff12 	bl	800a464 <SPI_RxByte>
 800a640:	4603      	mov	r3, r0
 800a642:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05)
 800a644:	7bfb      	ldrb	r3, [r7, #15]
 800a646:	f003 031f 	and.w	r3, r3, #31
 800a64a:	2b05      	cmp	r3, #5
 800a64c:	d006      	beq.n	800a65c <SD_TxDataBlock+0x60>
				break;
			i++;
 800a64e:	7bbb      	ldrb	r3, [r7, #14]
 800a650:	3301      	adds	r3, #1
 800a652:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	2b40      	cmp	r3, #64	; 0x40
 800a658:	d9f0      	bls.n	800a63c <SD_TxDataBlock+0x40>
 800a65a:	e000      	b.n	800a65e <SD_TxDataBlock+0x62>
				break;
 800a65c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0)
 800a65e:	bf00      	nop
 800a660:	f7ff ff00 	bl	800a464 <SPI_RxByte>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d0fa      	beq.n	800a660 <SD_TxDataBlock+0x64>
			;
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05)
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
 800a66c:	f003 031f 	and.w	r3, r3, #31
 800a670:	2b05      	cmp	r3, #5
 800a672:	d101      	bne.n	800a678 <SD_TxDataBlock+0x7c>
		return TRUE;
 800a674:	2301      	movs	r3, #1
 800a676:	e000      	b.n	800a67a <SD_TxDataBlock+0x7e>

	return FALSE;
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b084      	sub	sp, #16
 800a686:	af00      	add	r7, sp, #0
 800a688:	4603      	mov	r3, r0
 800a68a:	6039      	str	r1, [r7, #0]
 800a68c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF)
 800a68e:	f7ff ff13 	bl	800a4b8 <SD_ReadyWait>
 800a692:	4603      	mov	r3, r0
 800a694:	2bff      	cmp	r3, #255	; 0xff
 800a696:	d001      	beq.n	800a69c <SD_SendCmd+0x1a>
		return 0xFF;
 800a698:	23ff      	movs	r3, #255	; 0xff
 800a69a:	e042      	b.n	800a722 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd);				  /* Command */
 800a69c:	79fb      	ldrb	r3, [r7, #7]
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f7ff feac 	bl	800a3fc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); /* Argument[31..24] */
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	0e1b      	lsrs	r3, r3, #24
 800a6a8:	b2db      	uxtb	r3, r3
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f7ff fea6 	bl	800a3fc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); /* Argument[23..16] */
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	0c1b      	lsrs	r3, r3, #16
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7ff fea0 	bl	800a3fc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	0a1b      	lsrs	r3, r3, #8
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f7ff fe9a 	bl	800a3fc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg);		  /* Argument[7..0] */
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7ff fe95 	bl	800a3fc <SPI_TxByte>

	/* prepare CRC */
	if (cmd == CMD0)
 800a6d2:	79fb      	ldrb	r3, [r7, #7]
 800a6d4:	2b40      	cmp	r3, #64	; 0x40
 800a6d6:	d102      	bne.n	800a6de <SD_SendCmd+0x5c>
		crc = 0x95; /* CRC for CMD0(0) */
 800a6d8:	2395      	movs	r3, #149	; 0x95
 800a6da:	73fb      	strb	r3, [r7, #15]
 800a6dc:	e007      	b.n	800a6ee <SD_SendCmd+0x6c>
	else if (cmd == CMD8)
 800a6de:	79fb      	ldrb	r3, [r7, #7]
 800a6e0:	2b48      	cmp	r3, #72	; 0x48
 800a6e2:	d102      	bne.n	800a6ea <SD_SendCmd+0x68>
		crc = 0x87; /* CRC for CMD8(0x1AA) */
 800a6e4:	2387      	movs	r3, #135	; 0x87
 800a6e6:	73fb      	strb	r3, [r7, #15]
 800a6e8:	e001      	b.n	800a6ee <SD_SendCmd+0x6c>
	else
		crc = 1;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800a6ee:	7bfb      	ldrb	r3, [r7, #15]
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f7ff fe83 	bl	800a3fc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12)
 800a6f6:	79fb      	ldrb	r3, [r7, #7]
 800a6f8:	2b4c      	cmp	r3, #76	; 0x4c
 800a6fa:	d101      	bne.n	800a700 <SD_SendCmd+0x7e>
		SPI_RxByte();
 800a6fc:	f7ff feb2 	bl	800a464 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800a700:	230a      	movs	r3, #10
 800a702:	73bb      	strb	r3, [r7, #14]
	do
	{
		res = SPI_RxByte();
 800a704:	f7ff feae 	bl	800a464 <SPI_RxByte>
 800a708:	4603      	mov	r3, r0
 800a70a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800a70c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800a710:	2b00      	cmp	r3, #0
 800a712:	da05      	bge.n	800a720 <SD_SendCmd+0x9e>
 800a714:	7bbb      	ldrb	r3, [r7, #14]
 800a716:	3b01      	subs	r3, #1
 800a718:	73bb      	strb	r3, [r7, #14]
 800a71a:	7bbb      	ldrb	r3, [r7, #14]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d1f1      	bne.n	800a704 <SD_SendCmd+0x82>

	return res;
 800a720:	7b7b      	ldrb	r3, [r7, #13]
}
 800a722:	4618      	mov	r0, r3
 800a724:	3710      	adds	r7, #16
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}
	...

0800a72c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 800a72c:	b590      	push	{r4, r7, lr}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if (drv)
 800a736:	79fb      	ldrb	r3, [r7, #7]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d001      	beq.n	800a740 <SD_disk_initialize+0x14>
		return STA_NOINIT;
 800a73c:	2301      	movs	r3, #1
 800a73e:	e0d6      	b.n	800a8ee <SD_disk_initialize+0x1c2>

	/* no disk */
	if (Stat & STA_NODISK)
 800a740:	4b6d      	ldr	r3, [pc, #436]	; (800a8f8 <SD_disk_initialize+0x1cc>)
 800a742:	781b      	ldrb	r3, [r3, #0]
 800a744:	b2db      	uxtb	r3, r3
 800a746:	f003 0302 	and.w	r3, r3, #2
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d003      	beq.n	800a756 <SD_disk_initialize+0x2a>
		return Stat;
 800a74e:	4b6a      	ldr	r3, [pc, #424]	; (800a8f8 <SD_disk_initialize+0x1cc>)
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	b2db      	uxtb	r3, r3
 800a754:	e0cb      	b.n	800a8ee <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800a756:	f7ff fec9 	bl	800a4ec <SD_PowerOn>

	/* slave select */
	SELECT();
 800a75a:	f7ff fe33 	bl	800a3c4 <SELECT>

	/* check disk type */
	type = 0;
 800a75e:	2300      	movs	r3, #0
 800a760:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800a762:	2100      	movs	r1, #0
 800a764:	2040      	movs	r0, #64	; 0x40
 800a766:	f7ff ff8c 	bl	800a682 <SD_SendCmd>
 800a76a:	4603      	mov	r3, r0
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	f040 80a6 	bne.w	800a8be <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800a772:	4b62      	ldr	r3, [pc, #392]	; (800a8fc <SD_disk_initialize+0x1d0>)
 800a774:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a778:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800a77a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a77e:	2048      	movs	r0, #72	; 0x48
 800a780:	f7ff ff7f 	bl	800a682 <SD_SendCmd>
 800a784:	4603      	mov	r3, r0
 800a786:	2b01      	cmp	r3, #1
 800a788:	d158      	bne.n	800a83c <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800a78a:	2300      	movs	r3, #0
 800a78c:	73fb      	strb	r3, [r7, #15]
 800a78e:	e00c      	b.n	800a7aa <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800a790:	7bfc      	ldrb	r4, [r7, #15]
 800a792:	f7ff fe67 	bl	800a464 <SPI_RxByte>
 800a796:	4603      	mov	r3, r0
 800a798:	461a      	mov	r2, r3
 800a79a:	f104 0310 	add.w	r3, r4, #16
 800a79e:	443b      	add	r3, r7
 800a7a0:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800a7a4:	7bfb      	ldrb	r3, [r7, #15]
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	73fb      	strb	r3, [r7, #15]
 800a7aa:	7bfb      	ldrb	r3, [r7, #15]
 800a7ac:	2b03      	cmp	r3, #3
 800a7ae:	d9ef      	bls.n	800a790 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800a7b0:	7abb      	ldrb	r3, [r7, #10]
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	f040 8083 	bne.w	800a8be <SD_disk_initialize+0x192>
 800a7b8:	7afb      	ldrb	r3, [r7, #11]
 800a7ba:	2baa      	cmp	r3, #170	; 0xaa
 800a7bc:	d17f      	bne.n	800a8be <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 800a7be:	2100      	movs	r1, #0
 800a7c0:	2077      	movs	r0, #119	; 0x77
 800a7c2:	f7ff ff5e 	bl	800a682 <SD_SendCmd>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d807      	bhi.n	800a7dc <SD_disk_initialize+0xb0>
 800a7cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a7d0:	2069      	movs	r0, #105	; 0x69
 800a7d2:	f7ff ff56 	bl	800a682 <SD_SendCmd>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d005      	beq.n	800a7e8 <SD_disk_initialize+0xbc>
						break;
				} while (Timer1);
 800a7dc:	4b47      	ldr	r3, [pc, #284]	; (800a8fc <SD_disk_initialize+0x1d0>)
 800a7de:	881b      	ldrh	r3, [r3, #0]
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d1eb      	bne.n	800a7be <SD_disk_initialize+0x92>
 800a7e6:	e000      	b.n	800a7ea <SD_disk_initialize+0xbe>
						break;
 800a7e8:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800a7ea:	4b44      	ldr	r3, [pc, #272]	; (800a8fc <SD_disk_initialize+0x1d0>)
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d064      	beq.n	800a8be <SD_disk_initialize+0x192>
 800a7f4:	2100      	movs	r1, #0
 800a7f6:	207a      	movs	r0, #122	; 0x7a
 800a7f8:	f7ff ff43 	bl	800a682 <SD_SendCmd>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d15d      	bne.n	800a8be <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800a802:	2300      	movs	r3, #0
 800a804:	73fb      	strb	r3, [r7, #15]
 800a806:	e00c      	b.n	800a822 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 800a808:	7bfc      	ldrb	r4, [r7, #15]
 800a80a:	f7ff fe2b 	bl	800a464 <SPI_RxByte>
 800a80e:	4603      	mov	r3, r0
 800a810:	461a      	mov	r2, r3
 800a812:	f104 0310 	add.w	r3, r4, #16
 800a816:	443b      	add	r3, r7
 800a818:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800a81c:	7bfb      	ldrb	r3, [r7, #15]
 800a81e:	3301      	adds	r3, #1
 800a820:	73fb      	strb	r3, [r7, #15]
 800a822:	7bfb      	ldrb	r3, [r7, #15]
 800a824:	2b03      	cmp	r3, #3
 800a826:	d9ef      	bls.n	800a808 <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800a828:	7a3b      	ldrb	r3, [r7, #8]
 800a82a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d001      	beq.n	800a836 <SD_disk_initialize+0x10a>
 800a832:	230c      	movs	r3, #12
 800a834:	e000      	b.n	800a838 <SD_disk_initialize+0x10c>
 800a836:	2304      	movs	r3, #4
 800a838:	73bb      	strb	r3, [r7, #14]
 800a83a:	e040      	b.n	800a8be <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800a83c:	2100      	movs	r1, #0
 800a83e:	2077      	movs	r0, #119	; 0x77
 800a840:	f7ff ff1f 	bl	800a682 <SD_SendCmd>
 800a844:	4603      	mov	r3, r0
 800a846:	2b01      	cmp	r3, #1
 800a848:	d808      	bhi.n	800a85c <SD_disk_initialize+0x130>
 800a84a:	2100      	movs	r1, #0
 800a84c:	2069      	movs	r0, #105	; 0x69
 800a84e:	f7ff ff18 	bl	800a682 <SD_SendCmd>
 800a852:	4603      	mov	r3, r0
 800a854:	2b01      	cmp	r3, #1
 800a856:	d801      	bhi.n	800a85c <SD_disk_initialize+0x130>
 800a858:	2302      	movs	r3, #2
 800a85a:	e000      	b.n	800a85e <SD_disk_initialize+0x132>
 800a85c:	2301      	movs	r3, #1
 800a85e:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800a860:	7bbb      	ldrb	r3, [r7, #14]
 800a862:	2b02      	cmp	r3, #2
 800a864:	d10e      	bne.n	800a884 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 800a866:	2100      	movs	r1, #0
 800a868:	2077      	movs	r0, #119	; 0x77
 800a86a:	f7ff ff0a 	bl	800a682 <SD_SendCmd>
 800a86e:	4603      	mov	r3, r0
 800a870:	2b01      	cmp	r3, #1
 800a872:	d80e      	bhi.n	800a892 <SD_disk_initialize+0x166>
 800a874:	2100      	movs	r1, #0
 800a876:	2069      	movs	r0, #105	; 0x69
 800a878:	f7ff ff03 	bl	800a682 <SD_SendCmd>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d107      	bne.n	800a892 <SD_disk_initialize+0x166>
						break; /* ACMD41 */
 800a882:	e00d      	b.n	800a8a0 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0)
 800a884:	2100      	movs	r1, #0
 800a886:	2041      	movs	r0, #65	; 0x41
 800a888:	f7ff fefb 	bl	800a682 <SD_SendCmd>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d005      	beq.n	800a89e <SD_disk_initialize+0x172>
						break; /* CMD1 */
				}

			} while (Timer1);
 800a892:	4b1a      	ldr	r3, [pc, #104]	; (800a8fc <SD_disk_initialize+0x1d0>)
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	b29b      	uxth	r3, r3
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d1e1      	bne.n	800a860 <SD_disk_initialize+0x134>
 800a89c:	e000      	b.n	800a8a0 <SD_disk_initialize+0x174>
						break; /* CMD1 */
 800a89e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 800a8a0:	4b16      	ldr	r3, [pc, #88]	; (800a8fc <SD_disk_initialize+0x1d0>)
 800a8a2:	881b      	ldrh	r3, [r3, #0]
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d007      	beq.n	800a8ba <SD_disk_initialize+0x18e>
 800a8aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a8ae:	2050      	movs	r0, #80	; 0x50
 800a8b0:	f7ff fee7 	bl	800a682 <SD_SendCmd>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d001      	beq.n	800a8be <SD_disk_initialize+0x192>
				type = 0;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800a8be:	4a10      	ldr	r2, [pc, #64]	; (800a900 <SD_disk_initialize+0x1d4>)
 800a8c0:	7bbb      	ldrb	r3, [r7, #14]
 800a8c2:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800a8c4:	f7ff fd8c 	bl	800a3e0 <DESELECT>
	SPI_RxByte();
 800a8c8:	f7ff fdcc 	bl	800a464 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800a8cc:	7bbb      	ldrb	r3, [r7, #14]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d008      	beq.n	800a8e4 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 800a8d2:	4b09      	ldr	r3, [pc, #36]	; (800a8f8 <SD_disk_initialize+0x1cc>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	f023 0301 	bic.w	r3, r3, #1
 800a8dc:	b2da      	uxtb	r2, r3
 800a8de:	4b06      	ldr	r3, [pc, #24]	; (800a8f8 <SD_disk_initialize+0x1cc>)
 800a8e0:	701a      	strb	r2, [r3, #0]
 800a8e2:	e001      	b.n	800a8e8 <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800a8e4:	f7ff fe44 	bl	800a570 <SD_PowerOff>
	}

	return Stat;
 800a8e8:	4b03      	ldr	r3, [pc, #12]	; (800a8f8 <SD_disk_initialize+0x1cc>)
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	b2db      	uxtb	r3, r3
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3714      	adds	r7, #20
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd90      	pop	{r4, r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20000024 	.word	0x20000024
 800a8fc:	2000080c 	.word	0x2000080c
 800a900:	20000a6c 	.word	0x20000a6c

0800a904 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 800a904:	b480      	push	{r7}
 800a906:	b083      	sub	sp, #12
 800a908:	af00      	add	r7, sp, #0
 800a90a:	4603      	mov	r3, r0
 800a90c:	71fb      	strb	r3, [r7, #7]
	if (drv)
 800a90e:	79fb      	ldrb	r3, [r7, #7]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d001      	beq.n	800a918 <SD_disk_status+0x14>
		return STA_NOINIT;
 800a914:	2301      	movs	r3, #1
 800a916:	e002      	b.n	800a91e <SD_disk_status+0x1a>
	return Stat;
 800a918:	4b03      	ldr	r3, [pc, #12]	; (800a928 <SD_disk_status+0x24>)
 800a91a:	781b      	ldrb	r3, [r3, #0]
 800a91c:	b2db      	uxtb	r3, r3
}
 800a91e:	4618      	mov	r0, r3
 800a920:	370c      	adds	r7, #12
 800a922:	46bd      	mov	sp, r7
 800a924:	bc80      	pop	{r7}
 800a926:	4770      	bx	lr
 800a928:	20000024 	.word	0x20000024

0800a92c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	60b9      	str	r1, [r7, #8]
 800a934:	607a      	str	r2, [r7, #4]
 800a936:	603b      	str	r3, [r7, #0]
 800a938:	4603      	mov	r3, r0
 800a93a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count)
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d102      	bne.n	800a948 <SD_disk_read+0x1c>
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d101      	bne.n	800a94c <SD_disk_read+0x20>
		return RES_PARERR;
 800a948:	2304      	movs	r3, #4
 800a94a:	e051      	b.n	800a9f0 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT)
 800a94c:	4b2a      	ldr	r3, [pc, #168]	; (800a9f8 <SD_disk_read+0xcc>)
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	b2db      	uxtb	r3, r3
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	2b00      	cmp	r3, #0
 800a958:	d001      	beq.n	800a95e <SD_disk_read+0x32>
		return RES_NOTRDY;
 800a95a:	2303      	movs	r3, #3
 800a95c:	e048      	b.n	800a9f0 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2))
 800a95e:	4b27      	ldr	r3, [pc, #156]	; (800a9fc <SD_disk_read+0xd0>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	f003 0304 	and.w	r3, r3, #4
 800a966:	2b00      	cmp	r3, #0
 800a968:	d102      	bne.n	800a970 <SD_disk_read+0x44>
		sector *= 512;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	025b      	lsls	r3, r3, #9
 800a96e:	607b      	str	r3, [r7, #4]

	SELECT();
 800a970:	f7ff fd28 	bl	800a3c4 <SELECT>

	if (count == 1)
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d111      	bne.n	800a99e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800a97a:	6879      	ldr	r1, [r7, #4]
 800a97c:	2051      	movs	r0, #81	; 0x51
 800a97e:	f7ff fe80 	bl	800a682 <SD_SendCmd>
 800a982:	4603      	mov	r3, r0
 800a984:	2b00      	cmp	r3, #0
 800a986:	d129      	bne.n	800a9dc <SD_disk_read+0xb0>
 800a988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a98c:	68b8      	ldr	r0, [r7, #8]
 800a98e:	f7ff fe05 	bl	800a59c <SD_RxDataBlock>
 800a992:	4603      	mov	r3, r0
 800a994:	2b00      	cmp	r3, #0
 800a996:	d021      	beq.n	800a9dc <SD_disk_read+0xb0>
			count = 0;
 800a998:	2300      	movs	r3, #0
 800a99a:	603b      	str	r3, [r7, #0]
 800a99c:	e01e      	b.n	800a9dc <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800a99e:	6879      	ldr	r1, [r7, #4]
 800a9a0:	2052      	movs	r0, #82	; 0x52
 800a9a2:	f7ff fe6e 	bl	800a682 <SD_SendCmd>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d117      	bne.n	800a9dc <SD_disk_read+0xb0>
		{
			do
			{
				if (!SD_RxDataBlock(buff, 512))
 800a9ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a9b0:	68b8      	ldr	r0, [r7, #8]
 800a9b2:	f7ff fdf3 	bl	800a59c <SD_RxDataBlock>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d00a      	beq.n	800a9d2 <SD_disk_read+0xa6>
					break;
				buff += 512;
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a9c2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	603b      	str	r3, [r7, #0]
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d1ed      	bne.n	800a9ac <SD_disk_read+0x80>
 800a9d0:	e000      	b.n	800a9d4 <SD_disk_read+0xa8>
					break;
 800a9d2:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800a9d4:	2100      	movs	r1, #0
 800a9d6:	204c      	movs	r0, #76	; 0x4c
 800a9d8:	f7ff fe53 	bl	800a682 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800a9dc:	f7ff fd00 	bl	800a3e0 <DESELECT>
	SPI_RxByte();
 800a9e0:	f7ff fd40 	bl	800a464 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	bf14      	ite	ne
 800a9ea:	2301      	movne	r3, #1
 800a9ec:	2300      	moveq	r3, #0
 800a9ee:	b2db      	uxtb	r3, r3
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	20000024 	.word	0x20000024
 800a9fc:	20000a6c 	.word	0x20000a6c

0800aa00 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE *buff, DWORD sector, UINT count)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60b9      	str	r1, [r7, #8]
 800aa08:	607a      	str	r2, [r7, #4]
 800aa0a:	603b      	str	r3, [r7, #0]
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count)
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d102      	bne.n	800aa1c <SD_disk_write+0x1c>
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <SD_disk_write+0x20>
		return RES_PARERR;
 800aa1c:	2304      	movs	r3, #4
 800aa1e:	e06b      	b.n	800aaf8 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT)
 800aa20:	4b37      	ldr	r3, [pc, #220]	; (800ab00 <SD_disk_write+0x100>)
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	f003 0301 	and.w	r3, r3, #1
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d001      	beq.n	800aa32 <SD_disk_write+0x32>
		return RES_NOTRDY;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e062      	b.n	800aaf8 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT)
 800aa32:	4b33      	ldr	r3, [pc, #204]	; (800ab00 <SD_disk_write+0x100>)
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	f003 0304 	and.w	r3, r3, #4
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d001      	beq.n	800aa44 <SD_disk_write+0x44>
		return RES_WRPRT;
 800aa40:	2302      	movs	r3, #2
 800aa42:	e059      	b.n	800aaf8 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2))
 800aa44:	4b2f      	ldr	r3, [pc, #188]	; (800ab04 <SD_disk_write+0x104>)
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	f003 0304 	and.w	r3, r3, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d102      	bne.n	800aa56 <SD_disk_write+0x56>
		sector *= 512;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	025b      	lsls	r3, r3, #9
 800aa54:	607b      	str	r3, [r7, #4]

	SELECT();
 800aa56:	f7ff fcb5 	bl	800a3c4 <SELECT>

	if (count == 1)
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d110      	bne.n	800aa82 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800aa60:	6879      	ldr	r1, [r7, #4]
 800aa62:	2058      	movs	r0, #88	; 0x58
 800aa64:	f7ff fe0d 	bl	800a682 <SD_SendCmd>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d13a      	bne.n	800aae4 <SD_disk_write+0xe4>
 800aa6e:	21fe      	movs	r1, #254	; 0xfe
 800aa70:	68b8      	ldr	r0, [r7, #8]
 800aa72:	f7ff fdc3 	bl	800a5fc <SD_TxDataBlock>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d033      	beq.n	800aae4 <SD_disk_write+0xe4>
			count = 0;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	603b      	str	r3, [r7, #0]
 800aa80:	e030      	b.n	800aae4 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800aa82:	4b20      	ldr	r3, [pc, #128]	; (800ab04 <SD_disk_write+0x104>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	f003 0302 	and.w	r3, r3, #2
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d007      	beq.n	800aa9e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800aa8e:	2100      	movs	r1, #0
 800aa90:	2077      	movs	r0, #119	; 0x77
 800aa92:	f7ff fdf6 	bl	800a682 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800aa96:	6839      	ldr	r1, [r7, #0]
 800aa98:	2057      	movs	r0, #87	; 0x57
 800aa9a:	f7ff fdf2 	bl	800a682 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800aa9e:	6879      	ldr	r1, [r7, #4]
 800aaa0:	2059      	movs	r0, #89	; 0x59
 800aaa2:	f7ff fdee 	bl	800a682 <SD_SendCmd>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d11b      	bne.n	800aae4 <SD_disk_write+0xe4>
		{
			do
			{
				if (!SD_TxDataBlock(buff, 0xFC))
 800aaac:	21fc      	movs	r1, #252	; 0xfc
 800aaae:	68b8      	ldr	r0, [r7, #8]
 800aab0:	f7ff fda4 	bl	800a5fc <SD_TxDataBlock>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00a      	beq.n	800aad0 <SD_disk_write+0xd0>
					break;
				buff += 512;
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800aac0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	3b01      	subs	r3, #1
 800aac6:	603b      	str	r3, [r7, #0]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1ee      	bne.n	800aaac <SD_disk_write+0xac>
 800aace:	e000      	b.n	800aad2 <SD_disk_write+0xd2>
					break;
 800aad0:	bf00      	nop

			/* STOP_TRAN token */
			if (!SD_TxDataBlock(0, 0xFD))
 800aad2:	21fd      	movs	r1, #253	; 0xfd
 800aad4:	2000      	movs	r0, #0
 800aad6:	f7ff fd91 	bl	800a5fc <SD_TxDataBlock>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d101      	bne.n	800aae4 <SD_disk_write+0xe4>
			{
				count = 1;
 800aae0:	2301      	movs	r3, #1
 800aae2:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800aae4:	f7ff fc7c 	bl	800a3e0 <DESELECT>
	SPI_RxByte();
 800aae8:	f7ff fcbc 	bl	800a464 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	bf14      	ite	ne
 800aaf2:	2301      	movne	r3, #1
 800aaf4:	2300      	moveq	r3, #0
 800aaf6:	b2db      	uxtb	r3, r3
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3710      	adds	r7, #16
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}
 800ab00:	20000024 	.word	0x20000024
 800ab04:	20000a6c 	.word	0x20000a6c

0800ab08 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 800ab08:	b590      	push	{r4, r7, lr}
 800ab0a:	b08b      	sub	sp, #44	; 0x2c
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4603      	mov	r3, r0
 800ab10:	603a      	str	r2, [r7, #0]
 800ab12:	71fb      	strb	r3, [r7, #7]
 800ab14:	460b      	mov	r3, r1
 800ab16:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv)
 800ab1c:	79fb      	ldrb	r3, [r7, #7]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d001      	beq.n	800ab26 <SD_disk_ioctl+0x1e>
		return RES_PARERR;
 800ab22:	2304      	movs	r3, #4
 800ab24:	e115      	b.n	800ad52 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 800ab2c:	79bb      	ldrb	r3, [r7, #6]
 800ab2e:	2b05      	cmp	r3, #5
 800ab30:	d124      	bne.n	800ab7c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800ab32:	6a3b      	ldr	r3, [r7, #32]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	2b02      	cmp	r3, #2
 800ab38:	d012      	beq.n	800ab60 <SD_disk_ioctl+0x58>
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	dc1a      	bgt.n	800ab74 <SD_disk_ioctl+0x6c>
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d002      	beq.n	800ab48 <SD_disk_ioctl+0x40>
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d006      	beq.n	800ab54 <SD_disk_ioctl+0x4c>
 800ab46:	e015      	b.n	800ab74 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff(); /* Power Off */
 800ab48:	f7ff fd12 	bl	800a570 <SD_PowerOff>
			res = RES_OK;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ab52:	e0fc      	b.n	800ad4e <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn(); /* Power On */
 800ab54:	f7ff fcca 	bl	800a4ec <SD_PowerOn>
			res = RES_OK;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ab5e:	e0f6      	b.n	800ad4e <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	1c5c      	adds	r4, r3, #1
 800ab64:	f7ff fd10 	bl	800a588 <SD_CheckPower>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	7023      	strb	r3, [r4, #0]
			res = RES_OK; /* Power Check */
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ab72:	e0ec      	b.n	800ad4e <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800ab74:	2304      	movs	r3, #4
 800ab76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ab7a:	e0e8      	b.n	800ad4e <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT)
 800ab7c:	4b77      	ldr	r3, [pc, #476]	; (800ad5c <SD_disk_ioctl+0x254>)
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	f003 0301 	and.w	r3, r3, #1
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d001      	beq.n	800ab8e <SD_disk_ioctl+0x86>
			return RES_NOTRDY;
 800ab8a:	2303      	movs	r3, #3
 800ab8c:	e0e1      	b.n	800ad52 <SD_disk_ioctl+0x24a>

		SELECT();
 800ab8e:	f7ff fc19 	bl	800a3c4 <SELECT>

		switch (ctrl)
 800ab92:	79bb      	ldrb	r3, [r7, #6]
 800ab94:	2b0d      	cmp	r3, #13
 800ab96:	f200 80cb 	bhi.w	800ad30 <SD_disk_ioctl+0x228>
 800ab9a:	a201      	add	r2, pc, #4	; (adr r2, 800aba0 <SD_disk_ioctl+0x98>)
 800ab9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aba0:	0800ac9b 	.word	0x0800ac9b
 800aba4:	0800abd9 	.word	0x0800abd9
 800aba8:	0800ac8b 	.word	0x0800ac8b
 800abac:	0800ad31 	.word	0x0800ad31
 800abb0:	0800ad31 	.word	0x0800ad31
 800abb4:	0800ad31 	.word	0x0800ad31
 800abb8:	0800ad31 	.word	0x0800ad31
 800abbc:	0800ad31 	.word	0x0800ad31
 800abc0:	0800ad31 	.word	0x0800ad31
 800abc4:	0800ad31 	.word	0x0800ad31
 800abc8:	0800ad31 	.word	0x0800ad31
 800abcc:	0800acad 	.word	0x0800acad
 800abd0:	0800acd1 	.word	0x0800acd1
 800abd4:	0800acf5 	.word	0x0800acf5
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800abd8:	2100      	movs	r1, #0
 800abda:	2049      	movs	r0, #73	; 0x49
 800abdc:	f7ff fd51 	bl	800a682 <SD_SendCmd>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	f040 80a8 	bne.w	800ad38 <SD_disk_ioctl+0x230>
 800abe8:	f107 030c 	add.w	r3, r7, #12
 800abec:	2110      	movs	r1, #16
 800abee:	4618      	mov	r0, r3
 800abf0:	f7ff fcd4 	bl	800a59c <SD_RxDataBlock>
 800abf4:	4603      	mov	r3, r0
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f000 809e 	beq.w	800ad38 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 800abfc:	7b3b      	ldrb	r3, [r7, #12]
 800abfe:	099b      	lsrs	r3, r3, #6
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d10e      	bne.n	800ac24 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD)csd[8] << 8) + 1;
 800ac06:	7d7b      	ldrb	r3, [r7, #21]
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	7d3b      	ldrb	r3, [r7, #20]
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	021b      	lsls	r3, r3, #8
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	4413      	add	r3, r2
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	3301      	adds	r3, #1
 800ac18:	83fb      	strh	r3, [r7, #30]
					*(DWORD *)buff = (DWORD)csize << 10;
 800ac1a:	8bfb      	ldrh	r3, [r7, #30]
 800ac1c:	029a      	lsls	r2, r3, #10
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	601a      	str	r2, [r3, #0]
 800ac22:	e02e      	b.n	800ac82 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ac24:	7c7b      	ldrb	r3, [r7, #17]
 800ac26:	f003 030f 	and.w	r3, r3, #15
 800ac2a:	b2da      	uxtb	r2, r3
 800ac2c:	7dbb      	ldrb	r3, [r7, #22]
 800ac2e:	09db      	lsrs	r3, r3, #7
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	4413      	add	r3, r2
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	7d7b      	ldrb	r3, [r7, #21]
 800ac38:	005b      	lsls	r3, r3, #1
 800ac3a:	b2db      	uxtb	r3, r3
 800ac3c:	f003 0306 	and.w	r3, r3, #6
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	4413      	add	r3, r2
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	3302      	adds	r3, #2
 800ac48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ac4c:	7d3b      	ldrb	r3, [r7, #20]
 800ac4e:	099b      	lsrs	r3, r3, #6
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	7cfb      	ldrb	r3, [r7, #19]
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	4413      	add	r3, r2
 800ac5e:	b29a      	uxth	r2, r3
 800ac60:	7cbb      	ldrb	r3, [r7, #18]
 800ac62:	029b      	lsls	r3, r3, #10
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ac6a:	b29b      	uxth	r3, r3
 800ac6c:	4413      	add	r3, r2
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	3301      	adds	r3, #1
 800ac72:	83fb      	strh	r3, [r7, #30]
					*(DWORD *)buff = (DWORD)csize << (n - 9);
 800ac74:	8bfa      	ldrh	r2, [r7, #30]
 800ac76:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac7a:	3b09      	subs	r3, #9
 800ac7c:	409a      	lsls	r2, r3
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800ac82:	2300      	movs	r3, #0
 800ac84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 800ac88:	e056      	b.n	800ad38 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD *)buff = 512;
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac90:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ac98:	e055      	b.n	800ad46 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF)
 800ac9a:	f7ff fc0d 	bl	800a4b8 <SD_ReadyWait>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	2bff      	cmp	r3, #255	; 0xff
 800aca2:	d14b      	bne.n	800ad3c <SD_disk_ioctl+0x234>
				res = RES_OK;
 800aca4:	2300      	movs	r3, #0
 800aca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800acaa:	e047      	b.n	800ad3c <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800acac:	2100      	movs	r1, #0
 800acae:	2049      	movs	r0, #73	; 0x49
 800acb0:	f7ff fce7 	bl	800a682 <SD_SendCmd>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d142      	bne.n	800ad40 <SD_disk_ioctl+0x238>
 800acba:	2110      	movs	r1, #16
 800acbc:	6a38      	ldr	r0, [r7, #32]
 800acbe:	f7ff fc6d 	bl	800a59c <SD_RxDataBlock>
 800acc2:	4603      	mov	r3, r0
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d03b      	beq.n	800ad40 <SD_disk_ioctl+0x238>
				res = RES_OK;
 800acc8:	2300      	movs	r3, #0
 800acca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800acce:	e037      	b.n	800ad40 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800acd0:	2100      	movs	r1, #0
 800acd2:	204a      	movs	r0, #74	; 0x4a
 800acd4:	f7ff fcd5 	bl	800a682 <SD_SendCmd>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d132      	bne.n	800ad44 <SD_disk_ioctl+0x23c>
 800acde:	2110      	movs	r1, #16
 800ace0:	6a38      	ldr	r0, [r7, #32]
 800ace2:	f7ff fc5b 	bl	800a59c <SD_RxDataBlock>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d02b      	beq.n	800ad44 <SD_disk_ioctl+0x23c>
				res = RES_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800acf2:	e027      	b.n	800ad44 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800acf4:	2100      	movs	r1, #0
 800acf6:	207a      	movs	r0, #122	; 0x7a
 800acf8:	f7ff fcc3 	bl	800a682 <SD_SendCmd>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d116      	bne.n	800ad30 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800ad02:	2300      	movs	r3, #0
 800ad04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ad08:	e00b      	b.n	800ad22 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 800ad0a:	6a3c      	ldr	r4, [r7, #32]
 800ad0c:	1c63      	adds	r3, r4, #1
 800ad0e:	623b      	str	r3, [r7, #32]
 800ad10:	f7ff fba8 	bl	800a464 <SPI_RxByte>
 800ad14:	4603      	mov	r3, r0
 800ad16:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 800ad18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ad22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ad26:	2b03      	cmp	r3, #3
 800ad28:	d9ef      	bls.n	800ad0a <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 800ad30:	2304      	movs	r3, #4
 800ad32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad36:	e006      	b.n	800ad46 <SD_disk_ioctl+0x23e>
			break;
 800ad38:	bf00      	nop
 800ad3a:	e004      	b.n	800ad46 <SD_disk_ioctl+0x23e>
			break;
 800ad3c:	bf00      	nop
 800ad3e:	e002      	b.n	800ad46 <SD_disk_ioctl+0x23e>
			break;
 800ad40:	bf00      	nop
 800ad42:	e000      	b.n	800ad46 <SD_disk_ioctl+0x23e>
			break;
 800ad44:	bf00      	nop
		}

		DESELECT();
 800ad46:	f7ff fb4b 	bl	800a3e0 <DESELECT>
		SPI_RxByte();
 800ad4a:	f7ff fb8b 	bl	800a464 <SPI_RxByte>
	}

	return res;
 800ad4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	372c      	adds	r7, #44	; 0x2c
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd90      	pop	{r4, r7, pc}
 800ad5a:	bf00      	nop
 800ad5c:	20000024 	.word	0x20000024

0800ad60 <clear_buffer>:
        i++;
    return i;
}

void clear_buffer(void)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b083      	sub	sp, #12
 800ad64:	af00      	add	r7, sp, #0
    for (int i = 0; i < BUFFER_SIZE; i++)
 800ad66:	2300      	movs	r3, #0
 800ad68:	607b      	str	r3, [r7, #4]
 800ad6a:	e007      	b.n	800ad7c <clear_buffer+0x1c>
        buffer[i] = '\0';
 800ad6c:	4a08      	ldr	r2, [pc, #32]	; (800ad90 <clear_buffer+0x30>)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4413      	add	r3, r2
 800ad72:	2200      	movs	r2, #0
 800ad74:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < BUFFER_SIZE; i++)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	607b      	str	r3, [r7, #4]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2b7f      	cmp	r3, #127	; 0x7f
 800ad80:	ddf4      	ble.n	800ad6c <clear_buffer+0xc>
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bc80      	pop	{r7}
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	200012ec 	.word	0x200012ec

0800ad94 <sd_mount>:

SD_CARD sd_mount()
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
    SD_CARD status = SD_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	71fb      	strb	r3, [r7, #7]
    fresult = f_mount(&fs, "", 1);
 800ad9e:	2201      	movs	r2, #1
 800ada0:	490a      	ldr	r1, [pc, #40]	; (800adcc <sd_mount+0x38>)
 800ada2:	480b      	ldr	r0, [pc, #44]	; (800add0 <sd_mount+0x3c>)
 800ada4:	f7fe f94e 	bl	8009044 <f_mount>
 800ada8:	4603      	mov	r3, r0
 800adaa:	461a      	mov	r2, r3
 800adac:	4b09      	ldr	r3, [pc, #36]	; (800add4 <sd_mount+0x40>)
 800adae:	701a      	strb	r2, [r3, #0]
    if (fresult != FR_OK)
 800adb0:	4b08      	ldr	r3, [pc, #32]	; (800add4 <sd_mount+0x40>)
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d002      	beq.n	800adbe <sd_mount+0x2a>
        status = SD_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	71fb      	strb	r3, [r7, #7]
 800adbc:	e001      	b.n	800adc2 <sd_mount+0x2e>
    else
        status = SD_OK;
 800adbe:	2300      	movs	r3, #0
 800adc0:	71fb      	strb	r3, [r7, #7]
    return status;
 800adc2:	79fb      	ldrb	r3, [r7, #7]
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3708      	adds	r7, #8
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	08010314 	.word	0x08010314
 800add0:	20000a70 	.word	0x20000a70
 800add4:	200012d8 	.word	0x200012d8

0800add8 <sd_check_space>:

char sd_check_space()
{
 800add8:	b580      	push	{r7, lr}
 800adda:	af00      	add	r7, sp, #0
    clear_buffer();
 800addc:	f7ff ffc0 	bl	800ad60 <clear_buffer>
    f_getfree("", &fre_clust, &pfs);
 800ade0:	4a25      	ldr	r2, [pc, #148]	; (800ae78 <sd_check_space+0xa0>)
 800ade2:	4926      	ldr	r1, [pc, #152]	; (800ae7c <sd_check_space+0xa4>)
 800ade4:	4826      	ldr	r0, [pc, #152]	; (800ae80 <sd_check_space+0xa8>)
 800ade6:	f7fe fd7b 	bl	80098e0 <f_getfree>
    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800adea:	4b23      	ldr	r3, [pc, #140]	; (800ae78 <sd_check_space+0xa0>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	69db      	ldr	r3, [r3, #28]
 800adf0:	3b02      	subs	r3, #2
 800adf2:	4a21      	ldr	r2, [pc, #132]	; (800ae78 <sd_check_space+0xa0>)
 800adf4:	6812      	ldr	r2, [r2, #0]
 800adf6:	8952      	ldrh	r2, [r2, #10]
 800adf8:	fb02 f303 	mul.w	r3, r2, r3
 800adfc:	4618      	mov	r0, r3
 800adfe:	f7f5 fb09 	bl	8000414 <__aeabi_ui2d>
 800ae02:	f04f 0200 	mov.w	r2, #0
 800ae06:	4b1f      	ldr	r3, [pc, #124]	; (800ae84 <sd_check_space+0xac>)
 800ae08:	f7f5 fb7e 	bl	8000508 <__aeabi_dmul>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	460b      	mov	r3, r1
 800ae10:	4610      	mov	r0, r2
 800ae12:	4619      	mov	r1, r3
 800ae14:	f7f5 fe50 	bl	8000ab8 <__aeabi_d2uiz>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	4a1b      	ldr	r2, [pc, #108]	; (800ae88 <sd_check_space+0xb0>)
 800ae1c:	6013      	str	r3, [r2, #0]
    sprintf(buffer, "SD CARD Total Size: \t%lu\n", total);
 800ae1e:	4b1a      	ldr	r3, [pc, #104]	; (800ae88 <sd_check_space+0xb0>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	461a      	mov	r2, r3
 800ae24:	4919      	ldr	r1, [pc, #100]	; (800ae8c <sd_check_space+0xb4>)
 800ae26:	481a      	ldr	r0, [pc, #104]	; (800ae90 <sd_check_space+0xb8>)
 800ae28:	f001 fbc2 	bl	800c5b0 <siprintf>
    //send_uart(buffer);
    clear_buffer();
 800ae2c:	f7ff ff98 	bl	800ad60 <clear_buffer>
    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 800ae30:	4b11      	ldr	r3, [pc, #68]	; (800ae78 <sd_check_space+0xa0>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	895b      	ldrh	r3, [r3, #10]
 800ae36:	461a      	mov	r2, r3
 800ae38:	4b10      	ldr	r3, [pc, #64]	; (800ae7c <sd_check_space+0xa4>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	fb02 f303 	mul.w	r3, r2, r3
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7f5 fae7 	bl	8000414 <__aeabi_ui2d>
 800ae46:	f04f 0200 	mov.w	r2, #0
 800ae4a:	4b0e      	ldr	r3, [pc, #56]	; (800ae84 <sd_check_space+0xac>)
 800ae4c:	f7f5 fb5c 	bl	8000508 <__aeabi_dmul>
 800ae50:	4602      	mov	r2, r0
 800ae52:	460b      	mov	r3, r1
 800ae54:	4610      	mov	r0, r2
 800ae56:	4619      	mov	r1, r3
 800ae58:	f7f5 fe2e 	bl	8000ab8 <__aeabi_d2uiz>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	4a0d      	ldr	r2, [pc, #52]	; (800ae94 <sd_check_space+0xbc>)
 800ae60:	6013      	str	r3, [r2, #0]
    sprintf(buffer, "SD CARD Free Space: \t%lu\n\n", free_space);
 800ae62:	4b0c      	ldr	r3, [pc, #48]	; (800ae94 <sd_check_space+0xbc>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	461a      	mov	r2, r3
 800ae68:	490b      	ldr	r1, [pc, #44]	; (800ae98 <sd_check_space+0xc0>)
 800ae6a:	4809      	ldr	r0, [pc, #36]	; (800ae90 <sd_check_space+0xb8>)
 800ae6c:	f001 fba0 	bl	800c5b0 <siprintf>
    //send_uart(buffer);
    return buffer;
 800ae70:	4b07      	ldr	r3, [pc, #28]	; (800ae90 <sd_check_space+0xb8>)
 800ae72:	b2db      	uxtb	r3, r3
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	200012dc 	.word	0x200012dc
 800ae7c:	200012e0 	.word	0x200012e0
 800ae80:	08010314 	.word	0x08010314
 800ae84:	3fe00000 	.word	0x3fe00000
 800ae88:	200012e4 	.word	0x200012e4
 800ae8c:	08010318 	.word	0x08010318
 800ae90:	200012ec 	.word	0x200012ec
 800ae94:	200012e8 	.word	0x200012e8
 800ae98:	08010334 	.word	0x08010334

0800ae9c <SD_creat_file>:

SD_CARD SD_creat_file(char *fileName)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
    SD_CARD status = SD_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	73fb      	strb	r3, [r7, #15]
    fresult = f_open(&fil, fileName, FA_OPEN_ALWAYS | FA_WRITE);
 800aea8:	2212      	movs	r2, #18
 800aeaa:	6879      	ldr	r1, [r7, #4]
 800aeac:	480c      	ldr	r0, [pc, #48]	; (800aee0 <SD_creat_file+0x44>)
 800aeae:	f7fe f90f 	bl	80090d0 <f_open>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	4b0b      	ldr	r3, [pc, #44]	; (800aee4 <SD_creat_file+0x48>)
 800aeb8:	701a      	strb	r2, [r3, #0]

    fresult = f_close(&fil);
 800aeba:	4809      	ldr	r0, [pc, #36]	; (800aee0 <SD_creat_file+0x44>)
 800aebc:	f7fe fce6 	bl	800988c <f_close>
 800aec0:	4603      	mov	r3, r0
 800aec2:	461a      	mov	r2, r3
 800aec4:	4b07      	ldr	r3, [pc, #28]	; (800aee4 <SD_creat_file+0x48>)
 800aec6:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 800aec8:	4b06      	ldr	r3, [pc, #24]	; (800aee4 <SD_creat_file+0x48>)
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d101      	bne.n	800aed4 <SD_creat_file+0x38>
        status = SD_OK;
 800aed0:	2300      	movs	r3, #0
 800aed2:	73fb      	strb	r3, [r7, #15]
    return status;
 800aed4:	7bfb      	ldrb	r3, [r7, #15]
};
 800aed6:	4618      	mov	r0, r3
 800aed8:	3710      	adds	r7, #16
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	20000ea8 	.word	0x20000ea8
 800aee4:	200012d8 	.word	0x200012d8

0800aee8 <SD_sendData>:
    }

    return status;
};

SD_CARD SD_sendData(char *fileName, char *data){
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
    clear_buffer();
 800aef2:	f7ff ff35 	bl	800ad60 <clear_buffer>
    SD_CARD status = SD_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	73fb      	strb	r3, [r7, #15]
    fresult = f_open(&fil, fileName, FA_CREATE_ALWAYS | FA_WRITE);
 800aefa:	220a      	movs	r2, #10
 800aefc:	6879      	ldr	r1, [r7, #4]
 800aefe:	4809      	ldr	r0, [pc, #36]	; (800af24 <SD_sendData+0x3c>)
 800af00:	f7fe f8e6 	bl	80090d0 <f_open>
 800af04:	4603      	mov	r3, r0
 800af06:	461a      	mov	r2, r3
 800af08:	4b07      	ldr	r3, [pc, #28]	; (800af28 <SD_sendData+0x40>)
 800af0a:	701a      	strb	r2, [r3, #0]
    f_printf(&fil, data);
 800af0c:	6839      	ldr	r1, [r7, #0]
 800af0e:	4805      	ldr	r0, [pc, #20]	; (800af24 <SD_sendData+0x3c>)
 800af10:	f7fe ff1e 	bl	8009d50 <f_printf>
    f_close(&fil);
 800af14:	4803      	ldr	r0, [pc, #12]	; (800af24 <SD_sendData+0x3c>)
 800af16:	f7fe fcb9 	bl	800988c <f_close>
    return status;
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
};
 800af1c:	4618      	mov	r0, r3
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	20000ea8 	.word	0x20000ea8
 800af28:	200012d8 	.word	0x200012d8

0800af2c <SIM7600_init>:
 *
 * @param sim a pointer to a SIM7600 struct, which likely contains information about the SIM7600 module
 * being used.
 */
void SIM7600_init(SIM7600 *sim)
{
 800af2c:	b480      	push	{r7}
 800af2e:	b083      	sub	sp, #12
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
    sim->UART = &huart1;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a06      	ldr	r2, [pc, #24]	; (800af50 <SIM7600_init+0x24>)
 800af38:	605a      	str	r2, [r3, #4]
    sim->HDMA = &hdma_usart1_rx;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4a05      	ldr	r2, [pc, #20]	; (800af54 <SIM7600_init+0x28>)
 800af3e:	609a      	str	r2, [r3, #8]
    sim->rxFlag = SIMFALSE;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2201      	movs	r2, #1
 800af44:	701a      	strb	r2, [r3, #0]
}
 800af46:	bf00      	nop
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bc80      	pop	{r7}
 800af4e:	4770      	bx	lr
 800af50:	20000330 	.word	0x20000330
 800af54:	20000378 	.word	0x20000378

0800af58 <sendATcommand>:
 *
 * @return a value of type SIM_StatusTypeDef.
 */
SIM_StatusTypeDef sendATcommand(SIM7600 *sim, const char *ATCommand,
                                const char *Response, const char *unexpect, uint32_t Timeout)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b086      	sub	sp, #24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	60f8      	str	r0, [r7, #12]
 800af60:	60b9      	str	r1, [r7, #8]
 800af62:	607a      	str	r2, [r7, #4]
 800af64:	603b      	str	r3, [r7, #0]
    SIM_StatusTypeDef status = SIM_BUSY;
 800af66:	2303      	movs	r3, #3
 800af68:	75fb      	strb	r3, [r7, #23]
    HAL_UARTEx_ReceiveToIdle_DMA(sim->UART, sim->rxBuffer, SIM_BUFFER_SIZE);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	6858      	ldr	r0, [r3, #4]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	330c      	adds	r3, #12
 800af72:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800af76:	4619      	mov	r1, r3
 800af78:	f7fa fe6f 	bl	8005c5a <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(sim->HDMA, DMA_IT_HT);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	689b      	ldr	r3, [r3, #8]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	681a      	ldr	r2, [r3, #0]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f022 0204 	bic.w	r2, r2, #4
 800af8e:	601a      	str	r2, [r3, #0]
    //-----------------------------------------------------------------------
    memset((char *)sim->rxBuffer, 0, SIM_BUFFER_SIZE);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	330c      	adds	r3, #12
 800af94:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800af98:	2100      	movs	r1, #0
 800af9a:	4618      	mov	r0, r3
 800af9c:	f000 fc8e 	bl	800b8bc <memset>
    memset((char *)sim->txBuffer, 0, SIM_TX_BUFFER_SIZE);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800afa6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800afaa:	2100      	movs	r1, #0
 800afac:	4618      	mov	r0, r3
 800afae:	f000 fc85 	bl	800b8bc <memset>
    sprintf((char *)sim->txBuffer, "%s\r\n", ATCommand);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	4926      	ldr	r1, [pc, #152]	; (800b054 <sendATcommand+0xfc>)
 800afbc:	4618      	mov	r0, r3
 800afbe:	f001 faf7 	bl	800c5b0 <siprintf>
    uint16_t len = strlen((char *)sim->txBuffer);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800afc8:	4618      	mov	r0, r3
 800afca:	f7f5 f8d9 	bl	8000180 <strlen>
 800afce:	4603      	mov	r3, r0
 800afd0:	82bb      	strh	r3, [r7, #20]
    HAL_UART_Transmit(sim->UART, (uint8_t *)sim->txBuffer, len, HAL_MAX_DELAY);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6858      	ldr	r0, [r3, #4]
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	f503 7100 	add.w	r1, r3, #512	; 0x200
 800afdc:	8aba      	ldrh	r2, [r7, #20]
 800afde:	f04f 33ff 	mov.w	r3, #4294967295
 800afe2:	f7fa fdb7 	bl	8005b54 <HAL_UART_Transmit>
    //-----------------------------------------------------------------------
    uint32_t tickStart = HAL_GetTick();
 800afe6:	f7f7 fb35 	bl	8002654 <HAL_GetTick>
 800afea:	6138      	str	r0, [r7, #16]
    while (status == SIM_BUSY)
 800afec:	e026      	b.n	800b03c <sendATcommand+0xe4>
    {
        if ((HAL_GetTick() - tickStart >= Timeout))
 800afee:	f7f7 fb31 	bl	8002654 <HAL_GetTick>
 800aff2:	4602      	mov	r2, r0
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	1ad3      	subs	r3, r2, r3
 800aff8:	6a3a      	ldr	r2, [r7, #32]
 800affa:	429a      	cmp	r2, r3
 800affc:	d802      	bhi.n	800b004 <sendATcommand+0xac>
        {
            status = SIM_TIMEOUT;
 800affe:	2302      	movs	r3, #2
 800b000:	75fb      	strb	r3, [r7, #23]
            break;
 800b002:	e01e      	b.n	800b042 <sendATcommand+0xea>
        }
        if (sim->rxFlag == SIMTRUE)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d117      	bne.n	800b03c <sendATcommand+0xe4>
        {
            if (strstr((char *)sim->rxBuffer, Response) != NULL)
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	330c      	adds	r3, #12
 800b010:	6879      	ldr	r1, [r7, #4]
 800b012:	4618      	mov	r0, r3
 800b014:	f001 faec 	bl	800c5f0 <strstr>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d002      	beq.n	800b024 <sendATcommand+0xcc>
            {
                status = SIM_OK;
 800b01e:	2300      	movs	r3, #0
 800b020:	75fb      	strb	r3, [r7, #23]
                break;
 800b022:	e00e      	b.n	800b042 <sendATcommand+0xea>
            }
            else if (strstr((char *)sim->rxBuffer, unexpect) != NULL)
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	330c      	adds	r3, #12
 800b028:	6839      	ldr	r1, [r7, #0]
 800b02a:	4618      	mov	r0, r3
 800b02c:	f001 fae0 	bl	800c5f0 <strstr>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d002      	beq.n	800b03c <sendATcommand+0xe4>
            {
                status = SIM_ERROR;
 800b036:	2301      	movs	r3, #1
 800b038:	75fb      	strb	r3, [r7, #23]
                break;
 800b03a:	e002      	b.n	800b042 <sendATcommand+0xea>
    while (status == SIM_BUSY)
 800b03c:	7dfb      	ldrb	r3, [r7, #23]
 800b03e:	2b03      	cmp	r3, #3
 800b040:	d0d5      	beq.n	800afee <sendATcommand+0x96>
            }
        }
    }
    sim->rxFlag = SIMFALSE;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2201      	movs	r2, #1
 800b046:	701a      	strb	r2, [r3, #0]
    return status;
 800b048:	7dfb      	ldrb	r3, [r7, #23]
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3718      	adds	r7, #24
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	08010350 	.word	0x08010350

0800b058 <SIM7600_Start>:
 * type that represents the status of the SIM7600 module. The actual value being returned depends on
 * the result of the `sendATcommand` function, which is called with the parameters `sim`, `"AT"`,
 * `"OK"`, `"ERROR"`, and `1200`.
 */
SIM_StatusTypeDef SIM7600_Start(SIM7600 *sim)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b086      	sub	sp, #24
 800b05c:	af02      	add	r7, sp, #8
 800b05e:	6078      	str	r0, [r7, #4]
    SIM_StatusTypeDef status = SIM_BUSY;
 800b060:	2303      	movs	r3, #3
 800b062:	73fb      	strb	r3, [r7, #15]
    if (sendATcommand(sim, "AT", "OK", "ERROR", 1200) == SIM_OK)
 800b064:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	4b20      	ldr	r3, [pc, #128]	; (800b0ec <SIM7600_Start+0x94>)
 800b06c:	4a20      	ldr	r2, [pc, #128]	; (800b0f0 <SIM7600_Start+0x98>)
 800b06e:	4921      	ldr	r1, [pc, #132]	; (800b0f4 <SIM7600_Start+0x9c>)
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f7ff ff71 	bl	800af58 <sendATcommand>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d131      	bne.n	800b0e0 <SIM7600_Start+0x88>
        if (sendATcommand(sim, "AT+CPIN?", "OK", "ERROR", 1200) == SIM_OK)
 800b07c:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b080:	9300      	str	r3, [sp, #0]
 800b082:	4b1a      	ldr	r3, [pc, #104]	; (800b0ec <SIM7600_Start+0x94>)
 800b084:	4a1a      	ldr	r2, [pc, #104]	; (800b0f0 <SIM7600_Start+0x98>)
 800b086:	491c      	ldr	r1, [pc, #112]	; (800b0f8 <SIM7600_Start+0xa0>)
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f7ff ff65 	bl	800af58 <sendATcommand>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d125      	bne.n	800b0e0 <SIM7600_Start+0x88>
            if (sendATcommand(sim, "AT+CSQ", "OK", "ERROR", 1200) == SIM_OK)
 800b094:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b098:	9300      	str	r3, [sp, #0]
 800b09a:	4b14      	ldr	r3, [pc, #80]	; (800b0ec <SIM7600_Start+0x94>)
 800b09c:	4a14      	ldr	r2, [pc, #80]	; (800b0f0 <SIM7600_Start+0x98>)
 800b09e:	4917      	ldr	r1, [pc, #92]	; (800b0fc <SIM7600_Start+0xa4>)
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f7ff ff59 	bl	800af58 <sendATcommand>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d119      	bne.n	800b0e0 <SIM7600_Start+0x88>
                if (sendATcommand(sim, "AT+CGMR", "OK", "ERROR", 1200) == SIM_OK)
 800b0ac:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b0b0:	9300      	str	r3, [sp, #0]
 800b0b2:	4b0e      	ldr	r3, [pc, #56]	; (800b0ec <SIM7600_Start+0x94>)
 800b0b4:	4a0e      	ldr	r2, [pc, #56]	; (800b0f0 <SIM7600_Start+0x98>)
 800b0b6:	4912      	ldr	r1, [pc, #72]	; (800b100 <SIM7600_Start+0xa8>)
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f7ff ff4d 	bl	800af58 <sendATcommand>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d10d      	bne.n	800b0e0 <SIM7600_Start+0x88>
                    if (sendATcommand(sim, "AT+CTZU=1", "OK", "ERROR", 1200) == SIM_OK)
 800b0c4:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	4b08      	ldr	r3, [pc, #32]	; (800b0ec <SIM7600_Start+0x94>)
 800b0cc:	4a08      	ldr	r2, [pc, #32]	; (800b0f0 <SIM7600_Start+0x98>)
 800b0ce:	490d      	ldr	r1, [pc, #52]	; (800b104 <SIM7600_Start+0xac>)
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f7ff ff41 	bl	800af58 <sendATcommand>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <SIM7600_Start+0x88>
                        status = SIM_OK;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	73fb      	strb	r3, [r7, #15]
    return status;
 800b0e0:	7bfb      	ldrb	r3, [r7, #15]
};
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3710      	adds	r7, #16
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	08010358 	.word	0x08010358
 800b0f0:	08010360 	.word	0x08010360
 800b0f4:	08010364 	.word	0x08010364
 800b0f8:	08010368 	.word	0x08010368
 800b0fc:	08010374 	.word	0x08010374
 800b100:	0801037c 	.word	0x0801037c
 800b104:	08010384 	.word	0x08010384

0800b108 <SIM7600_httpStart>:
 * @return The function `SIM7600_httpStart` is returning a `SIM_StatusTypeDef` which is the result of
 * calling the `sendATcommand` function with the parameters `sim`, `"AT+HTTPINIT"`, `"OK"`, `"ERROR"`,
 * and `1200`.
 */
SIM_StatusTypeDef SIM7600_httpStart(SIM7600 *sim)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af02      	add	r7, sp, #8
 800b10e:	6078      	str	r0, [r7, #4]
    SIM7600_httpStop(sim);
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 f815 	bl	800b140 <SIM7600_httpStop>
    return sendATcommand(sim, "AT+HTTPINIT", "OK", "ERROR", 1200);
 800b116:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	4b05      	ldr	r3, [pc, #20]	; (800b134 <SIM7600_httpStart+0x2c>)
 800b11e:	4a06      	ldr	r2, [pc, #24]	; (800b138 <SIM7600_httpStart+0x30>)
 800b120:	4906      	ldr	r1, [pc, #24]	; (800b13c <SIM7600_httpStart+0x34>)
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f7ff ff18 	bl	800af58 <sendATcommand>
 800b128:	4603      	mov	r3, r0
};
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	08010358 	.word	0x08010358
 800b138:	08010360 	.word	0x08010360
 800b13c:	08010390 	.word	0x08010390

0800b140 <SIM7600_httpStop>:
 * data type that represents the status of the SIM7600 module. The return value depends on the success
 * or failure of the `sendATcommand` function which sends an AT command to the module and waits for a
 * response. If the response contains "OK", the function returns `SIM_SUCCESS`
 */
SIM_StatusTypeDef SIM7600_httpStop(SIM7600 *sim)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af02      	add	r7, sp, #8
 800b146:	6078      	str	r0, [r7, #4]
    return sendATcommand(sim, "AT+HTTPTERM", "OK", "ERROR", 500);
 800b148:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b14c:	9300      	str	r3, [sp, #0]
 800b14e:	4b05      	ldr	r3, [pc, #20]	; (800b164 <SIM7600_httpStop+0x24>)
 800b150:	4a05      	ldr	r2, [pc, #20]	; (800b168 <SIM7600_httpStop+0x28>)
 800b152:	4906      	ldr	r1, [pc, #24]	; (800b16c <SIM7600_httpStop+0x2c>)
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f7ff feff 	bl	800af58 <sendATcommand>
 800b15a:	4603      	mov	r3, r0
};
 800b15c:	4618      	mov	r0, r3
 800b15e:	3708      	adds	r7, #8
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	08010358 	.word	0x08010358
 800b168:	08010360 	.word	0x08010360
 800b16c:	0801039c 	.word	0x0801039c

0800b170 <SIM7600_setUrl>:
 *
 * @return a SIM_StatusTypeDef, which is likely an enumerated type indicating the success or failure of
 * the operation.
 */
SIM_StatusTypeDef SIM7600_setUrl(SIM7600 *sim, const char *url)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b09e      	sub	sp, #120	; 0x78
 800b174:	af02      	add	r7, sp, #8
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	6039      	str	r1, [r7, #0]
    if (SIM7600_httpStart(sim) == SIM_OK)
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f7ff ffc4 	bl	800b108 <SIM7600_httpStart>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d11b      	bne.n	800b1be <SIM7600_setUrl+0x4e>
    {
        uint8_t cmd[100] = {0};
 800b186:	2300      	movs	r3, #0
 800b188:	60fb      	str	r3, [r7, #12]
 800b18a:	f107 0310 	add.w	r3, r7, #16
 800b18e:	2260      	movs	r2, #96	; 0x60
 800b190:	2100      	movs	r1, #0
 800b192:	4618      	mov	r0, r3
 800b194:	f000 fb92 	bl	800b8bc <memset>
        sprintf((char *)cmd, "AT+HTTPPARA=\"URL\",\"%s\"", url);
 800b198:	f107 030c 	add.w	r3, r7, #12
 800b19c:	683a      	ldr	r2, [r7, #0]
 800b19e:	490a      	ldr	r1, [pc, #40]	; (800b1c8 <SIM7600_setUrl+0x58>)
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f001 fa05 	bl	800c5b0 <siprintf>
        return sendATcommand(sim, (char *)cmd, "OK", "ERROR", 12000);
 800b1a6:	f107 010c 	add.w	r1, r7, #12
 800b1aa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	4b06      	ldr	r3, [pc, #24]	; (800b1cc <SIM7600_setUrl+0x5c>)
 800b1b2:	4a07      	ldr	r2, [pc, #28]	; (800b1d0 <SIM7600_setUrl+0x60>)
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f7ff fecf 	bl	800af58 <sendATcommand>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	e7ff      	b.n	800b1be <SIM7600_setUrl+0x4e>
    }
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3770      	adds	r7, #112	; 0x70
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	080103a8 	.word	0x080103a8
 800b1cc:	08010358 	.word	0x08010358
 800b1d0:	08010360 	.word	0x08010360

0800b1d4 <SIM7600_httpPost>:
 *
 * @return a SIM_StatusTypeDef, which is likely an enumerated type indicating the status of the HTTP
 * POST request.
 */
SIM_StatusTypeDef SIM7600_httpPost(SIM7600 *sim, const char *data)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b08c      	sub	sp, #48	; 0x30
 800b1d8:	af02      	add	r7, sp, #8
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
    // sendATcommand(sim, "AT+HTTPPARA=\"CONTENT\",\"application/json\"", "OK", "ERROR", 12000);
    uint8_t cmd[30] = {0};
 800b1de:	2300      	movs	r3, #0
 800b1e0:	60bb      	str	r3, [r7, #8]
 800b1e2:	f107 030c 	add.w	r3, r7, #12
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	601a      	str	r2, [r3, #0]
 800b1ea:	605a      	str	r2, [r3, #4]
 800b1ec:	609a      	str	r2, [r3, #8]
 800b1ee:	60da      	str	r2, [r3, #12]
 800b1f0:	611a      	str	r2, [r3, #16]
 800b1f2:	615a      	str	r2, [r3, #20]
 800b1f4:	831a      	strh	r2, [r3, #24]
    uint8_t len = strlen(data);
 800b1f6:	6838      	ldr	r0, [r7, #0]
 800b1f8:	f7f4 ffc2 	bl	8000180 <strlen>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    sprintf((char *)cmd, "AT+HTTPDATA=%d,%d", len, 12000);
 800b202:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b206:	f107 0008 	add.w	r0, r7, #8
 800b20a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b20e:	491f      	ldr	r1, [pc, #124]	; (800b28c <SIM7600_httpPost+0xb8>)
 800b210:	f001 f9ce 	bl	800c5b0 <siprintf>
    if (sendATcommand(sim, "AT+HTTPACTION=1", "+HTTPACTION: 1,400", "ERROR", 12000) == SIM_OK)
 800b214:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b218:	9300      	str	r3, [sp, #0]
 800b21a:	4b1d      	ldr	r3, [pc, #116]	; (800b290 <SIM7600_httpPost+0xbc>)
 800b21c:	4a1d      	ldr	r2, [pc, #116]	; (800b294 <SIM7600_httpPost+0xc0>)
 800b21e:	491e      	ldr	r1, [pc, #120]	; (800b298 <SIM7600_httpPost+0xc4>)
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f7ff fe99 	bl	800af58 <sendATcommand>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d121      	bne.n	800b270 <SIM7600_httpPost+0x9c>
    {
        if (sendATcommand(sim, (char *)cmd, "DOWNLOAD", "ERROR", 12000) != SIM_OK)
 800b22c:	f107 0108 	add.w	r1, r7, #8
 800b230:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	4b16      	ldr	r3, [pc, #88]	; (800b290 <SIM7600_httpPost+0xbc>)
 800b238:	4a18      	ldr	r2, [pc, #96]	; (800b29c <SIM7600_httpPost+0xc8>)
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f7ff fe8c 	bl	800af58 <sendATcommand>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00b      	beq.n	800b25e <SIM7600_httpPost+0x8a>
        {
            return sendATcommand(sim, (char *)cmd, "DOWNLOAD", "ERROR", 12000);
 800b246:	f107 0108 	add.w	r1, r7, #8
 800b24a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	4b0f      	ldr	r3, [pc, #60]	; (800b290 <SIM7600_httpPost+0xbc>)
 800b252:	4a12      	ldr	r2, [pc, #72]	; (800b29c <SIM7600_httpPost+0xc8>)
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f7ff fe7f 	bl	800af58 <sendATcommand>
 800b25a:	4603      	mov	r3, r0
 800b25c:	e012      	b.n	800b284 <SIM7600_httpPost+0xb0>
        }
        else
        {
            sendATcommand(sim, data, "OK", "ERROR", 12000);
 800b25e:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b262:	9300      	str	r3, [sp, #0]
 800b264:	4b0a      	ldr	r3, [pc, #40]	; (800b290 <SIM7600_httpPost+0xbc>)
 800b266:	4a0e      	ldr	r2, [pc, #56]	; (800b2a0 <SIM7600_httpPost+0xcc>)
 800b268:	6839      	ldr	r1, [r7, #0]
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f7ff fe74 	bl	800af58 <sendATcommand>
        }
    }
    return sendATcommand(sim, "AT+HTTPACTION=1", "+HTTPACTION: 1,200", "ERROR", 12000);
 800b270:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b274:	9300      	str	r3, [sp, #0]
 800b276:	4b06      	ldr	r3, [pc, #24]	; (800b290 <SIM7600_httpPost+0xbc>)
 800b278:	4a0a      	ldr	r2, [pc, #40]	; (800b2a4 <SIM7600_httpPost+0xd0>)
 800b27a:	4907      	ldr	r1, [pc, #28]	; (800b298 <SIM7600_httpPost+0xc4>)
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f7ff fe6b 	bl	800af58 <sendATcommand>
 800b282:	4603      	mov	r3, r0
}
 800b284:	4618      	mov	r0, r3
 800b286:	3728      	adds	r7, #40	; 0x28
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	080103e0 	.word	0x080103e0
 800b290:	08010358 	.word	0x08010358
 800b294:	080103f4 	.word	0x080103f4
 800b298:	08010408 	.word	0x08010408
 800b29c:	08010418 	.word	0x08010418
 800b2a0:	08010360 	.word	0x08010360
 800b2a4:	08010424 	.word	0x08010424

0800b2a8 <SIM7600_getTime>:
 * @param sim A pointer to the SIM7600 object, which contains information about the SIM7600 module.
 *
 * @return a SIM_StatusTypeDef, which is an enumerated type. It can either return SIM_OK or SIM_ERROR.
 */
SIM_StatusTypeDef SIM7600_getTime(SIM7600 *sim)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af02      	add	r7, sp, #8
 800b2ae:	6078      	str	r0, [r7, #4]
    if (sendATcommand(sim, "AT+CCLK=?", "OK", "ERROR", 12000) == SIM_OK)
 800b2b0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b2b4:	9300      	str	r3, [sp, #0]
 800b2b6:	4b0e      	ldr	r3, [pc, #56]	; (800b2f0 <SIM7600_getTime+0x48>)
 800b2b8:	4a0e      	ldr	r2, [pc, #56]	; (800b2f4 <SIM7600_getTime+0x4c>)
 800b2ba:	490f      	ldr	r1, [pc, #60]	; (800b2f8 <SIM7600_getTime+0x50>)
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f7ff fe4b 	bl	800af58 <sendATcommand>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10d      	bne.n	800b2e4 <SIM7600_getTime+0x3c>
        if (sendATcommand(sim, "AT+CCLK?", "OK", "ERROR", 12000) == SIM_OK)
 800b2c8:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800b2cc:	9300      	str	r3, [sp, #0]
 800b2ce:	4b08      	ldr	r3, [pc, #32]	; (800b2f0 <SIM7600_getTime+0x48>)
 800b2d0:	4a08      	ldr	r2, [pc, #32]	; (800b2f4 <SIM7600_getTime+0x4c>)
 800b2d2:	490a      	ldr	r1, [pc, #40]	; (800b2fc <SIM7600_getTime+0x54>)
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f7ff fe3f 	bl	800af58 <sendATcommand>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d101      	bne.n	800b2e4 <SIM7600_getTime+0x3c>
            return SIM_OK;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	e000      	b.n	800b2e6 <SIM7600_getTime+0x3e>
    return SIM_ERROR;
 800b2e4:	2301      	movs	r3, #1
};
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3708      	adds	r7, #8
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}
 800b2ee:	bf00      	nop
 800b2f0:	08010358 	.word	0x08010358
 800b2f4:	08010360 	.word	0x08010360
 800b2f8:	08010438 	.word	0x08010438
 800b2fc:	08010444 	.word	0x08010444

0800b300 <initCounter>:
/**
 * The function initializes the values of a struct called DATA to zero.
 *
 * @param data a pointer to a struct of type DATA.
 */
void initCounter(){
 800b300:	b480      	push	{r7}
 800b302:	af00      	add	r7, sp, #0
	data.Distance_high = 10.00;
 800b304:	4b04      	ldr	r3, [pc, #16]	; (800b318 <initCounter+0x18>)
 800b306:	4a05      	ldr	r2, [pc, #20]	; (800b31c <initCounter+0x1c>)
 800b308:	61da      	str	r2, [r3, #28]
	data.Distance = 0.2;
 800b30a:	4b03      	ldr	r3, [pc, #12]	; (800b318 <initCounter+0x18>)
 800b30c:	4a04      	ldr	r2, [pc, #16]	; (800b320 <initCounter+0x20>)
 800b30e:	621a      	str	r2, [r3, #32]
}
 800b310:	bf00      	nop
 800b312:	46bd      	mov	sp, r7
 800b314:	bc80      	pop	{r7}
 800b316:	4770      	bx	lr
 800b318:	200003c0 	.word	0x200003c0
 800b31c:	41200000 	.word	0x41200000
 800b320:	3e4ccccd 	.word	0x3e4ccccd

0800b324 <dataInit>:
void dataInit()
{
 800b324:	b480      	push	{r7}
 800b326:	af00      	add	r7, sp, #0
	data.count = 0;
 800b328:	4b07      	ldr	r3, [pc, #28]	; (800b348 <dataInit+0x24>)
 800b32a:	2200      	movs	r2, #0
 800b32c:	601a      	str	r2, [r3, #0]
	data.hour = 0;
 800b32e:	4b06      	ldr	r3, [pc, #24]	; (800b348 <dataInit+0x24>)
 800b330:	2200      	movs	r2, #0
 800b332:	605a      	str	r2, [r3, #4]
	data.minute = 0;
 800b334:	4b04      	ldr	r3, [pc, #16]	; (800b348 <dataInit+0x24>)
 800b336:	2200      	movs	r2, #0
 800b338:	609a      	str	r2, [r3, #8]
	data.second = 0;
 800b33a:	4b03      	ldr	r3, [pc, #12]	; (800b348 <dataInit+0x24>)
 800b33c:	2200      	movs	r2, #0
 800b33e:	60da      	str	r2, [r3, #12]
};
 800b340:	bf00      	nop
 800b342:	46bd      	mov	sp, r7
 800b344:	bc80      	pop	{r7}
 800b346:	4770      	bx	lr
 800b348:	200003c0 	.word	0x200003c0

0800b34c <evenMode>:
 * @param status The TIM_STATUS variable that is being passed as a parameter to the function.
 *
 * @return the TIM_STATUS variable named "status".
 */
TIM_STATUS evenMode(DATA *data, TIM_STATUS status)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b083      	sub	sp, #12
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
 800b354:	460b      	mov	r3, r1
 800b356:	70fb      	strb	r3, [r7, #3]
	return status;
 800b358:	78fb      	ldrb	r3, [r7, #3]
};
 800b35a:	4618      	mov	r0, r3
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	bc80      	pop	{r7}
 800b362:	4770      	bx	lr

0800b364 <countTime>:
 * @param status The status of a timer, which is of type TIM_STATUS.
 *
 * @return the TIM_STATUS variable named "status".
 */
TIM_STATUS countTime(DATA *data, TIM_STATUS status)
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	460b      	mov	r3, r1
 800b36e:	70fb      	strb	r3, [r7, #3]
	return status;
 800b370:	78fb      	ldrb	r3, [r7, #3]
};
 800b372:	4618      	mov	r0, r3
 800b374:	370c      	adds	r7, #12
 800b376:	46bd      	mov	sp, r7
 800b378:	bc80      	pop	{r7}
 800b37a:	4770      	bx	lr

0800b37c <dataGetTime>:
 * @param data A pointer to a structure of type DATA, which contains various data fields and variables.
 *
 * @return a variable of type DATA_STATUS.
 */
DATA_STATUS dataGetTime(DATA *data)
{
 800b37c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b380:	b084      	sub	sp, #16
 800b382:	af00      	add	r7, sp, #0
 800b384:	6078      	str	r0, [r7, #4]
	DATA_STATUS status = DATA_WAITE;
 800b386:	2302      	movs	r3, #2
 800b388:	73fb      	strb	r3, [r7, #15]
	while (data->countTime == RUN_TIME)
 800b38a:	e095      	b.n	800b4b8 <dataGetTime+0x13c>
	{
		if (data->count == 0)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d112      	bne.n	800b3ba <dataGetTime+0x3e>
		{
			HAL_RTC_Init(&hrtc);
 800b394:	484e      	ldr	r0, [pc, #312]	; (800b4d0 <dataGetTime+0x154>)
 800b396:	f7f8 fe5b 	bl	8004050 <HAL_RTC_Init>
			HTime.Hours = 0;
 800b39a:	4b4e      	ldr	r3, [pc, #312]	; (800b4d4 <dataGetTime+0x158>)
 800b39c:	2200      	movs	r2, #0
 800b39e:	701a      	strb	r2, [r3, #0]
			HTime.Minutes = 0;
 800b3a0:	4b4c      	ldr	r3, [pc, #304]	; (800b4d4 <dataGetTime+0x158>)
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	705a      	strb	r2, [r3, #1]
			HTime.Seconds = 0;
 800b3a6:	4b4b      	ldr	r3, [pc, #300]	; (800b4d4 <dataGetTime+0x158>)
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	709a      	strb	r2, [r3, #2]
			HAL_RTC_SetTime(&hrtc, &HTime, RTC_FORMAT_BIN);
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4949      	ldr	r1, [pc, #292]	; (800b4d4 <dataGetTime+0x158>)
 800b3b0:	4847      	ldr	r0, [pc, #284]	; (800b4d0 <dataGetTime+0x154>)
 800b3b2:	f7f8 fed0 	bl	8004156 <HAL_RTC_SetTime>
			status = DATA_RUN;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	73fb      	strb	r3, [r7, #15]
		}

		HAL_RTC_GetTime(&hrtc, &HTime, RTC_FORMAT_BIN);
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	4945      	ldr	r1, [pc, #276]	; (800b4d4 <dataGetTime+0x158>)
 800b3be:	4844      	ldr	r0, [pc, #272]	; (800b4d0 <dataGetTime+0x154>)
 800b3c0:	f7f8 ff63 	bl	800428a <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &HDate, RTC_FORMAT_BIN);
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	4944      	ldr	r1, [pc, #272]	; (800b4d8 <dataGetTime+0x15c>)
 800b3c8:	4841      	ldr	r0, [pc, #260]	; (800b4d0 <dataGetTime+0x154>)
 800b3ca:	f7f9 f840 	bl	800444e <HAL_RTC_GetDate>
		if (data->evenMode == RUN_COUNT)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d132      	bne.n	800b43e <dataGetTime+0xc2>
		{
			gettick_count = HAL_GetTick();
 800b3d8:	f7f7 f93c 	bl	8002654 <HAL_GetTick>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4698      	mov	r8, r3
 800b3e2:	4691      	mov	r9, r2
 800b3e4:	4b3d      	ldr	r3, [pc, #244]	; (800b4dc <dataGetTime+0x160>)
 800b3e6:	e9c3 8900 	strd	r8, r9, [r3]
			if (gettick_count - timCutCount > 50)
 800b3ea:	4b3c      	ldr	r3, [pc, #240]	; (800b4dc <dataGetTime+0x160>)
 800b3ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b3f0:	4b3b      	ldr	r3, [pc, #236]	; (800b4e0 <dataGetTime+0x164>)
 800b3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f6:	1a84      	subs	r4, r0, r2
 800b3f8:	eb61 0503 	sbc.w	r5, r1, r3
 800b3fc:	2c33      	cmp	r4, #51	; 0x33
 800b3fe:	f175 0300 	sbcs.w	r3, r5, #0
 800b402:	d31c      	bcc.n	800b43e <dataGetTime+0xc2>
			{
				data->count++;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	1c5a      	adds	r2, r3, #1
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	601a      	str	r2, [r3, #0]
				data->hour = HTime.Hours;
 800b40e:	4b31      	ldr	r3, [pc, #196]	; (800b4d4 <dataGetTime+0x158>)
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	461a      	mov	r2, r3
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	605a      	str	r2, [r3, #4]
				data->minute = HTime.Minutes;
 800b418:	4b2e      	ldr	r3, [pc, #184]	; (800b4d4 <dataGetTime+0x158>)
 800b41a:	785b      	ldrb	r3, [r3, #1]
 800b41c:	461a      	mov	r2, r3
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	609a      	str	r2, [r3, #8]
				data->second = HTime.Seconds;
 800b422:	4b2c      	ldr	r3, [pc, #176]	; (800b4d4 <dataGetTime+0x158>)
 800b424:	789b      	ldrb	r3, [r3, #2]
 800b426:	461a      	mov	r2, r3
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	60da      	str	r2, [r3, #12]
				timCutCount = HAL_GetTick();
 800b42c:	f7f7 f912 	bl	8002654 <HAL_GetTick>
 800b430:	4603      	mov	r3, r0
 800b432:	2200      	movs	r2, #0
 800b434:	469a      	mov	sl, r3
 800b436:	4693      	mov	fp, r2
 800b438:	4b29      	ldr	r3, [pc, #164]	; (800b4e0 <dataGetTime+0x164>)
 800b43a:	e9c3 ab00 	strd	sl, fp, [r3]
				//count_moniter(data);
			}
		}
		data->evenMode = STOP_COUNT;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2201      	movs	r2, #1
 800b442:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		data->time_count_second = data->hour * 3600 + data->minute * 60 + data->second;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	b2db      	uxtb	r3, r3
 800b44c:	011b      	lsls	r3, r3, #4
 800b44e:	b2da      	uxtb	r2, r3
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	b2db      	uxtb	r3, r3
 800b456:	4619      	mov	r1, r3
 800b458:	0109      	lsls	r1, r1, #4
 800b45a:	1acb      	subs	r3, r1, r3
 800b45c:	009b      	lsls	r3, r3, #2
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	4413      	add	r3, r2
 800b462:	b2da      	uxtb	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	4413      	add	r3, r2
 800b46c:	b2da      	uxtb	r2, r3
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	769a      	strb	r2, [r3, #26]
		data->real_time = HTime.Hours * 3600 + HTime.Minutes * 60 + HTime.Seconds;
 800b472:	4b18      	ldr	r3, [pc, #96]	; (800b4d4 <dataGetTime+0x158>)
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	011b      	lsls	r3, r3, #4
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	4b16      	ldr	r3, [pc, #88]	; (800b4d4 <dataGetTime+0x158>)
 800b47c:	785b      	ldrb	r3, [r3, #1]
 800b47e:	4619      	mov	r1, r3
 800b480:	0109      	lsls	r1, r1, #4
 800b482:	1acb      	subs	r3, r1, r3
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	b2db      	uxtb	r3, r3
 800b488:	4413      	add	r3, r2
 800b48a:	b2da      	uxtb	r2, r3
 800b48c:	4b11      	ldr	r3, [pc, #68]	; (800b4d4 <dataGetTime+0x158>)
 800b48e:	789b      	ldrb	r3, [r3, #2]
 800b490:	4413      	add	r3, r2
 800b492:	b2da      	uxtb	r2, r3
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	76da      	strb	r2, [r3, #27]
		if ((data->real_time - data->time_count_second > 40))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	7edb      	ldrb	r3, [r3, #27]
 800b49c:	461a      	mov	r2, r3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	7e9b      	ldrb	r3, [r3, #26]
 800b4a2:	1ad3      	subs	r3, r2, r3
 800b4a4:	2b28      	cmp	r3, #40	; 0x28
 800b4a6:	dd07      	ble.n	800b4b8 <dataGetTime+0x13c>
		{
			data->countTime = STOP_TIME;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2203      	movs	r2, #3
 800b4ac:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			status = DATA_STOP;
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	73fb      	strb	r3, [r7, #15]
			return status;
 800b4b4:	7bfb      	ldrb	r3, [r7, #15]
 800b4b6:	e006      	b.n	800b4c6 <dataGetTime+0x14a>
	while (data->countTime == RUN_TIME)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	f43f af64 	beq.w	800b38c <dataGetTime+0x10>
		}
	}
	return status;
 800b4c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b4d0:	20000220 	.word	0x20000220
 800b4d4:	20001380 	.word	0x20001380
 800b4d8:	20001394 	.word	0x20001394
 800b4dc:	20001370 	.word	0x20001370
 800b4e0:	20001378 	.word	0x20001378

0800b4e4 <handleData>:
 * The function "handleData" calculates the flow water and percentage based on the given data.
 *
 * @param data A pointer to a structure of type DATA.
 */
void handleData()
{
 800b4e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b4e8:	af00      	add	r7, sp, #0
	data.Flow_warter = data.Distance_high / ((data.hour * 60.0) + (data.minute * 1.0) + (data.second / 60.0))	;
 800b4ea:	4b31      	ldr	r3, [pc, #196]	; (800b5b0 <handleData+0xcc>)
 800b4ec:	69db      	ldr	r3, [r3, #28]
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f7f4 ffb2 	bl	8000458 <__aeabi_f2d>
 800b4f4:	4604      	mov	r4, r0
 800b4f6:	460d      	mov	r5, r1
 800b4f8:	4b2d      	ldr	r3, [pc, #180]	; (800b5b0 <handleData+0xcc>)
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7f4 ff89 	bl	8000414 <__aeabi_ui2d>
 800b502:	f04f 0200 	mov.w	r2, #0
 800b506:	4b2b      	ldr	r3, [pc, #172]	; (800b5b4 <handleData+0xd0>)
 800b508:	f7f4 fffe 	bl	8000508 <__aeabi_dmul>
 800b50c:	4602      	mov	r2, r0
 800b50e:	460b      	mov	r3, r1
 800b510:	4690      	mov	r8, r2
 800b512:	4699      	mov	r9, r3
 800b514:	4b26      	ldr	r3, [pc, #152]	; (800b5b0 <handleData+0xcc>)
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	4618      	mov	r0, r3
 800b51a:	f7f4 ff7b 	bl	8000414 <__aeabi_ui2d>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	4640      	mov	r0, r8
 800b524:	4649      	mov	r1, r9
 800b526:	f7f4 fe39 	bl	800019c <__adddf3>
 800b52a:	4602      	mov	r2, r0
 800b52c:	460b      	mov	r3, r1
 800b52e:	4690      	mov	r8, r2
 800b530:	4699      	mov	r9, r3
 800b532:	4b1f      	ldr	r3, [pc, #124]	; (800b5b0 <handleData+0xcc>)
 800b534:	68db      	ldr	r3, [r3, #12]
 800b536:	4618      	mov	r0, r3
 800b538:	f7f4 ff6c 	bl	8000414 <__aeabi_ui2d>
 800b53c:	f04f 0200 	mov.w	r2, #0
 800b540:	4b1c      	ldr	r3, [pc, #112]	; (800b5b4 <handleData+0xd0>)
 800b542:	f7f5 f90b 	bl	800075c <__aeabi_ddiv>
 800b546:	4602      	mov	r2, r0
 800b548:	460b      	mov	r3, r1
 800b54a:	4640      	mov	r0, r8
 800b54c:	4649      	mov	r1, r9
 800b54e:	f7f4 fe25 	bl	800019c <__adddf3>
 800b552:	4602      	mov	r2, r0
 800b554:	460b      	mov	r3, r1
 800b556:	4620      	mov	r0, r4
 800b558:	4629      	mov	r1, r5
 800b55a:	f7f5 f8ff 	bl	800075c <__aeabi_ddiv>
 800b55e:	4602      	mov	r2, r0
 800b560:	460b      	mov	r3, r1
 800b562:	4610      	mov	r0, r2
 800b564:	4619      	mov	r1, r3
 800b566:	f7f5 fac7 	bl	8000af8 <__aeabi_d2f>
 800b56a:	4603      	mov	r3, r0
 800b56c:	4a10      	ldr	r2, [pc, #64]	; (800b5b0 <handleData+0xcc>)
 800b56e:	6253      	str	r3, [r2, #36]	; 0x24
	data.percent = ((data.Distance * data.count) / data.Distance_high) * 100;
 800b570:	4b0f      	ldr	r3, [pc, #60]	; (800b5b0 <handleData+0xcc>)
 800b572:	6a1c      	ldr	r4, [r3, #32]
 800b574:	4b0e      	ldr	r3, [pc, #56]	; (800b5b0 <handleData+0xcc>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4618      	mov	r0, r3
 800b57a:	f7f5 fbc3 	bl	8000d04 <__aeabi_ui2f>
 800b57e:	4603      	mov	r3, r0
 800b580:	4619      	mov	r1, r3
 800b582:	4620      	mov	r0, r4
 800b584:	f7f5 fc16 	bl	8000db4 <__aeabi_fmul>
 800b588:	4603      	mov	r3, r0
 800b58a:	461a      	mov	r2, r3
 800b58c:	4b08      	ldr	r3, [pc, #32]	; (800b5b0 <handleData+0xcc>)
 800b58e:	69db      	ldr	r3, [r3, #28]
 800b590:	4619      	mov	r1, r3
 800b592:	4610      	mov	r0, r2
 800b594:	f7f5 fcc2 	bl	8000f1c <__aeabi_fdiv>
 800b598:	4603      	mov	r3, r0
 800b59a:	4907      	ldr	r1, [pc, #28]	; (800b5b8 <handleData+0xd4>)
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f5 fc09 	bl	8000db4 <__aeabi_fmul>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	4b02      	ldr	r3, [pc, #8]	; (800b5b0 <handleData+0xcc>)
 800b5a8:	629a      	str	r2, [r3, #40]	; 0x28
	// if (data->percent > 100)
	// {
	// 	data->percent = 100 - data->percent;
	// 	data->percent = 0 - data->percent;
	// }
}
 800b5aa:	bf00      	nop
 800b5ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b5b0:	200003c0 	.word	0x200003c0
 800b5b4:	404e0000 	.word	0x404e0000
 800b5b8:	42c80000 	.word	0x42c80000

0800b5bc <SD_Init>:

#include "sd.h"
#include <stdio.h>

SD_CARD_STATUS SD_Init()
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
    SD_CARD_STATUS status = SD_CARD_BUSY;
 800b5c2:	2302      	movs	r3, #2
 800b5c4:	71fb      	strb	r3, [r7, #7]
    if (sd_mount() == SD_OK)
 800b5c6:	f7ff fbe5 	bl	800ad94 <sd_mount>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d101      	bne.n	800b5d4 <SD_Init+0x18>
    {
        return SD_CARD_OK;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	e000      	b.n	800b5d6 <SD_Init+0x1a>
    }
    else
    {
        return SD_CARD_ERROR;
 800b5d4:	2301      	movs	r3, #1
    }
    return status;
};
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
	...

0800b5e0 <SD_CreatFile>:

SD_CARD_STATUS SD_CreatFile(char *newForder, char *newFile, char *data)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b09e      	sub	sp, #120	; 0x78
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	60f8      	str	r0, [r7, #12]
 800b5e8:	60b9      	str	r1, [r7, #8]
 800b5ea:	607a      	str	r2, [r7, #4]
    char forderPath[50];
    char filePath[50];
    memset(forderPath, 0, 50);
 800b5ec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b5f0:	2232      	movs	r2, #50	; 0x32
 800b5f2:	2100      	movs	r1, #0
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f000 f961 	bl	800b8bc <memset>
    sprintf(forderPath, "%s", newForder);
 800b5fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b5fe:	68fa      	ldr	r2, [r7, #12]
 800b600:	491a      	ldr	r1, [pc, #104]	; (800b66c <SD_CreatFile+0x8c>)
 800b602:	4618      	mov	r0, r3
 800b604:	f000 ffd4 	bl	800c5b0 <siprintf>
    memset(filePath, 0, 50);
 800b608:	f107 0310 	add.w	r3, r7, #16
 800b60c:	2232      	movs	r2, #50	; 0x32
 800b60e:	2100      	movs	r1, #0
 800b610:	4618      	mov	r0, r3
 800b612:	f000 f953 	bl	800b8bc <memset>
    sprintf(filePath, "%s\\%s.csv", newForder, newFile);
 800b616:	f107 0010 	add.w	r0, r7, #16
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	4914      	ldr	r1, [pc, #80]	; (800b670 <SD_CreatFile+0x90>)
 800b620:	f000 ffc6 	bl	800c5b0 <siprintf>

    if (sd_mount() == SD_OK)
 800b624:	f7ff fbb6 	bl	800ad94 <sd_mount>
 800b628:	4603      	mov	r3, r0
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d118      	bne.n	800b660 <SD_CreatFile+0x80>
    {
        f_mkdir(forderPath);
 800b62e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b632:	4618      	mov	r0, r3
 800b634:	f7fe fa09 	bl	8009a4a <f_mkdir>
        sd_check_space();
 800b638:	f7ff fbce 	bl	800add8 <sd_check_space>
        if (SD_creat_file(filePath) != SD_OK)
 800b63c:	f107 0310 	add.w	r3, r7, #16
 800b640:	4618      	mov	r0, r3
 800b642:	f7ff fc2b 	bl	800ae9c <SD_creat_file>
 800b646:	4603      	mov	r3, r0
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d001      	beq.n	800b650 <SD_CreatFile+0x70>
        {
            return SD_CARD_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	e008      	b.n	800b662 <SD_CreatFile+0x82>
        }
        SD_sendData(filePath, data);
 800b650:	f107 0310 	add.w	r3, r7, #16
 800b654:	6879      	ldr	r1, [r7, #4]
 800b656:	4618      	mov	r0, r3
 800b658:	f7ff fc46 	bl	800aee8 <SD_sendData>
        return SD_CARD_OK;
 800b65c:	2300      	movs	r3, #0
 800b65e:	e000      	b.n	800b662 <SD_CreatFile+0x82>
    }
    return SD_CARD_ERROR;
 800b660:	2301      	movs	r3, #1
};
 800b662:	4618      	mov	r0, r3
 800b664:	3778      	adds	r7, #120	; 0x78
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	08010450 	.word	0x08010450
 800b670:	08010454 	.word	0x08010454

0800b674 <startSIM>:
extern SIM7600 sim;
extern REALTIME realtimedata;
extern DEVICE device;

SIM startSIM()
{
 800b674:	b580      	push	{r7, lr}
 800b676:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FLIGHTMODE, SET);
 800b678:	2201      	movs	r2, #1
 800b67a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b67e:	4806      	ldr	r0, [pc, #24]	; (800b698 <startSIM+0x24>)
 800b680:	f7f7 fe34 	bl	80032ec <HAL_GPIO_WritePin>
    // HAL_GPIO_WritePin(RESETSIM, SET);
    // HAL_Delay(1500);
    // HAL_GPIO_WritePin(RESETSIM, RESET);
    // HAL_Delay(1500);
    HAL_GPIO_WritePin(PWRKEY, SET);
 800b684:	2201      	movs	r2, #1
 800b686:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b68a:	4803      	ldr	r0, [pc, #12]	; (800b698 <startSIM+0x24>)
 800b68c:	f7f7 fe2e 	bl	80032ec <HAL_GPIO_WritePin>
    // HAL_Delay(15000);
};
 800b690:	bf00      	nop
 800b692:	4618      	mov	r0, r3
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	40020400 	.word	0x40020400

0800b69c <simInit>:

SIM simInit()
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
    SIM status = SIM_STATUS_BUSY;
 800b6a2:	2302      	movs	r3, #2
 800b6a4:	71fb      	strb	r3, [r7, #7]
    SIM7600_init(&sim);
 800b6a6:	4816      	ldr	r0, [pc, #88]	; (800b700 <simInit+0x64>)
 800b6a8:	f7ff fc40 	bl	800af2c <SIM7600_init>

    while (SIM7600_Start(&sim) != SIM_OK)
 800b6ac:	e003      	b.n	800b6b6 <simInit+0x1a>
        HAL_Delay(1000);
 800b6ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b6b2:	f7f6 ffd9 	bl	8002668 <HAL_Delay>
    while (SIM7600_Start(&sim) != SIM_OK)
 800b6b6:	4812      	ldr	r0, [pc, #72]	; (800b700 <simInit+0x64>)
 800b6b8:	f7ff fcce 	bl	800b058 <SIM7600_Start>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d1f5      	bne.n	800b6ae <simInit+0x12>

    if (SIM7600_Start(&sim) == SIM_OK)
 800b6c2:	480f      	ldr	r0, [pc, #60]	; (800b700 <simInit+0x64>)
 800b6c4:	f7ff fcc8 	bl	800b058 <SIM7600_Start>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d106      	bne.n	800b6dc <simInit+0x40>

        status = SIM_STATUS_OK;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	71fb      	strb	r3, [r7, #7]

    while (SIM7600_httpStart(&sim) != SIM_OK)
 800b6d2:	e003      	b.n	800b6dc <simInit+0x40>
        HAL_Delay(1000);
 800b6d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b6d8:	f7f6 ffc6 	bl	8002668 <HAL_Delay>
    while (SIM7600_httpStart(&sim) != SIM_OK)
 800b6dc:	4808      	ldr	r0, [pc, #32]	; (800b700 <simInit+0x64>)
 800b6de:	f7ff fd13 	bl	800b108 <SIM7600_httpStart>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d1f5      	bne.n	800b6d4 <simInit+0x38>
    
    SIM7600_httpStart(&sim);
 800b6e8:	4805      	ldr	r0, [pc, #20]	; (800b700 <simInit+0x64>)
 800b6ea:	f7ff fd0d 	bl	800b108 <SIM7600_httpStart>

    SIM7600_setUrl(&sim, device.url);
 800b6ee:	4905      	ldr	r1, [pc, #20]	; (800b704 <simInit+0x68>)
 800b6f0:	4803      	ldr	r0, [pc, #12]	; (800b700 <simInit+0x64>)
 800b6f2:	f7ff fd3d 	bl	800b170 <SIM7600_setUrl>

    return status;
 800b6f6:	79fb      	ldrb	r3, [r7, #7]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3708      	adds	r7, #8
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}
 800b700:	200003f0 	.word	0x200003f0
 800b704:	2000072b 	.word	0x2000072b

0800b708 <getDateTime>:

char getDateTime(REALTIME *realtimedata)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b08e      	sub	sp, #56	; 0x38
 800b70c:	af02      	add	r7, sp, #8
 800b70e:	6078      	str	r0, [r7, #4]
    memset((char *)realtimedata->dateTime, 0, 500);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800b716:	2100      	movs	r1, #0
 800b718:	4618      	mov	r0, r3
 800b71a:	f000 f8cf 	bl	800b8bc <memset>
    SIM7600_getTime(&sim);
 800b71e:	481b      	ldr	r0, [pc, #108]	; (800b78c <getDateTime+0x84>)
 800b720:	f7ff fdc2 	bl	800b2a8 <SIM7600_getTime>
    char year[10];
    char month[10];
    char day[10];
    memset(year, 0, 10);
 800b724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b728:	220a      	movs	r2, #10
 800b72a:	2100      	movs	r1, #0
 800b72c:	4618      	mov	r0, r3
 800b72e:	f000 f8c5 	bl	800b8bc <memset>
    memset(month, 0, 10);
 800b732:	f107 0318 	add.w	r3, r7, #24
 800b736:	220a      	movs	r2, #10
 800b738:	2100      	movs	r1, #0
 800b73a:	4618      	mov	r0, r3
 800b73c:	f000 f8be 	bl	800b8bc <memset>
    memset(day, 0, 10);
 800b740:	f107 030c 	add.w	r3, r7, #12
 800b744:	220a      	movs	r2, #10
 800b746:	2100      	movs	r1, #0
 800b748:	4618      	mov	r0, r3
 800b74a:	f000 f8b7 	bl	800b8bc <memset>
 800b74e:	4b0f      	ldr	r3, [pc, #60]	; (800b78c <getDateTime+0x84>)
 800b750:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 800b754:	b29b      	uxth	r3, r3
    memcpy(year, (char *)&sim.rxBuffer[19], 2);
 800b756:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b758:	4b0c      	ldr	r3, [pc, #48]	; (800b78c <getDateTime+0x84>)
 800b75a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    memcpy(month, (char *)&sim.rxBuffer[22], 2);
 800b75c:	833b      	strh	r3, [r7, #24]
 800b75e:	4b0b      	ldr	r3, [pc, #44]	; (800b78c <getDateTime+0x84>)
 800b760:	f8b3 3025 	ldrh.w	r3, [r3, #37]	; 0x25
 800b764:	b29b      	uxth	r3, r3
    memcpy(day, (char *)&sim.rxBuffer[25], 2);
 800b766:	81bb      	strh	r3, [r7, #12]
    sprintf((char *)realtimedata->dateTime, "%s %s %s", year, month, day);
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f107 0118 	add.w	r1, r7, #24
 800b76e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b772:	f107 030c 	add.w	r3, r7, #12
 800b776:	9300      	str	r3, [sp, #0]
 800b778:	460b      	mov	r3, r1
 800b77a:	4905      	ldr	r1, [pc, #20]	; (800b790 <getDateTime+0x88>)
 800b77c:	f000 ff18 	bl	800c5b0 <siprintf>
    return (char *)realtimedata->dateTime;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	b2db      	uxtb	r3, r3
};
 800b784:	4618      	mov	r0, r3
 800b786:	3730      	adds	r7, #48	; 0x30
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}
 800b78c:	200003f0 	.word	0x200003f0
 800b790:	08010460 	.word	0x08010460

0800b794 <getRealTime>:
 * character array.
 *
 * @return a character array (string) containing the real-time value.
 */
char getRealTime(REALTIME *realtimedata)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b08e      	sub	sp, #56	; 0x38
 800b798:	af02      	add	r7, sp, #8
 800b79a:	6078      	str	r0, [r7, #4]
    memset((char *)realtimedata->realTime, 0, 500);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	330a      	adds	r3, #10
 800b7a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f000 f888 	bl	800b8bc <memset>
    SIM7600_getTime(&sim);
 800b7ac:	481b      	ldr	r0, [pc, #108]	; (800b81c <getRealTime+0x88>)
 800b7ae:	f7ff fd7b 	bl	800b2a8 <SIM7600_getTime>
    char hour[10];
    char minute[10];
    char second[10];
    memset(hour, 0, 10);
 800b7b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b7b6:	220a      	movs	r2, #10
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f000 f87e 	bl	800b8bc <memset>
    memset(minute, 0, 10);
 800b7c0:	f107 0318 	add.w	r3, r7, #24
 800b7c4:	220a      	movs	r2, #10
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f000 f877 	bl	800b8bc <memset>
    memset(second, 0, 10);
 800b7ce:	f107 030c 	add.w	r3, r7, #12
 800b7d2:	220a      	movs	r2, #10
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f000 f870 	bl	800b8bc <memset>
 800b7dc:	4b0f      	ldr	r3, [pc, #60]	; (800b81c <getRealTime+0x88>)
 800b7de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    memcpy(hour, (char *)&sim.rxBuffer[28], 2);
 800b7e0:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b7e2:	4b0e      	ldr	r3, [pc, #56]	; (800b81c <getRealTime+0x88>)
 800b7e4:	f8b3 302b 	ldrh.w	r3, [r3, #43]	; 0x2b
 800b7e8:	b29b      	uxth	r3, r3
    memcpy(minute, (char *)&sim.rxBuffer[31], 2);
 800b7ea:	833b      	strh	r3, [r7, #24]
 800b7ec:	4b0b      	ldr	r3, [pc, #44]	; (800b81c <getRealTime+0x88>)
 800b7ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    memcpy(second, (char *)&sim.rxBuffer[34], 2);
 800b7f0:	81bb      	strh	r3, [r7, #12]
    sprintf((char *)realtimedata->realTime, "%s %s %s", hour, minute, second);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f103 000a 	add.w	r0, r3, #10
 800b7f8:	f107 0118 	add.w	r1, r7, #24
 800b7fc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b800:	f107 030c 	add.w	r3, r7, #12
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	460b      	mov	r3, r1
 800b808:	4905      	ldr	r1, [pc, #20]	; (800b820 <getRealTime+0x8c>)
 800b80a:	f000 fed1 	bl	800c5b0 <siprintf>
    return (char *)realtimedata->realTime;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	330a      	adds	r3, #10
 800b812:	b2db      	uxtb	r3, r3
};
 800b814:	4618      	mov	r0, r3
 800b816:	3730      	adds	r7, #48	; 0x30
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}
 800b81c:	200003f0 	.word	0x200003f0
 800b820:	08010460 	.word	0x08010460

0800b824 <sendDataFirebase>:
 * Firebase.
 *
 * @return a SIM status, which can be either SIM_STATUS_OK or SIM_STATUS_ERROR.
 */
SIM sendDataFirebase(char *data)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
    if (SIM7600_httpPost(&sim, data) == SIM_OK)
 800b82c:	6879      	ldr	r1, [r7, #4]
 800b82e:	4806      	ldr	r0, [pc, #24]	; (800b848 <sendDataFirebase+0x24>)
 800b830:	f7ff fcd0 	bl	800b1d4 <SIM7600_httpPost>
 800b834:	4603      	mov	r3, r0
 800b836:	2b00      	cmp	r3, #0
 800b838:	d101      	bne.n	800b83e <sendDataFirebase+0x1a>
        return SIM_STATUS_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	e000      	b.n	800b840 <sendDataFirebase+0x1c>
    return SIM_STATUS_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	4618      	mov	r0, r3
 800b842:	3708      	adds	r7, #8
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	200003f0 	.word	0x200003f0

0800b84c <__errno>:
 800b84c:	4b01      	ldr	r3, [pc, #4]	; (800b854 <__errno+0x8>)
 800b84e:	6818      	ldr	r0, [r3, #0]
 800b850:	4770      	bx	lr
 800b852:	bf00      	nop
 800b854:	20000028 	.word	0x20000028

0800b858 <__libc_init_array>:
 800b858:	b570      	push	{r4, r5, r6, lr}
 800b85a:	2600      	movs	r6, #0
 800b85c:	4d0c      	ldr	r5, [pc, #48]	; (800b890 <__libc_init_array+0x38>)
 800b85e:	4c0d      	ldr	r4, [pc, #52]	; (800b894 <__libc_init_array+0x3c>)
 800b860:	1b64      	subs	r4, r4, r5
 800b862:	10a4      	asrs	r4, r4, #2
 800b864:	42a6      	cmp	r6, r4
 800b866:	d109      	bne.n	800b87c <__libc_init_array+0x24>
 800b868:	f004 fc66 	bl	8010138 <_init>
 800b86c:	2600      	movs	r6, #0
 800b86e:	4d0a      	ldr	r5, [pc, #40]	; (800b898 <__libc_init_array+0x40>)
 800b870:	4c0a      	ldr	r4, [pc, #40]	; (800b89c <__libc_init_array+0x44>)
 800b872:	1b64      	subs	r4, r4, r5
 800b874:	10a4      	asrs	r4, r4, #2
 800b876:	42a6      	cmp	r6, r4
 800b878:	d105      	bne.n	800b886 <__libc_init_array+0x2e>
 800b87a:	bd70      	pop	{r4, r5, r6, pc}
 800b87c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b880:	4798      	blx	r3
 800b882:	3601      	adds	r6, #1
 800b884:	e7ee      	b.n	800b864 <__libc_init_array+0xc>
 800b886:	f855 3b04 	ldr.w	r3, [r5], #4
 800b88a:	4798      	blx	r3
 800b88c:	3601      	adds	r6, #1
 800b88e:	e7f2      	b.n	800b876 <__libc_init_array+0x1e>
 800b890:	08010d7c 	.word	0x08010d7c
 800b894:	08010d7c 	.word	0x08010d7c
 800b898:	08010d7c 	.word	0x08010d7c
 800b89c:	08010d80 	.word	0x08010d80

0800b8a0 <memcpy>:
 800b8a0:	440a      	add	r2, r1
 800b8a2:	4291      	cmp	r1, r2
 800b8a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8a8:	d100      	bne.n	800b8ac <memcpy+0xc>
 800b8aa:	4770      	bx	lr
 800b8ac:	b510      	push	{r4, lr}
 800b8ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8b2:	4291      	cmp	r1, r2
 800b8b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8b8:	d1f9      	bne.n	800b8ae <memcpy+0xe>
 800b8ba:	bd10      	pop	{r4, pc}

0800b8bc <memset>:
 800b8bc:	4603      	mov	r3, r0
 800b8be:	4402      	add	r2, r0
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d100      	bne.n	800b8c6 <memset+0xa>
 800b8c4:	4770      	bx	lr
 800b8c6:	f803 1b01 	strb.w	r1, [r3], #1
 800b8ca:	e7f9      	b.n	800b8c0 <memset+0x4>

0800b8cc <__cvt>:
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d2:	461f      	mov	r7, r3
 800b8d4:	bfbb      	ittet	lt
 800b8d6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b8da:	461f      	movlt	r7, r3
 800b8dc:	2300      	movge	r3, #0
 800b8de:	232d      	movlt	r3, #45	; 0x2d
 800b8e0:	b088      	sub	sp, #32
 800b8e2:	4614      	mov	r4, r2
 800b8e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b8e6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b8e8:	7013      	strb	r3, [r2, #0]
 800b8ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b8ec:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b8f0:	f023 0820 	bic.w	r8, r3, #32
 800b8f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b8f8:	d005      	beq.n	800b906 <__cvt+0x3a>
 800b8fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b8fe:	d100      	bne.n	800b902 <__cvt+0x36>
 800b900:	3501      	adds	r5, #1
 800b902:	2302      	movs	r3, #2
 800b904:	e000      	b.n	800b908 <__cvt+0x3c>
 800b906:	2303      	movs	r3, #3
 800b908:	aa07      	add	r2, sp, #28
 800b90a:	9204      	str	r2, [sp, #16]
 800b90c:	aa06      	add	r2, sp, #24
 800b90e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b912:	e9cd 3500 	strd	r3, r5, [sp]
 800b916:	4622      	mov	r2, r4
 800b918:	463b      	mov	r3, r7
 800b91a:	f001 fd99 	bl	800d450 <_dtoa_r>
 800b91e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b922:	4606      	mov	r6, r0
 800b924:	d102      	bne.n	800b92c <__cvt+0x60>
 800b926:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b928:	07db      	lsls	r3, r3, #31
 800b92a:	d522      	bpl.n	800b972 <__cvt+0xa6>
 800b92c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b930:	eb06 0905 	add.w	r9, r6, r5
 800b934:	d110      	bne.n	800b958 <__cvt+0x8c>
 800b936:	7833      	ldrb	r3, [r6, #0]
 800b938:	2b30      	cmp	r3, #48	; 0x30
 800b93a:	d10a      	bne.n	800b952 <__cvt+0x86>
 800b93c:	2200      	movs	r2, #0
 800b93e:	2300      	movs	r3, #0
 800b940:	4620      	mov	r0, r4
 800b942:	4639      	mov	r1, r7
 800b944:	f7f5 f848 	bl	80009d8 <__aeabi_dcmpeq>
 800b948:	b918      	cbnz	r0, 800b952 <__cvt+0x86>
 800b94a:	f1c5 0501 	rsb	r5, r5, #1
 800b94e:	f8ca 5000 	str.w	r5, [sl]
 800b952:	f8da 3000 	ldr.w	r3, [sl]
 800b956:	4499      	add	r9, r3
 800b958:	2200      	movs	r2, #0
 800b95a:	2300      	movs	r3, #0
 800b95c:	4620      	mov	r0, r4
 800b95e:	4639      	mov	r1, r7
 800b960:	f7f5 f83a 	bl	80009d8 <__aeabi_dcmpeq>
 800b964:	b108      	cbz	r0, 800b96a <__cvt+0x9e>
 800b966:	f8cd 901c 	str.w	r9, [sp, #28]
 800b96a:	2230      	movs	r2, #48	; 0x30
 800b96c:	9b07      	ldr	r3, [sp, #28]
 800b96e:	454b      	cmp	r3, r9
 800b970:	d307      	bcc.n	800b982 <__cvt+0xb6>
 800b972:	4630      	mov	r0, r6
 800b974:	9b07      	ldr	r3, [sp, #28]
 800b976:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b978:	1b9b      	subs	r3, r3, r6
 800b97a:	6013      	str	r3, [r2, #0]
 800b97c:	b008      	add	sp, #32
 800b97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b982:	1c59      	adds	r1, r3, #1
 800b984:	9107      	str	r1, [sp, #28]
 800b986:	701a      	strb	r2, [r3, #0]
 800b988:	e7f0      	b.n	800b96c <__cvt+0xa0>

0800b98a <__exponent>:
 800b98a:	4603      	mov	r3, r0
 800b98c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b98e:	2900      	cmp	r1, #0
 800b990:	f803 2b02 	strb.w	r2, [r3], #2
 800b994:	bfb6      	itet	lt
 800b996:	222d      	movlt	r2, #45	; 0x2d
 800b998:	222b      	movge	r2, #43	; 0x2b
 800b99a:	4249      	neglt	r1, r1
 800b99c:	2909      	cmp	r1, #9
 800b99e:	7042      	strb	r2, [r0, #1]
 800b9a0:	dd2b      	ble.n	800b9fa <__exponent+0x70>
 800b9a2:	f10d 0407 	add.w	r4, sp, #7
 800b9a6:	46a4      	mov	ip, r4
 800b9a8:	270a      	movs	r7, #10
 800b9aa:	fb91 f6f7 	sdiv	r6, r1, r7
 800b9ae:	460a      	mov	r2, r1
 800b9b0:	46a6      	mov	lr, r4
 800b9b2:	fb07 1516 	mls	r5, r7, r6, r1
 800b9b6:	2a63      	cmp	r2, #99	; 0x63
 800b9b8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800b9bc:	4631      	mov	r1, r6
 800b9be:	f104 34ff 	add.w	r4, r4, #4294967295
 800b9c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b9c6:	dcf0      	bgt.n	800b9aa <__exponent+0x20>
 800b9c8:	3130      	adds	r1, #48	; 0x30
 800b9ca:	f1ae 0502 	sub.w	r5, lr, #2
 800b9ce:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b9d2:	4629      	mov	r1, r5
 800b9d4:	1c44      	adds	r4, r0, #1
 800b9d6:	4561      	cmp	r1, ip
 800b9d8:	d30a      	bcc.n	800b9f0 <__exponent+0x66>
 800b9da:	f10d 0209 	add.w	r2, sp, #9
 800b9de:	eba2 020e 	sub.w	r2, r2, lr
 800b9e2:	4565      	cmp	r5, ip
 800b9e4:	bf88      	it	hi
 800b9e6:	2200      	movhi	r2, #0
 800b9e8:	4413      	add	r3, r2
 800b9ea:	1a18      	subs	r0, r3, r0
 800b9ec:	b003      	add	sp, #12
 800b9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9f4:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b9f8:	e7ed      	b.n	800b9d6 <__exponent+0x4c>
 800b9fa:	2330      	movs	r3, #48	; 0x30
 800b9fc:	3130      	adds	r1, #48	; 0x30
 800b9fe:	7083      	strb	r3, [r0, #2]
 800ba00:	70c1      	strb	r1, [r0, #3]
 800ba02:	1d03      	adds	r3, r0, #4
 800ba04:	e7f1      	b.n	800b9ea <__exponent+0x60>
	...

0800ba08 <_printf_float>:
 800ba08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba0c:	b091      	sub	sp, #68	; 0x44
 800ba0e:	460c      	mov	r4, r1
 800ba10:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800ba14:	4616      	mov	r6, r2
 800ba16:	461f      	mov	r7, r3
 800ba18:	4605      	mov	r5, r0
 800ba1a:	f002 fe6d 	bl	800e6f8 <_localeconv_r>
 800ba1e:	6803      	ldr	r3, [r0, #0]
 800ba20:	4618      	mov	r0, r3
 800ba22:	9309      	str	r3, [sp, #36]	; 0x24
 800ba24:	f7f4 fbac 	bl	8000180 <strlen>
 800ba28:	2300      	movs	r3, #0
 800ba2a:	930e      	str	r3, [sp, #56]	; 0x38
 800ba2c:	f8d8 3000 	ldr.w	r3, [r8]
 800ba30:	900a      	str	r0, [sp, #40]	; 0x28
 800ba32:	3307      	adds	r3, #7
 800ba34:	f023 0307 	bic.w	r3, r3, #7
 800ba38:	f103 0208 	add.w	r2, r3, #8
 800ba3c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ba40:	f8d4 b000 	ldr.w	fp, [r4]
 800ba44:	f8c8 2000 	str.w	r2, [r8]
 800ba48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ba50:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800ba54:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800ba58:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba5e:	4640      	mov	r0, r8
 800ba60:	4b9c      	ldr	r3, [pc, #624]	; (800bcd4 <_printf_float+0x2cc>)
 800ba62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba64:	f7f4 ffea 	bl	8000a3c <__aeabi_dcmpun>
 800ba68:	bb70      	cbnz	r0, 800bac8 <_printf_float+0xc0>
 800ba6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba6e:	4640      	mov	r0, r8
 800ba70:	4b98      	ldr	r3, [pc, #608]	; (800bcd4 <_printf_float+0x2cc>)
 800ba72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba74:	f7f4 ffc4 	bl	8000a00 <__aeabi_dcmple>
 800ba78:	bb30      	cbnz	r0, 800bac8 <_printf_float+0xc0>
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4640      	mov	r0, r8
 800ba80:	4651      	mov	r1, sl
 800ba82:	f7f4 ffb3 	bl	80009ec <__aeabi_dcmplt>
 800ba86:	b110      	cbz	r0, 800ba8e <_printf_float+0x86>
 800ba88:	232d      	movs	r3, #45	; 0x2d
 800ba8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba8e:	4b92      	ldr	r3, [pc, #584]	; (800bcd8 <_printf_float+0x2d0>)
 800ba90:	4892      	ldr	r0, [pc, #584]	; (800bcdc <_printf_float+0x2d4>)
 800ba92:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ba96:	bf94      	ite	ls
 800ba98:	4698      	movls	r8, r3
 800ba9a:	4680      	movhi	r8, r0
 800ba9c:	2303      	movs	r3, #3
 800ba9e:	f04f 0a00 	mov.w	sl, #0
 800baa2:	6123      	str	r3, [r4, #16]
 800baa4:	f02b 0304 	bic.w	r3, fp, #4
 800baa8:	6023      	str	r3, [r4, #0]
 800baaa:	4633      	mov	r3, r6
 800baac:	4621      	mov	r1, r4
 800baae:	4628      	mov	r0, r5
 800bab0:	9700      	str	r7, [sp, #0]
 800bab2:	aa0f      	add	r2, sp, #60	; 0x3c
 800bab4:	f000 f9d4 	bl	800be60 <_printf_common>
 800bab8:	3001      	adds	r0, #1
 800baba:	f040 8090 	bne.w	800bbde <_printf_float+0x1d6>
 800babe:	f04f 30ff 	mov.w	r0, #4294967295
 800bac2:	b011      	add	sp, #68	; 0x44
 800bac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bac8:	4642      	mov	r2, r8
 800baca:	4653      	mov	r3, sl
 800bacc:	4640      	mov	r0, r8
 800bace:	4651      	mov	r1, sl
 800bad0:	f7f4 ffb4 	bl	8000a3c <__aeabi_dcmpun>
 800bad4:	b148      	cbz	r0, 800baea <_printf_float+0xe2>
 800bad6:	f1ba 0f00 	cmp.w	sl, #0
 800bada:	bfb8      	it	lt
 800badc:	232d      	movlt	r3, #45	; 0x2d
 800bade:	4880      	ldr	r0, [pc, #512]	; (800bce0 <_printf_float+0x2d8>)
 800bae0:	bfb8      	it	lt
 800bae2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bae6:	4b7f      	ldr	r3, [pc, #508]	; (800bce4 <_printf_float+0x2dc>)
 800bae8:	e7d3      	b.n	800ba92 <_printf_float+0x8a>
 800baea:	6863      	ldr	r3, [r4, #4]
 800baec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800baf0:	1c5a      	adds	r2, r3, #1
 800baf2:	d142      	bne.n	800bb7a <_printf_float+0x172>
 800baf4:	2306      	movs	r3, #6
 800baf6:	6063      	str	r3, [r4, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	9206      	str	r2, [sp, #24]
 800bafc:	aa0e      	add	r2, sp, #56	; 0x38
 800bafe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800bb02:	aa0d      	add	r2, sp, #52	; 0x34
 800bb04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800bb08:	9203      	str	r2, [sp, #12]
 800bb0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bb0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bb12:	6023      	str	r3, [r4, #0]
 800bb14:	6863      	ldr	r3, [r4, #4]
 800bb16:	4642      	mov	r2, r8
 800bb18:	9300      	str	r3, [sp, #0]
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	4653      	mov	r3, sl
 800bb1e:	910b      	str	r1, [sp, #44]	; 0x2c
 800bb20:	f7ff fed4 	bl	800b8cc <__cvt>
 800bb24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb26:	4680      	mov	r8, r0
 800bb28:	2947      	cmp	r1, #71	; 0x47
 800bb2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bb2c:	d108      	bne.n	800bb40 <_printf_float+0x138>
 800bb2e:	1cc8      	adds	r0, r1, #3
 800bb30:	db02      	blt.n	800bb38 <_printf_float+0x130>
 800bb32:	6863      	ldr	r3, [r4, #4]
 800bb34:	4299      	cmp	r1, r3
 800bb36:	dd40      	ble.n	800bbba <_printf_float+0x1b2>
 800bb38:	f1a9 0902 	sub.w	r9, r9, #2
 800bb3c:	fa5f f989 	uxtb.w	r9, r9
 800bb40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bb44:	d81f      	bhi.n	800bb86 <_printf_float+0x17e>
 800bb46:	464a      	mov	r2, r9
 800bb48:	3901      	subs	r1, #1
 800bb4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bb4e:	910d      	str	r1, [sp, #52]	; 0x34
 800bb50:	f7ff ff1b 	bl	800b98a <__exponent>
 800bb54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb56:	4682      	mov	sl, r0
 800bb58:	1813      	adds	r3, r2, r0
 800bb5a:	2a01      	cmp	r2, #1
 800bb5c:	6123      	str	r3, [r4, #16]
 800bb5e:	dc02      	bgt.n	800bb66 <_printf_float+0x15e>
 800bb60:	6822      	ldr	r2, [r4, #0]
 800bb62:	07d2      	lsls	r2, r2, #31
 800bb64:	d501      	bpl.n	800bb6a <_printf_float+0x162>
 800bb66:	3301      	adds	r3, #1
 800bb68:	6123      	str	r3, [r4, #16]
 800bb6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d09b      	beq.n	800baaa <_printf_float+0xa2>
 800bb72:	232d      	movs	r3, #45	; 0x2d
 800bb74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb78:	e797      	b.n	800baaa <_printf_float+0xa2>
 800bb7a:	2947      	cmp	r1, #71	; 0x47
 800bb7c:	d1bc      	bne.n	800baf8 <_printf_float+0xf0>
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d1ba      	bne.n	800baf8 <_printf_float+0xf0>
 800bb82:	2301      	movs	r3, #1
 800bb84:	e7b7      	b.n	800baf6 <_printf_float+0xee>
 800bb86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bb8a:	d118      	bne.n	800bbbe <_printf_float+0x1b6>
 800bb8c:	2900      	cmp	r1, #0
 800bb8e:	6863      	ldr	r3, [r4, #4]
 800bb90:	dd0b      	ble.n	800bbaa <_printf_float+0x1a2>
 800bb92:	6121      	str	r1, [r4, #16]
 800bb94:	b913      	cbnz	r3, 800bb9c <_printf_float+0x194>
 800bb96:	6822      	ldr	r2, [r4, #0]
 800bb98:	07d0      	lsls	r0, r2, #31
 800bb9a:	d502      	bpl.n	800bba2 <_printf_float+0x19a>
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	440b      	add	r3, r1
 800bba0:	6123      	str	r3, [r4, #16]
 800bba2:	f04f 0a00 	mov.w	sl, #0
 800bba6:	65a1      	str	r1, [r4, #88]	; 0x58
 800bba8:	e7df      	b.n	800bb6a <_printf_float+0x162>
 800bbaa:	b913      	cbnz	r3, 800bbb2 <_printf_float+0x1aa>
 800bbac:	6822      	ldr	r2, [r4, #0]
 800bbae:	07d2      	lsls	r2, r2, #31
 800bbb0:	d501      	bpl.n	800bbb6 <_printf_float+0x1ae>
 800bbb2:	3302      	adds	r3, #2
 800bbb4:	e7f4      	b.n	800bba0 <_printf_float+0x198>
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e7f2      	b.n	800bba0 <_printf_float+0x198>
 800bbba:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bbbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bbc0:	4299      	cmp	r1, r3
 800bbc2:	db05      	blt.n	800bbd0 <_printf_float+0x1c8>
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	6121      	str	r1, [r4, #16]
 800bbc8:	07d8      	lsls	r0, r3, #31
 800bbca:	d5ea      	bpl.n	800bba2 <_printf_float+0x19a>
 800bbcc:	1c4b      	adds	r3, r1, #1
 800bbce:	e7e7      	b.n	800bba0 <_printf_float+0x198>
 800bbd0:	2900      	cmp	r1, #0
 800bbd2:	bfcc      	ite	gt
 800bbd4:	2201      	movgt	r2, #1
 800bbd6:	f1c1 0202 	rsble	r2, r1, #2
 800bbda:	4413      	add	r3, r2
 800bbdc:	e7e0      	b.n	800bba0 <_printf_float+0x198>
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	055a      	lsls	r2, r3, #21
 800bbe2:	d407      	bmi.n	800bbf4 <_printf_float+0x1ec>
 800bbe4:	6923      	ldr	r3, [r4, #16]
 800bbe6:	4642      	mov	r2, r8
 800bbe8:	4631      	mov	r1, r6
 800bbea:	4628      	mov	r0, r5
 800bbec:	47b8      	blx	r7
 800bbee:	3001      	adds	r0, #1
 800bbf0:	d12b      	bne.n	800bc4a <_printf_float+0x242>
 800bbf2:	e764      	b.n	800babe <_printf_float+0xb6>
 800bbf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bbf8:	f240 80dd 	bls.w	800bdb6 <_printf_float+0x3ae>
 800bbfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bc00:	2200      	movs	r2, #0
 800bc02:	2300      	movs	r3, #0
 800bc04:	f7f4 fee8 	bl	80009d8 <__aeabi_dcmpeq>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	d033      	beq.n	800bc74 <_printf_float+0x26c>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	4631      	mov	r1, r6
 800bc10:	4628      	mov	r0, r5
 800bc12:	4a35      	ldr	r2, [pc, #212]	; (800bce8 <_printf_float+0x2e0>)
 800bc14:	47b8      	blx	r7
 800bc16:	3001      	adds	r0, #1
 800bc18:	f43f af51 	beq.w	800babe <_printf_float+0xb6>
 800bc1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bc20:	429a      	cmp	r2, r3
 800bc22:	db02      	blt.n	800bc2a <_printf_float+0x222>
 800bc24:	6823      	ldr	r3, [r4, #0]
 800bc26:	07d8      	lsls	r0, r3, #31
 800bc28:	d50f      	bpl.n	800bc4a <_printf_float+0x242>
 800bc2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc2e:	4631      	mov	r1, r6
 800bc30:	4628      	mov	r0, r5
 800bc32:	47b8      	blx	r7
 800bc34:	3001      	adds	r0, #1
 800bc36:	f43f af42 	beq.w	800babe <_printf_float+0xb6>
 800bc3a:	f04f 0800 	mov.w	r8, #0
 800bc3e:	f104 091a 	add.w	r9, r4, #26
 800bc42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc44:	3b01      	subs	r3, #1
 800bc46:	4543      	cmp	r3, r8
 800bc48:	dc09      	bgt.n	800bc5e <_printf_float+0x256>
 800bc4a:	6823      	ldr	r3, [r4, #0]
 800bc4c:	079b      	lsls	r3, r3, #30
 800bc4e:	f100 8102 	bmi.w	800be56 <_printf_float+0x44e>
 800bc52:	68e0      	ldr	r0, [r4, #12]
 800bc54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc56:	4298      	cmp	r0, r3
 800bc58:	bfb8      	it	lt
 800bc5a:	4618      	movlt	r0, r3
 800bc5c:	e731      	b.n	800bac2 <_printf_float+0xba>
 800bc5e:	2301      	movs	r3, #1
 800bc60:	464a      	mov	r2, r9
 800bc62:	4631      	mov	r1, r6
 800bc64:	4628      	mov	r0, r5
 800bc66:	47b8      	blx	r7
 800bc68:	3001      	adds	r0, #1
 800bc6a:	f43f af28 	beq.w	800babe <_printf_float+0xb6>
 800bc6e:	f108 0801 	add.w	r8, r8, #1
 800bc72:	e7e6      	b.n	800bc42 <_printf_float+0x23a>
 800bc74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	dc38      	bgt.n	800bcec <_printf_float+0x2e4>
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	4631      	mov	r1, r6
 800bc7e:	4628      	mov	r0, r5
 800bc80:	4a19      	ldr	r2, [pc, #100]	; (800bce8 <_printf_float+0x2e0>)
 800bc82:	47b8      	blx	r7
 800bc84:	3001      	adds	r0, #1
 800bc86:	f43f af1a 	beq.w	800babe <_printf_float+0xb6>
 800bc8a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	d102      	bne.n	800bc98 <_printf_float+0x290>
 800bc92:	6823      	ldr	r3, [r4, #0]
 800bc94:	07d9      	lsls	r1, r3, #31
 800bc96:	d5d8      	bpl.n	800bc4a <_printf_float+0x242>
 800bc98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc9c:	4631      	mov	r1, r6
 800bc9e:	4628      	mov	r0, r5
 800bca0:	47b8      	blx	r7
 800bca2:	3001      	adds	r0, #1
 800bca4:	f43f af0b 	beq.w	800babe <_printf_float+0xb6>
 800bca8:	f04f 0900 	mov.w	r9, #0
 800bcac:	f104 0a1a 	add.w	sl, r4, #26
 800bcb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcb2:	425b      	negs	r3, r3
 800bcb4:	454b      	cmp	r3, r9
 800bcb6:	dc01      	bgt.n	800bcbc <_printf_float+0x2b4>
 800bcb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bcba:	e794      	b.n	800bbe6 <_printf_float+0x1de>
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	4652      	mov	r2, sl
 800bcc0:	4631      	mov	r1, r6
 800bcc2:	4628      	mov	r0, r5
 800bcc4:	47b8      	blx	r7
 800bcc6:	3001      	adds	r0, #1
 800bcc8:	f43f aef9 	beq.w	800babe <_printf_float+0xb6>
 800bccc:	f109 0901 	add.w	r9, r9, #1
 800bcd0:	e7ee      	b.n	800bcb0 <_printf_float+0x2a8>
 800bcd2:	bf00      	nop
 800bcd4:	7fefffff 	.word	0x7fefffff
 800bcd8:	080108d4 	.word	0x080108d4
 800bcdc:	080108d8 	.word	0x080108d8
 800bce0:	080108e0 	.word	0x080108e0
 800bce4:	080108dc 	.word	0x080108dc
 800bce8:	080108e4 	.word	0x080108e4
 800bcec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	bfa8      	it	ge
 800bcf4:	461a      	movge	r2, r3
 800bcf6:	2a00      	cmp	r2, #0
 800bcf8:	4691      	mov	r9, r2
 800bcfa:	dc37      	bgt.n	800bd6c <_printf_float+0x364>
 800bcfc:	f04f 0b00 	mov.w	fp, #0
 800bd00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd04:	f104 021a 	add.w	r2, r4, #26
 800bd08:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800bd0c:	ebaa 0309 	sub.w	r3, sl, r9
 800bd10:	455b      	cmp	r3, fp
 800bd12:	dc33      	bgt.n	800bd7c <_printf_float+0x374>
 800bd14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	db3b      	blt.n	800bd94 <_printf_float+0x38c>
 800bd1c:	6823      	ldr	r3, [r4, #0]
 800bd1e:	07da      	lsls	r2, r3, #31
 800bd20:	d438      	bmi.n	800bd94 <_printf_float+0x38c>
 800bd22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd24:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bd26:	eba3 020a 	sub.w	r2, r3, sl
 800bd2a:	eba3 0901 	sub.w	r9, r3, r1
 800bd2e:	4591      	cmp	r9, r2
 800bd30:	bfa8      	it	ge
 800bd32:	4691      	movge	r9, r2
 800bd34:	f1b9 0f00 	cmp.w	r9, #0
 800bd38:	dc34      	bgt.n	800bda4 <_printf_float+0x39c>
 800bd3a:	f04f 0800 	mov.w	r8, #0
 800bd3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd42:	f104 0a1a 	add.w	sl, r4, #26
 800bd46:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800bd4a:	1a9b      	subs	r3, r3, r2
 800bd4c:	eba3 0309 	sub.w	r3, r3, r9
 800bd50:	4543      	cmp	r3, r8
 800bd52:	f77f af7a 	ble.w	800bc4a <_printf_float+0x242>
 800bd56:	2301      	movs	r3, #1
 800bd58:	4652      	mov	r2, sl
 800bd5a:	4631      	mov	r1, r6
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	47b8      	blx	r7
 800bd60:	3001      	adds	r0, #1
 800bd62:	f43f aeac 	beq.w	800babe <_printf_float+0xb6>
 800bd66:	f108 0801 	add.w	r8, r8, #1
 800bd6a:	e7ec      	b.n	800bd46 <_printf_float+0x33e>
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	4631      	mov	r1, r6
 800bd70:	4642      	mov	r2, r8
 800bd72:	4628      	mov	r0, r5
 800bd74:	47b8      	blx	r7
 800bd76:	3001      	adds	r0, #1
 800bd78:	d1c0      	bne.n	800bcfc <_printf_float+0x2f4>
 800bd7a:	e6a0      	b.n	800babe <_printf_float+0xb6>
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	4631      	mov	r1, r6
 800bd80:	4628      	mov	r0, r5
 800bd82:	920b      	str	r2, [sp, #44]	; 0x2c
 800bd84:	47b8      	blx	r7
 800bd86:	3001      	adds	r0, #1
 800bd88:	f43f ae99 	beq.w	800babe <_printf_float+0xb6>
 800bd8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bd8e:	f10b 0b01 	add.w	fp, fp, #1
 800bd92:	e7b9      	b.n	800bd08 <_printf_float+0x300>
 800bd94:	4631      	mov	r1, r6
 800bd96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	47b8      	blx	r7
 800bd9e:	3001      	adds	r0, #1
 800bda0:	d1bf      	bne.n	800bd22 <_printf_float+0x31a>
 800bda2:	e68c      	b.n	800babe <_printf_float+0xb6>
 800bda4:	464b      	mov	r3, r9
 800bda6:	4631      	mov	r1, r6
 800bda8:	4628      	mov	r0, r5
 800bdaa:	eb08 020a 	add.w	r2, r8, sl
 800bdae:	47b8      	blx	r7
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	d1c2      	bne.n	800bd3a <_printf_float+0x332>
 800bdb4:	e683      	b.n	800babe <_printf_float+0xb6>
 800bdb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdb8:	2a01      	cmp	r2, #1
 800bdba:	dc01      	bgt.n	800bdc0 <_printf_float+0x3b8>
 800bdbc:	07db      	lsls	r3, r3, #31
 800bdbe:	d537      	bpl.n	800be30 <_printf_float+0x428>
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	4642      	mov	r2, r8
 800bdc4:	4631      	mov	r1, r6
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	47b8      	blx	r7
 800bdca:	3001      	adds	r0, #1
 800bdcc:	f43f ae77 	beq.w	800babe <_printf_float+0xb6>
 800bdd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bdd4:	4631      	mov	r1, r6
 800bdd6:	4628      	mov	r0, r5
 800bdd8:	47b8      	blx	r7
 800bdda:	3001      	adds	r0, #1
 800bddc:	f43f ae6f 	beq.w	800babe <_printf_float+0xb6>
 800bde0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bde4:	2200      	movs	r2, #0
 800bde6:	2300      	movs	r3, #0
 800bde8:	f7f4 fdf6 	bl	80009d8 <__aeabi_dcmpeq>
 800bdec:	b9d8      	cbnz	r0, 800be26 <_printf_float+0x41e>
 800bdee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdf0:	f108 0201 	add.w	r2, r8, #1
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	4631      	mov	r1, r6
 800bdf8:	4628      	mov	r0, r5
 800bdfa:	47b8      	blx	r7
 800bdfc:	3001      	adds	r0, #1
 800bdfe:	d10e      	bne.n	800be1e <_printf_float+0x416>
 800be00:	e65d      	b.n	800babe <_printf_float+0xb6>
 800be02:	2301      	movs	r3, #1
 800be04:	464a      	mov	r2, r9
 800be06:	4631      	mov	r1, r6
 800be08:	4628      	mov	r0, r5
 800be0a:	47b8      	blx	r7
 800be0c:	3001      	adds	r0, #1
 800be0e:	f43f ae56 	beq.w	800babe <_printf_float+0xb6>
 800be12:	f108 0801 	add.w	r8, r8, #1
 800be16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be18:	3b01      	subs	r3, #1
 800be1a:	4543      	cmp	r3, r8
 800be1c:	dcf1      	bgt.n	800be02 <_printf_float+0x3fa>
 800be1e:	4653      	mov	r3, sl
 800be20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800be24:	e6e0      	b.n	800bbe8 <_printf_float+0x1e0>
 800be26:	f04f 0800 	mov.w	r8, #0
 800be2a:	f104 091a 	add.w	r9, r4, #26
 800be2e:	e7f2      	b.n	800be16 <_printf_float+0x40e>
 800be30:	2301      	movs	r3, #1
 800be32:	4642      	mov	r2, r8
 800be34:	e7df      	b.n	800bdf6 <_printf_float+0x3ee>
 800be36:	2301      	movs	r3, #1
 800be38:	464a      	mov	r2, r9
 800be3a:	4631      	mov	r1, r6
 800be3c:	4628      	mov	r0, r5
 800be3e:	47b8      	blx	r7
 800be40:	3001      	adds	r0, #1
 800be42:	f43f ae3c 	beq.w	800babe <_printf_float+0xb6>
 800be46:	f108 0801 	add.w	r8, r8, #1
 800be4a:	68e3      	ldr	r3, [r4, #12]
 800be4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800be4e:	1a5b      	subs	r3, r3, r1
 800be50:	4543      	cmp	r3, r8
 800be52:	dcf0      	bgt.n	800be36 <_printf_float+0x42e>
 800be54:	e6fd      	b.n	800bc52 <_printf_float+0x24a>
 800be56:	f04f 0800 	mov.w	r8, #0
 800be5a:	f104 0919 	add.w	r9, r4, #25
 800be5e:	e7f4      	b.n	800be4a <_printf_float+0x442>

0800be60 <_printf_common>:
 800be60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be64:	4616      	mov	r6, r2
 800be66:	4699      	mov	r9, r3
 800be68:	688a      	ldr	r2, [r1, #8]
 800be6a:	690b      	ldr	r3, [r1, #16]
 800be6c:	4607      	mov	r7, r0
 800be6e:	4293      	cmp	r3, r2
 800be70:	bfb8      	it	lt
 800be72:	4613      	movlt	r3, r2
 800be74:	6033      	str	r3, [r6, #0]
 800be76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be7a:	460c      	mov	r4, r1
 800be7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be80:	b10a      	cbz	r2, 800be86 <_printf_common+0x26>
 800be82:	3301      	adds	r3, #1
 800be84:	6033      	str	r3, [r6, #0]
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	0699      	lsls	r1, r3, #26
 800be8a:	bf42      	ittt	mi
 800be8c:	6833      	ldrmi	r3, [r6, #0]
 800be8e:	3302      	addmi	r3, #2
 800be90:	6033      	strmi	r3, [r6, #0]
 800be92:	6825      	ldr	r5, [r4, #0]
 800be94:	f015 0506 	ands.w	r5, r5, #6
 800be98:	d106      	bne.n	800bea8 <_printf_common+0x48>
 800be9a:	f104 0a19 	add.w	sl, r4, #25
 800be9e:	68e3      	ldr	r3, [r4, #12]
 800bea0:	6832      	ldr	r2, [r6, #0]
 800bea2:	1a9b      	subs	r3, r3, r2
 800bea4:	42ab      	cmp	r3, r5
 800bea6:	dc28      	bgt.n	800befa <_printf_common+0x9a>
 800bea8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800beac:	1e13      	subs	r3, r2, #0
 800beae:	6822      	ldr	r2, [r4, #0]
 800beb0:	bf18      	it	ne
 800beb2:	2301      	movne	r3, #1
 800beb4:	0692      	lsls	r2, r2, #26
 800beb6:	d42d      	bmi.n	800bf14 <_printf_common+0xb4>
 800beb8:	4649      	mov	r1, r9
 800beba:	4638      	mov	r0, r7
 800bebc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bec0:	47c0      	blx	r8
 800bec2:	3001      	adds	r0, #1
 800bec4:	d020      	beq.n	800bf08 <_printf_common+0xa8>
 800bec6:	6823      	ldr	r3, [r4, #0]
 800bec8:	68e5      	ldr	r5, [r4, #12]
 800beca:	f003 0306 	and.w	r3, r3, #6
 800bece:	2b04      	cmp	r3, #4
 800bed0:	bf18      	it	ne
 800bed2:	2500      	movne	r5, #0
 800bed4:	6832      	ldr	r2, [r6, #0]
 800bed6:	f04f 0600 	mov.w	r6, #0
 800beda:	68a3      	ldr	r3, [r4, #8]
 800bedc:	bf08      	it	eq
 800bede:	1aad      	subeq	r5, r5, r2
 800bee0:	6922      	ldr	r2, [r4, #16]
 800bee2:	bf08      	it	eq
 800bee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bee8:	4293      	cmp	r3, r2
 800beea:	bfc4      	itt	gt
 800beec:	1a9b      	subgt	r3, r3, r2
 800beee:	18ed      	addgt	r5, r5, r3
 800bef0:	341a      	adds	r4, #26
 800bef2:	42b5      	cmp	r5, r6
 800bef4:	d11a      	bne.n	800bf2c <_printf_common+0xcc>
 800bef6:	2000      	movs	r0, #0
 800bef8:	e008      	b.n	800bf0c <_printf_common+0xac>
 800befa:	2301      	movs	r3, #1
 800befc:	4652      	mov	r2, sl
 800befe:	4649      	mov	r1, r9
 800bf00:	4638      	mov	r0, r7
 800bf02:	47c0      	blx	r8
 800bf04:	3001      	adds	r0, #1
 800bf06:	d103      	bne.n	800bf10 <_printf_common+0xb0>
 800bf08:	f04f 30ff 	mov.w	r0, #4294967295
 800bf0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf10:	3501      	adds	r5, #1
 800bf12:	e7c4      	b.n	800be9e <_printf_common+0x3e>
 800bf14:	2030      	movs	r0, #48	; 0x30
 800bf16:	18e1      	adds	r1, r4, r3
 800bf18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bf1c:	1c5a      	adds	r2, r3, #1
 800bf1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bf22:	4422      	add	r2, r4
 800bf24:	3302      	adds	r3, #2
 800bf26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bf2a:	e7c5      	b.n	800beb8 <_printf_common+0x58>
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	4622      	mov	r2, r4
 800bf30:	4649      	mov	r1, r9
 800bf32:	4638      	mov	r0, r7
 800bf34:	47c0      	blx	r8
 800bf36:	3001      	adds	r0, #1
 800bf38:	d0e6      	beq.n	800bf08 <_printf_common+0xa8>
 800bf3a:	3601      	adds	r6, #1
 800bf3c:	e7d9      	b.n	800bef2 <_printf_common+0x92>
	...

0800bf40 <_printf_i>:
 800bf40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf44:	7e0f      	ldrb	r7, [r1, #24]
 800bf46:	4691      	mov	r9, r2
 800bf48:	2f78      	cmp	r7, #120	; 0x78
 800bf4a:	4680      	mov	r8, r0
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	469a      	mov	sl, r3
 800bf50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf56:	d807      	bhi.n	800bf68 <_printf_i+0x28>
 800bf58:	2f62      	cmp	r7, #98	; 0x62
 800bf5a:	d80a      	bhi.n	800bf72 <_printf_i+0x32>
 800bf5c:	2f00      	cmp	r7, #0
 800bf5e:	f000 80d9 	beq.w	800c114 <_printf_i+0x1d4>
 800bf62:	2f58      	cmp	r7, #88	; 0x58
 800bf64:	f000 80a4 	beq.w	800c0b0 <_printf_i+0x170>
 800bf68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf70:	e03a      	b.n	800bfe8 <_printf_i+0xa8>
 800bf72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf76:	2b15      	cmp	r3, #21
 800bf78:	d8f6      	bhi.n	800bf68 <_printf_i+0x28>
 800bf7a:	a101      	add	r1, pc, #4	; (adr r1, 800bf80 <_printf_i+0x40>)
 800bf7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf80:	0800bfd9 	.word	0x0800bfd9
 800bf84:	0800bfed 	.word	0x0800bfed
 800bf88:	0800bf69 	.word	0x0800bf69
 800bf8c:	0800bf69 	.word	0x0800bf69
 800bf90:	0800bf69 	.word	0x0800bf69
 800bf94:	0800bf69 	.word	0x0800bf69
 800bf98:	0800bfed 	.word	0x0800bfed
 800bf9c:	0800bf69 	.word	0x0800bf69
 800bfa0:	0800bf69 	.word	0x0800bf69
 800bfa4:	0800bf69 	.word	0x0800bf69
 800bfa8:	0800bf69 	.word	0x0800bf69
 800bfac:	0800c0fb 	.word	0x0800c0fb
 800bfb0:	0800c01d 	.word	0x0800c01d
 800bfb4:	0800c0dd 	.word	0x0800c0dd
 800bfb8:	0800bf69 	.word	0x0800bf69
 800bfbc:	0800bf69 	.word	0x0800bf69
 800bfc0:	0800c11d 	.word	0x0800c11d
 800bfc4:	0800bf69 	.word	0x0800bf69
 800bfc8:	0800c01d 	.word	0x0800c01d
 800bfcc:	0800bf69 	.word	0x0800bf69
 800bfd0:	0800bf69 	.word	0x0800bf69
 800bfd4:	0800c0e5 	.word	0x0800c0e5
 800bfd8:	682b      	ldr	r3, [r5, #0]
 800bfda:	1d1a      	adds	r2, r3, #4
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	602a      	str	r2, [r5, #0]
 800bfe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bfe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e0a4      	b.n	800c136 <_printf_i+0x1f6>
 800bfec:	6820      	ldr	r0, [r4, #0]
 800bfee:	6829      	ldr	r1, [r5, #0]
 800bff0:	0606      	lsls	r6, r0, #24
 800bff2:	f101 0304 	add.w	r3, r1, #4
 800bff6:	d50a      	bpl.n	800c00e <_printf_i+0xce>
 800bff8:	680e      	ldr	r6, [r1, #0]
 800bffa:	602b      	str	r3, [r5, #0]
 800bffc:	2e00      	cmp	r6, #0
 800bffe:	da03      	bge.n	800c008 <_printf_i+0xc8>
 800c000:	232d      	movs	r3, #45	; 0x2d
 800c002:	4276      	negs	r6, r6
 800c004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c008:	230a      	movs	r3, #10
 800c00a:	485e      	ldr	r0, [pc, #376]	; (800c184 <_printf_i+0x244>)
 800c00c:	e019      	b.n	800c042 <_printf_i+0x102>
 800c00e:	680e      	ldr	r6, [r1, #0]
 800c010:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c014:	602b      	str	r3, [r5, #0]
 800c016:	bf18      	it	ne
 800c018:	b236      	sxthne	r6, r6
 800c01a:	e7ef      	b.n	800bffc <_printf_i+0xbc>
 800c01c:	682b      	ldr	r3, [r5, #0]
 800c01e:	6820      	ldr	r0, [r4, #0]
 800c020:	1d19      	adds	r1, r3, #4
 800c022:	6029      	str	r1, [r5, #0]
 800c024:	0601      	lsls	r1, r0, #24
 800c026:	d501      	bpl.n	800c02c <_printf_i+0xec>
 800c028:	681e      	ldr	r6, [r3, #0]
 800c02a:	e002      	b.n	800c032 <_printf_i+0xf2>
 800c02c:	0646      	lsls	r6, r0, #25
 800c02e:	d5fb      	bpl.n	800c028 <_printf_i+0xe8>
 800c030:	881e      	ldrh	r6, [r3, #0]
 800c032:	2f6f      	cmp	r7, #111	; 0x6f
 800c034:	bf0c      	ite	eq
 800c036:	2308      	moveq	r3, #8
 800c038:	230a      	movne	r3, #10
 800c03a:	4852      	ldr	r0, [pc, #328]	; (800c184 <_printf_i+0x244>)
 800c03c:	2100      	movs	r1, #0
 800c03e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c042:	6865      	ldr	r5, [r4, #4]
 800c044:	2d00      	cmp	r5, #0
 800c046:	bfa8      	it	ge
 800c048:	6821      	ldrge	r1, [r4, #0]
 800c04a:	60a5      	str	r5, [r4, #8]
 800c04c:	bfa4      	itt	ge
 800c04e:	f021 0104 	bicge.w	r1, r1, #4
 800c052:	6021      	strge	r1, [r4, #0]
 800c054:	b90e      	cbnz	r6, 800c05a <_printf_i+0x11a>
 800c056:	2d00      	cmp	r5, #0
 800c058:	d04d      	beq.n	800c0f6 <_printf_i+0x1b6>
 800c05a:	4615      	mov	r5, r2
 800c05c:	fbb6 f1f3 	udiv	r1, r6, r3
 800c060:	fb03 6711 	mls	r7, r3, r1, r6
 800c064:	5dc7      	ldrb	r7, [r0, r7]
 800c066:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c06a:	4637      	mov	r7, r6
 800c06c:	42bb      	cmp	r3, r7
 800c06e:	460e      	mov	r6, r1
 800c070:	d9f4      	bls.n	800c05c <_printf_i+0x11c>
 800c072:	2b08      	cmp	r3, #8
 800c074:	d10b      	bne.n	800c08e <_printf_i+0x14e>
 800c076:	6823      	ldr	r3, [r4, #0]
 800c078:	07de      	lsls	r6, r3, #31
 800c07a:	d508      	bpl.n	800c08e <_printf_i+0x14e>
 800c07c:	6923      	ldr	r3, [r4, #16]
 800c07e:	6861      	ldr	r1, [r4, #4]
 800c080:	4299      	cmp	r1, r3
 800c082:	bfde      	ittt	le
 800c084:	2330      	movle	r3, #48	; 0x30
 800c086:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c08a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c08e:	1b52      	subs	r2, r2, r5
 800c090:	6122      	str	r2, [r4, #16]
 800c092:	464b      	mov	r3, r9
 800c094:	4621      	mov	r1, r4
 800c096:	4640      	mov	r0, r8
 800c098:	f8cd a000 	str.w	sl, [sp]
 800c09c:	aa03      	add	r2, sp, #12
 800c09e:	f7ff fedf 	bl	800be60 <_printf_common>
 800c0a2:	3001      	adds	r0, #1
 800c0a4:	d14c      	bne.n	800c140 <_printf_i+0x200>
 800c0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0aa:	b004      	add	sp, #16
 800c0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0b0:	4834      	ldr	r0, [pc, #208]	; (800c184 <_printf_i+0x244>)
 800c0b2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c0b6:	6829      	ldr	r1, [r5, #0]
 800c0b8:	6823      	ldr	r3, [r4, #0]
 800c0ba:	f851 6b04 	ldr.w	r6, [r1], #4
 800c0be:	6029      	str	r1, [r5, #0]
 800c0c0:	061d      	lsls	r5, r3, #24
 800c0c2:	d514      	bpl.n	800c0ee <_printf_i+0x1ae>
 800c0c4:	07df      	lsls	r7, r3, #31
 800c0c6:	bf44      	itt	mi
 800c0c8:	f043 0320 	orrmi.w	r3, r3, #32
 800c0cc:	6023      	strmi	r3, [r4, #0]
 800c0ce:	b91e      	cbnz	r6, 800c0d8 <_printf_i+0x198>
 800c0d0:	6823      	ldr	r3, [r4, #0]
 800c0d2:	f023 0320 	bic.w	r3, r3, #32
 800c0d6:	6023      	str	r3, [r4, #0]
 800c0d8:	2310      	movs	r3, #16
 800c0da:	e7af      	b.n	800c03c <_printf_i+0xfc>
 800c0dc:	6823      	ldr	r3, [r4, #0]
 800c0de:	f043 0320 	orr.w	r3, r3, #32
 800c0e2:	6023      	str	r3, [r4, #0]
 800c0e4:	2378      	movs	r3, #120	; 0x78
 800c0e6:	4828      	ldr	r0, [pc, #160]	; (800c188 <_printf_i+0x248>)
 800c0e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c0ec:	e7e3      	b.n	800c0b6 <_printf_i+0x176>
 800c0ee:	0659      	lsls	r1, r3, #25
 800c0f0:	bf48      	it	mi
 800c0f2:	b2b6      	uxthmi	r6, r6
 800c0f4:	e7e6      	b.n	800c0c4 <_printf_i+0x184>
 800c0f6:	4615      	mov	r5, r2
 800c0f8:	e7bb      	b.n	800c072 <_printf_i+0x132>
 800c0fa:	682b      	ldr	r3, [r5, #0]
 800c0fc:	6826      	ldr	r6, [r4, #0]
 800c0fe:	1d18      	adds	r0, r3, #4
 800c100:	6961      	ldr	r1, [r4, #20]
 800c102:	6028      	str	r0, [r5, #0]
 800c104:	0635      	lsls	r5, r6, #24
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	d501      	bpl.n	800c10e <_printf_i+0x1ce>
 800c10a:	6019      	str	r1, [r3, #0]
 800c10c:	e002      	b.n	800c114 <_printf_i+0x1d4>
 800c10e:	0670      	lsls	r0, r6, #25
 800c110:	d5fb      	bpl.n	800c10a <_printf_i+0x1ca>
 800c112:	8019      	strh	r1, [r3, #0]
 800c114:	2300      	movs	r3, #0
 800c116:	4615      	mov	r5, r2
 800c118:	6123      	str	r3, [r4, #16]
 800c11a:	e7ba      	b.n	800c092 <_printf_i+0x152>
 800c11c:	682b      	ldr	r3, [r5, #0]
 800c11e:	2100      	movs	r1, #0
 800c120:	1d1a      	adds	r2, r3, #4
 800c122:	602a      	str	r2, [r5, #0]
 800c124:	681d      	ldr	r5, [r3, #0]
 800c126:	6862      	ldr	r2, [r4, #4]
 800c128:	4628      	mov	r0, r5
 800c12a:	f002 fb03 	bl	800e734 <memchr>
 800c12e:	b108      	cbz	r0, 800c134 <_printf_i+0x1f4>
 800c130:	1b40      	subs	r0, r0, r5
 800c132:	6060      	str	r0, [r4, #4]
 800c134:	6863      	ldr	r3, [r4, #4]
 800c136:	6123      	str	r3, [r4, #16]
 800c138:	2300      	movs	r3, #0
 800c13a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c13e:	e7a8      	b.n	800c092 <_printf_i+0x152>
 800c140:	462a      	mov	r2, r5
 800c142:	4649      	mov	r1, r9
 800c144:	4640      	mov	r0, r8
 800c146:	6923      	ldr	r3, [r4, #16]
 800c148:	47d0      	blx	sl
 800c14a:	3001      	adds	r0, #1
 800c14c:	d0ab      	beq.n	800c0a6 <_printf_i+0x166>
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	079b      	lsls	r3, r3, #30
 800c152:	d413      	bmi.n	800c17c <_printf_i+0x23c>
 800c154:	68e0      	ldr	r0, [r4, #12]
 800c156:	9b03      	ldr	r3, [sp, #12]
 800c158:	4298      	cmp	r0, r3
 800c15a:	bfb8      	it	lt
 800c15c:	4618      	movlt	r0, r3
 800c15e:	e7a4      	b.n	800c0aa <_printf_i+0x16a>
 800c160:	2301      	movs	r3, #1
 800c162:	4632      	mov	r2, r6
 800c164:	4649      	mov	r1, r9
 800c166:	4640      	mov	r0, r8
 800c168:	47d0      	blx	sl
 800c16a:	3001      	adds	r0, #1
 800c16c:	d09b      	beq.n	800c0a6 <_printf_i+0x166>
 800c16e:	3501      	adds	r5, #1
 800c170:	68e3      	ldr	r3, [r4, #12]
 800c172:	9903      	ldr	r1, [sp, #12]
 800c174:	1a5b      	subs	r3, r3, r1
 800c176:	42ab      	cmp	r3, r5
 800c178:	dcf2      	bgt.n	800c160 <_printf_i+0x220>
 800c17a:	e7eb      	b.n	800c154 <_printf_i+0x214>
 800c17c:	2500      	movs	r5, #0
 800c17e:	f104 0619 	add.w	r6, r4, #25
 800c182:	e7f5      	b.n	800c170 <_printf_i+0x230>
 800c184:	080108e6 	.word	0x080108e6
 800c188:	080108f7 	.word	0x080108f7

0800c18c <_scanf_float>:
 800c18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c190:	b087      	sub	sp, #28
 800c192:	9303      	str	r3, [sp, #12]
 800c194:	688b      	ldr	r3, [r1, #8]
 800c196:	4617      	mov	r7, r2
 800c198:	1e5a      	subs	r2, r3, #1
 800c19a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c19e:	bf85      	ittet	hi
 800c1a0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c1a4:	195b      	addhi	r3, r3, r5
 800c1a6:	2300      	movls	r3, #0
 800c1a8:	9302      	strhi	r3, [sp, #8]
 800c1aa:	bf88      	it	hi
 800c1ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c1b0:	468b      	mov	fp, r1
 800c1b2:	f04f 0500 	mov.w	r5, #0
 800c1b6:	bf8c      	ite	hi
 800c1b8:	608b      	strhi	r3, [r1, #8]
 800c1ba:	9302      	strls	r3, [sp, #8]
 800c1bc:	680b      	ldr	r3, [r1, #0]
 800c1be:	4680      	mov	r8, r0
 800c1c0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c1c4:	f84b 3b1c 	str.w	r3, [fp], #28
 800c1c8:	460c      	mov	r4, r1
 800c1ca:	465e      	mov	r6, fp
 800c1cc:	46aa      	mov	sl, r5
 800c1ce:	46a9      	mov	r9, r5
 800c1d0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c1d4:	9501      	str	r5, [sp, #4]
 800c1d6:	68a2      	ldr	r2, [r4, #8]
 800c1d8:	b152      	cbz	r2, 800c1f0 <_scanf_float+0x64>
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	781b      	ldrb	r3, [r3, #0]
 800c1de:	2b4e      	cmp	r3, #78	; 0x4e
 800c1e0:	d864      	bhi.n	800c2ac <_scanf_float+0x120>
 800c1e2:	2b40      	cmp	r3, #64	; 0x40
 800c1e4:	d83c      	bhi.n	800c260 <_scanf_float+0xd4>
 800c1e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c1ea:	b2c8      	uxtb	r0, r1
 800c1ec:	280e      	cmp	r0, #14
 800c1ee:	d93a      	bls.n	800c266 <_scanf_float+0xda>
 800c1f0:	f1b9 0f00 	cmp.w	r9, #0
 800c1f4:	d003      	beq.n	800c1fe <_scanf_float+0x72>
 800c1f6:	6823      	ldr	r3, [r4, #0]
 800c1f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c1fc:	6023      	str	r3, [r4, #0]
 800c1fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c202:	f1ba 0f01 	cmp.w	sl, #1
 800c206:	f200 8113 	bhi.w	800c430 <_scanf_float+0x2a4>
 800c20a:	455e      	cmp	r6, fp
 800c20c:	f200 8105 	bhi.w	800c41a <_scanf_float+0x28e>
 800c210:	2501      	movs	r5, #1
 800c212:	4628      	mov	r0, r5
 800c214:	b007      	add	sp, #28
 800c216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c21e:	2a0d      	cmp	r2, #13
 800c220:	d8e6      	bhi.n	800c1f0 <_scanf_float+0x64>
 800c222:	a101      	add	r1, pc, #4	; (adr r1, 800c228 <_scanf_float+0x9c>)
 800c224:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c228:	0800c367 	.word	0x0800c367
 800c22c:	0800c1f1 	.word	0x0800c1f1
 800c230:	0800c1f1 	.word	0x0800c1f1
 800c234:	0800c1f1 	.word	0x0800c1f1
 800c238:	0800c3c7 	.word	0x0800c3c7
 800c23c:	0800c39f 	.word	0x0800c39f
 800c240:	0800c1f1 	.word	0x0800c1f1
 800c244:	0800c1f1 	.word	0x0800c1f1
 800c248:	0800c375 	.word	0x0800c375
 800c24c:	0800c1f1 	.word	0x0800c1f1
 800c250:	0800c1f1 	.word	0x0800c1f1
 800c254:	0800c1f1 	.word	0x0800c1f1
 800c258:	0800c1f1 	.word	0x0800c1f1
 800c25c:	0800c32d 	.word	0x0800c32d
 800c260:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c264:	e7db      	b.n	800c21e <_scanf_float+0x92>
 800c266:	290e      	cmp	r1, #14
 800c268:	d8c2      	bhi.n	800c1f0 <_scanf_float+0x64>
 800c26a:	a001      	add	r0, pc, #4	; (adr r0, 800c270 <_scanf_float+0xe4>)
 800c26c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c270:	0800c31f 	.word	0x0800c31f
 800c274:	0800c1f1 	.word	0x0800c1f1
 800c278:	0800c31f 	.word	0x0800c31f
 800c27c:	0800c3b3 	.word	0x0800c3b3
 800c280:	0800c1f1 	.word	0x0800c1f1
 800c284:	0800c2cd 	.word	0x0800c2cd
 800c288:	0800c309 	.word	0x0800c309
 800c28c:	0800c309 	.word	0x0800c309
 800c290:	0800c309 	.word	0x0800c309
 800c294:	0800c309 	.word	0x0800c309
 800c298:	0800c309 	.word	0x0800c309
 800c29c:	0800c309 	.word	0x0800c309
 800c2a0:	0800c309 	.word	0x0800c309
 800c2a4:	0800c309 	.word	0x0800c309
 800c2a8:	0800c309 	.word	0x0800c309
 800c2ac:	2b6e      	cmp	r3, #110	; 0x6e
 800c2ae:	d809      	bhi.n	800c2c4 <_scanf_float+0x138>
 800c2b0:	2b60      	cmp	r3, #96	; 0x60
 800c2b2:	d8b2      	bhi.n	800c21a <_scanf_float+0x8e>
 800c2b4:	2b54      	cmp	r3, #84	; 0x54
 800c2b6:	d077      	beq.n	800c3a8 <_scanf_float+0x21c>
 800c2b8:	2b59      	cmp	r3, #89	; 0x59
 800c2ba:	d199      	bne.n	800c1f0 <_scanf_float+0x64>
 800c2bc:	2d07      	cmp	r5, #7
 800c2be:	d197      	bne.n	800c1f0 <_scanf_float+0x64>
 800c2c0:	2508      	movs	r5, #8
 800c2c2:	e029      	b.n	800c318 <_scanf_float+0x18c>
 800c2c4:	2b74      	cmp	r3, #116	; 0x74
 800c2c6:	d06f      	beq.n	800c3a8 <_scanf_float+0x21c>
 800c2c8:	2b79      	cmp	r3, #121	; 0x79
 800c2ca:	e7f6      	b.n	800c2ba <_scanf_float+0x12e>
 800c2cc:	6821      	ldr	r1, [r4, #0]
 800c2ce:	05c8      	lsls	r0, r1, #23
 800c2d0:	d51a      	bpl.n	800c308 <_scanf_float+0x17c>
 800c2d2:	9b02      	ldr	r3, [sp, #8]
 800c2d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c2d8:	6021      	str	r1, [r4, #0]
 800c2da:	f109 0901 	add.w	r9, r9, #1
 800c2de:	b11b      	cbz	r3, 800c2e8 <_scanf_float+0x15c>
 800c2e0:	3b01      	subs	r3, #1
 800c2e2:	3201      	adds	r2, #1
 800c2e4:	9302      	str	r3, [sp, #8]
 800c2e6:	60a2      	str	r2, [r4, #8]
 800c2e8:	68a3      	ldr	r3, [r4, #8]
 800c2ea:	3b01      	subs	r3, #1
 800c2ec:	60a3      	str	r3, [r4, #8]
 800c2ee:	6923      	ldr	r3, [r4, #16]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	6123      	str	r3, [r4, #16]
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	3b01      	subs	r3, #1
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	607b      	str	r3, [r7, #4]
 800c2fc:	f340 8084 	ble.w	800c408 <_scanf_float+0x27c>
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	3301      	adds	r3, #1
 800c304:	603b      	str	r3, [r7, #0]
 800c306:	e766      	b.n	800c1d6 <_scanf_float+0x4a>
 800c308:	eb1a 0f05 	cmn.w	sl, r5
 800c30c:	f47f af70 	bne.w	800c1f0 <_scanf_float+0x64>
 800c310:	6822      	ldr	r2, [r4, #0]
 800c312:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c316:	6022      	str	r2, [r4, #0]
 800c318:	f806 3b01 	strb.w	r3, [r6], #1
 800c31c:	e7e4      	b.n	800c2e8 <_scanf_float+0x15c>
 800c31e:	6822      	ldr	r2, [r4, #0]
 800c320:	0610      	lsls	r0, r2, #24
 800c322:	f57f af65 	bpl.w	800c1f0 <_scanf_float+0x64>
 800c326:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c32a:	e7f4      	b.n	800c316 <_scanf_float+0x18a>
 800c32c:	f1ba 0f00 	cmp.w	sl, #0
 800c330:	d10e      	bne.n	800c350 <_scanf_float+0x1c4>
 800c332:	f1b9 0f00 	cmp.w	r9, #0
 800c336:	d10e      	bne.n	800c356 <_scanf_float+0x1ca>
 800c338:	6822      	ldr	r2, [r4, #0]
 800c33a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c33e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c342:	d108      	bne.n	800c356 <_scanf_float+0x1ca>
 800c344:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c348:	f04f 0a01 	mov.w	sl, #1
 800c34c:	6022      	str	r2, [r4, #0]
 800c34e:	e7e3      	b.n	800c318 <_scanf_float+0x18c>
 800c350:	f1ba 0f02 	cmp.w	sl, #2
 800c354:	d055      	beq.n	800c402 <_scanf_float+0x276>
 800c356:	2d01      	cmp	r5, #1
 800c358:	d002      	beq.n	800c360 <_scanf_float+0x1d4>
 800c35a:	2d04      	cmp	r5, #4
 800c35c:	f47f af48 	bne.w	800c1f0 <_scanf_float+0x64>
 800c360:	3501      	adds	r5, #1
 800c362:	b2ed      	uxtb	r5, r5
 800c364:	e7d8      	b.n	800c318 <_scanf_float+0x18c>
 800c366:	f1ba 0f01 	cmp.w	sl, #1
 800c36a:	f47f af41 	bne.w	800c1f0 <_scanf_float+0x64>
 800c36e:	f04f 0a02 	mov.w	sl, #2
 800c372:	e7d1      	b.n	800c318 <_scanf_float+0x18c>
 800c374:	b97d      	cbnz	r5, 800c396 <_scanf_float+0x20a>
 800c376:	f1b9 0f00 	cmp.w	r9, #0
 800c37a:	f47f af3c 	bne.w	800c1f6 <_scanf_float+0x6a>
 800c37e:	6822      	ldr	r2, [r4, #0]
 800c380:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c384:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c388:	f47f af39 	bne.w	800c1fe <_scanf_float+0x72>
 800c38c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c390:	2501      	movs	r5, #1
 800c392:	6022      	str	r2, [r4, #0]
 800c394:	e7c0      	b.n	800c318 <_scanf_float+0x18c>
 800c396:	2d03      	cmp	r5, #3
 800c398:	d0e2      	beq.n	800c360 <_scanf_float+0x1d4>
 800c39a:	2d05      	cmp	r5, #5
 800c39c:	e7de      	b.n	800c35c <_scanf_float+0x1d0>
 800c39e:	2d02      	cmp	r5, #2
 800c3a0:	f47f af26 	bne.w	800c1f0 <_scanf_float+0x64>
 800c3a4:	2503      	movs	r5, #3
 800c3a6:	e7b7      	b.n	800c318 <_scanf_float+0x18c>
 800c3a8:	2d06      	cmp	r5, #6
 800c3aa:	f47f af21 	bne.w	800c1f0 <_scanf_float+0x64>
 800c3ae:	2507      	movs	r5, #7
 800c3b0:	e7b2      	b.n	800c318 <_scanf_float+0x18c>
 800c3b2:	6822      	ldr	r2, [r4, #0]
 800c3b4:	0591      	lsls	r1, r2, #22
 800c3b6:	f57f af1b 	bpl.w	800c1f0 <_scanf_float+0x64>
 800c3ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c3be:	6022      	str	r2, [r4, #0]
 800c3c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800c3c4:	e7a8      	b.n	800c318 <_scanf_float+0x18c>
 800c3c6:	6822      	ldr	r2, [r4, #0]
 800c3c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c3cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c3d0:	d006      	beq.n	800c3e0 <_scanf_float+0x254>
 800c3d2:	0550      	lsls	r0, r2, #21
 800c3d4:	f57f af0c 	bpl.w	800c1f0 <_scanf_float+0x64>
 800c3d8:	f1b9 0f00 	cmp.w	r9, #0
 800c3dc:	f43f af0f 	beq.w	800c1fe <_scanf_float+0x72>
 800c3e0:	0591      	lsls	r1, r2, #22
 800c3e2:	bf58      	it	pl
 800c3e4:	9901      	ldrpl	r1, [sp, #4]
 800c3e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c3ea:	bf58      	it	pl
 800c3ec:	eba9 0101 	subpl.w	r1, r9, r1
 800c3f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c3f4:	f04f 0900 	mov.w	r9, #0
 800c3f8:	bf58      	it	pl
 800c3fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c3fe:	6022      	str	r2, [r4, #0]
 800c400:	e78a      	b.n	800c318 <_scanf_float+0x18c>
 800c402:	f04f 0a03 	mov.w	sl, #3
 800c406:	e787      	b.n	800c318 <_scanf_float+0x18c>
 800c408:	4639      	mov	r1, r7
 800c40a:	4640      	mov	r0, r8
 800c40c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c410:	4798      	blx	r3
 800c412:	2800      	cmp	r0, #0
 800c414:	f43f aedf 	beq.w	800c1d6 <_scanf_float+0x4a>
 800c418:	e6ea      	b.n	800c1f0 <_scanf_float+0x64>
 800c41a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c41e:	463a      	mov	r2, r7
 800c420:	4640      	mov	r0, r8
 800c422:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c426:	4798      	blx	r3
 800c428:	6923      	ldr	r3, [r4, #16]
 800c42a:	3b01      	subs	r3, #1
 800c42c:	6123      	str	r3, [r4, #16]
 800c42e:	e6ec      	b.n	800c20a <_scanf_float+0x7e>
 800c430:	1e6b      	subs	r3, r5, #1
 800c432:	2b06      	cmp	r3, #6
 800c434:	d825      	bhi.n	800c482 <_scanf_float+0x2f6>
 800c436:	2d02      	cmp	r5, #2
 800c438:	d836      	bhi.n	800c4a8 <_scanf_float+0x31c>
 800c43a:	455e      	cmp	r6, fp
 800c43c:	f67f aee8 	bls.w	800c210 <_scanf_float+0x84>
 800c440:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c444:	463a      	mov	r2, r7
 800c446:	4640      	mov	r0, r8
 800c448:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c44c:	4798      	blx	r3
 800c44e:	6923      	ldr	r3, [r4, #16]
 800c450:	3b01      	subs	r3, #1
 800c452:	6123      	str	r3, [r4, #16]
 800c454:	e7f1      	b.n	800c43a <_scanf_float+0x2ae>
 800c456:	9802      	ldr	r0, [sp, #8]
 800c458:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c45c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c460:	463a      	mov	r2, r7
 800c462:	9002      	str	r0, [sp, #8]
 800c464:	4640      	mov	r0, r8
 800c466:	4798      	blx	r3
 800c468:	6923      	ldr	r3, [r4, #16]
 800c46a:	3b01      	subs	r3, #1
 800c46c:	6123      	str	r3, [r4, #16]
 800c46e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c472:	fa5f fa8a 	uxtb.w	sl, sl
 800c476:	f1ba 0f02 	cmp.w	sl, #2
 800c47a:	d1ec      	bne.n	800c456 <_scanf_float+0x2ca>
 800c47c:	3d03      	subs	r5, #3
 800c47e:	b2ed      	uxtb	r5, r5
 800c480:	1b76      	subs	r6, r6, r5
 800c482:	6823      	ldr	r3, [r4, #0]
 800c484:	05da      	lsls	r2, r3, #23
 800c486:	d52f      	bpl.n	800c4e8 <_scanf_float+0x35c>
 800c488:	055b      	lsls	r3, r3, #21
 800c48a:	d510      	bpl.n	800c4ae <_scanf_float+0x322>
 800c48c:	455e      	cmp	r6, fp
 800c48e:	f67f aebf 	bls.w	800c210 <_scanf_float+0x84>
 800c492:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c496:	463a      	mov	r2, r7
 800c498:	4640      	mov	r0, r8
 800c49a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c49e:	4798      	blx	r3
 800c4a0:	6923      	ldr	r3, [r4, #16]
 800c4a2:	3b01      	subs	r3, #1
 800c4a4:	6123      	str	r3, [r4, #16]
 800c4a6:	e7f1      	b.n	800c48c <_scanf_float+0x300>
 800c4a8:	46aa      	mov	sl, r5
 800c4aa:	9602      	str	r6, [sp, #8]
 800c4ac:	e7df      	b.n	800c46e <_scanf_float+0x2e2>
 800c4ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c4b2:	6923      	ldr	r3, [r4, #16]
 800c4b4:	2965      	cmp	r1, #101	; 0x65
 800c4b6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c4ba:	f106 35ff 	add.w	r5, r6, #4294967295
 800c4be:	6123      	str	r3, [r4, #16]
 800c4c0:	d00c      	beq.n	800c4dc <_scanf_float+0x350>
 800c4c2:	2945      	cmp	r1, #69	; 0x45
 800c4c4:	d00a      	beq.n	800c4dc <_scanf_float+0x350>
 800c4c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c4ca:	463a      	mov	r2, r7
 800c4cc:	4640      	mov	r0, r8
 800c4ce:	4798      	blx	r3
 800c4d0:	6923      	ldr	r3, [r4, #16]
 800c4d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c4d6:	3b01      	subs	r3, #1
 800c4d8:	1eb5      	subs	r5, r6, #2
 800c4da:	6123      	str	r3, [r4, #16]
 800c4dc:	463a      	mov	r2, r7
 800c4de:	4640      	mov	r0, r8
 800c4e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c4e4:	4798      	blx	r3
 800c4e6:	462e      	mov	r6, r5
 800c4e8:	6825      	ldr	r5, [r4, #0]
 800c4ea:	f015 0510 	ands.w	r5, r5, #16
 800c4ee:	d155      	bne.n	800c59c <_scanf_float+0x410>
 800c4f0:	7035      	strb	r5, [r6, #0]
 800c4f2:	6823      	ldr	r3, [r4, #0]
 800c4f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c4f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4fc:	d11b      	bne.n	800c536 <_scanf_float+0x3aa>
 800c4fe:	9b01      	ldr	r3, [sp, #4]
 800c500:	454b      	cmp	r3, r9
 800c502:	eba3 0209 	sub.w	r2, r3, r9
 800c506:	d123      	bne.n	800c550 <_scanf_float+0x3c4>
 800c508:	2200      	movs	r2, #0
 800c50a:	4659      	mov	r1, fp
 800c50c:	4640      	mov	r0, r8
 800c50e:	f000 fe8f 	bl	800d230 <_strtod_r>
 800c512:	6822      	ldr	r2, [r4, #0]
 800c514:	9b03      	ldr	r3, [sp, #12]
 800c516:	f012 0f02 	tst.w	r2, #2
 800c51a:	4606      	mov	r6, r0
 800c51c:	460f      	mov	r7, r1
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	d021      	beq.n	800c566 <_scanf_float+0x3da>
 800c522:	1d1a      	adds	r2, r3, #4
 800c524:	9903      	ldr	r1, [sp, #12]
 800c526:	600a      	str	r2, [r1, #0]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	e9c3 6700 	strd	r6, r7, [r3]
 800c52e:	68e3      	ldr	r3, [r4, #12]
 800c530:	3301      	adds	r3, #1
 800c532:	60e3      	str	r3, [r4, #12]
 800c534:	e66d      	b.n	800c212 <_scanf_float+0x86>
 800c536:	9b04      	ldr	r3, [sp, #16]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d0e5      	beq.n	800c508 <_scanf_float+0x37c>
 800c53c:	9905      	ldr	r1, [sp, #20]
 800c53e:	230a      	movs	r3, #10
 800c540:	462a      	mov	r2, r5
 800c542:	4640      	mov	r0, r8
 800c544:	3101      	adds	r1, #1
 800c546:	f000 fef5 	bl	800d334 <_strtol_r>
 800c54a:	9b04      	ldr	r3, [sp, #16]
 800c54c:	9e05      	ldr	r6, [sp, #20]
 800c54e:	1ac2      	subs	r2, r0, r3
 800c550:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c554:	429e      	cmp	r6, r3
 800c556:	bf28      	it	cs
 800c558:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c55c:	4630      	mov	r0, r6
 800c55e:	4910      	ldr	r1, [pc, #64]	; (800c5a0 <_scanf_float+0x414>)
 800c560:	f000 f826 	bl	800c5b0 <siprintf>
 800c564:	e7d0      	b.n	800c508 <_scanf_float+0x37c>
 800c566:	f012 0f04 	tst.w	r2, #4
 800c56a:	f103 0204 	add.w	r2, r3, #4
 800c56e:	d1d9      	bne.n	800c524 <_scanf_float+0x398>
 800c570:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c574:	f8cc 2000 	str.w	r2, [ip]
 800c578:	f8d3 8000 	ldr.w	r8, [r3]
 800c57c:	4602      	mov	r2, r0
 800c57e:	460b      	mov	r3, r1
 800c580:	f7f4 fa5c 	bl	8000a3c <__aeabi_dcmpun>
 800c584:	b128      	cbz	r0, 800c592 <_scanf_float+0x406>
 800c586:	4807      	ldr	r0, [pc, #28]	; (800c5a4 <_scanf_float+0x418>)
 800c588:	f000 f80e 	bl	800c5a8 <nanf>
 800c58c:	f8c8 0000 	str.w	r0, [r8]
 800c590:	e7cd      	b.n	800c52e <_scanf_float+0x3a2>
 800c592:	4630      	mov	r0, r6
 800c594:	4639      	mov	r1, r7
 800c596:	f7f4 faaf 	bl	8000af8 <__aeabi_d2f>
 800c59a:	e7f7      	b.n	800c58c <_scanf_float+0x400>
 800c59c:	2500      	movs	r5, #0
 800c59e:	e638      	b.n	800c212 <_scanf_float+0x86>
 800c5a0:	08010908 	.word	0x08010908
 800c5a4:	08010d10 	.word	0x08010d10

0800c5a8 <nanf>:
 800c5a8:	4800      	ldr	r0, [pc, #0]	; (800c5ac <nanf+0x4>)
 800c5aa:	4770      	bx	lr
 800c5ac:	7fc00000 	.word	0x7fc00000

0800c5b0 <siprintf>:
 800c5b0:	b40e      	push	{r1, r2, r3}
 800c5b2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c5b6:	b500      	push	{lr}
 800c5b8:	b09c      	sub	sp, #112	; 0x70
 800c5ba:	ab1d      	add	r3, sp, #116	; 0x74
 800c5bc:	9002      	str	r0, [sp, #8]
 800c5be:	9006      	str	r0, [sp, #24]
 800c5c0:	9107      	str	r1, [sp, #28]
 800c5c2:	9104      	str	r1, [sp, #16]
 800c5c4:	4808      	ldr	r0, [pc, #32]	; (800c5e8 <siprintf+0x38>)
 800c5c6:	4909      	ldr	r1, [pc, #36]	; (800c5ec <siprintf+0x3c>)
 800c5c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5cc:	9105      	str	r1, [sp, #20]
 800c5ce:	6800      	ldr	r0, [r0, #0]
 800c5d0:	a902      	add	r1, sp, #8
 800c5d2:	9301      	str	r3, [sp, #4]
 800c5d4:	f002 fec0 	bl	800f358 <_svfiprintf_r>
 800c5d8:	2200      	movs	r2, #0
 800c5da:	9b02      	ldr	r3, [sp, #8]
 800c5dc:	701a      	strb	r2, [r3, #0]
 800c5de:	b01c      	add	sp, #112	; 0x70
 800c5e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5e4:	b003      	add	sp, #12
 800c5e6:	4770      	bx	lr
 800c5e8:	20000028 	.word	0x20000028
 800c5ec:	ffff0208 	.word	0xffff0208

0800c5f0 <strstr>:
 800c5f0:	780a      	ldrb	r2, [r1, #0]
 800c5f2:	b570      	push	{r4, r5, r6, lr}
 800c5f4:	b96a      	cbnz	r2, 800c612 <strstr+0x22>
 800c5f6:	bd70      	pop	{r4, r5, r6, pc}
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d109      	bne.n	800c610 <strstr+0x20>
 800c5fc:	460c      	mov	r4, r1
 800c5fe:	4605      	mov	r5, r0
 800c600:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c604:	2b00      	cmp	r3, #0
 800c606:	d0f6      	beq.n	800c5f6 <strstr+0x6>
 800c608:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c60c:	429e      	cmp	r6, r3
 800c60e:	d0f7      	beq.n	800c600 <strstr+0x10>
 800c610:	3001      	adds	r0, #1
 800c612:	7803      	ldrb	r3, [r0, #0]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d1ef      	bne.n	800c5f8 <strstr+0x8>
 800c618:	4618      	mov	r0, r3
 800c61a:	e7ec      	b.n	800c5f6 <strstr+0x6>

0800c61c <sulp>:
 800c61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c620:	460f      	mov	r7, r1
 800c622:	4690      	mov	r8, r2
 800c624:	f002 fc04 	bl	800ee30 <__ulp>
 800c628:	4604      	mov	r4, r0
 800c62a:	460d      	mov	r5, r1
 800c62c:	f1b8 0f00 	cmp.w	r8, #0
 800c630:	d011      	beq.n	800c656 <sulp+0x3a>
 800c632:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c636:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	dd0b      	ble.n	800c656 <sulp+0x3a>
 800c63e:	2400      	movs	r4, #0
 800c640:	051b      	lsls	r3, r3, #20
 800c642:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c646:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c64a:	4622      	mov	r2, r4
 800c64c:	462b      	mov	r3, r5
 800c64e:	f7f3 ff5b 	bl	8000508 <__aeabi_dmul>
 800c652:	4604      	mov	r4, r0
 800c654:	460d      	mov	r5, r1
 800c656:	4620      	mov	r0, r4
 800c658:	4629      	mov	r1, r5
 800c65a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c660 <_strtod_l>:
 800c660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c664:	469b      	mov	fp, r3
 800c666:	2300      	movs	r3, #0
 800c668:	b09f      	sub	sp, #124	; 0x7c
 800c66a:	931a      	str	r3, [sp, #104]	; 0x68
 800c66c:	4b9e      	ldr	r3, [pc, #632]	; (800c8e8 <_strtod_l+0x288>)
 800c66e:	4682      	mov	sl, r0
 800c670:	681f      	ldr	r7, [r3, #0]
 800c672:	460e      	mov	r6, r1
 800c674:	4638      	mov	r0, r7
 800c676:	9215      	str	r2, [sp, #84]	; 0x54
 800c678:	f7f3 fd82 	bl	8000180 <strlen>
 800c67c:	f04f 0800 	mov.w	r8, #0
 800c680:	4604      	mov	r4, r0
 800c682:	f04f 0900 	mov.w	r9, #0
 800c686:	9619      	str	r6, [sp, #100]	; 0x64
 800c688:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c68a:	781a      	ldrb	r2, [r3, #0]
 800c68c:	2a2b      	cmp	r2, #43	; 0x2b
 800c68e:	d04c      	beq.n	800c72a <_strtod_l+0xca>
 800c690:	d83a      	bhi.n	800c708 <_strtod_l+0xa8>
 800c692:	2a0d      	cmp	r2, #13
 800c694:	d833      	bhi.n	800c6fe <_strtod_l+0x9e>
 800c696:	2a08      	cmp	r2, #8
 800c698:	d833      	bhi.n	800c702 <_strtod_l+0xa2>
 800c69a:	2a00      	cmp	r2, #0
 800c69c:	d03d      	beq.n	800c71a <_strtod_l+0xba>
 800c69e:	2300      	movs	r3, #0
 800c6a0:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800c6a4:	782b      	ldrb	r3, [r5, #0]
 800c6a6:	2b30      	cmp	r3, #48	; 0x30
 800c6a8:	f040 80aa 	bne.w	800c800 <_strtod_l+0x1a0>
 800c6ac:	786b      	ldrb	r3, [r5, #1]
 800c6ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c6b2:	2b58      	cmp	r3, #88	; 0x58
 800c6b4:	d166      	bne.n	800c784 <_strtod_l+0x124>
 800c6b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6b8:	4650      	mov	r0, sl
 800c6ba:	9301      	str	r3, [sp, #4]
 800c6bc:	ab1a      	add	r3, sp, #104	; 0x68
 800c6be:	9300      	str	r3, [sp, #0]
 800c6c0:	4a8a      	ldr	r2, [pc, #552]	; (800c8ec <_strtod_l+0x28c>)
 800c6c2:	f8cd b008 	str.w	fp, [sp, #8]
 800c6c6:	ab1b      	add	r3, sp, #108	; 0x6c
 800c6c8:	a919      	add	r1, sp, #100	; 0x64
 800c6ca:	f001 fd17 	bl	800e0fc <__gethex>
 800c6ce:	f010 0607 	ands.w	r6, r0, #7
 800c6d2:	4604      	mov	r4, r0
 800c6d4:	d005      	beq.n	800c6e2 <_strtod_l+0x82>
 800c6d6:	2e06      	cmp	r6, #6
 800c6d8:	d129      	bne.n	800c72e <_strtod_l+0xce>
 800c6da:	2300      	movs	r3, #0
 800c6dc:	3501      	adds	r5, #1
 800c6de:	9519      	str	r5, [sp, #100]	; 0x64
 800c6e0:	930a      	str	r3, [sp, #40]	; 0x28
 800c6e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	f040 858a 	bne.w	800d1fe <_strtod_l+0xb9e>
 800c6ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6ec:	b1d3      	cbz	r3, 800c724 <_strtod_l+0xc4>
 800c6ee:	4642      	mov	r2, r8
 800c6f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c6f4:	4610      	mov	r0, r2
 800c6f6:	4619      	mov	r1, r3
 800c6f8:	b01f      	add	sp, #124	; 0x7c
 800c6fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fe:	2a20      	cmp	r2, #32
 800c700:	d1cd      	bne.n	800c69e <_strtod_l+0x3e>
 800c702:	3301      	adds	r3, #1
 800c704:	9319      	str	r3, [sp, #100]	; 0x64
 800c706:	e7bf      	b.n	800c688 <_strtod_l+0x28>
 800c708:	2a2d      	cmp	r2, #45	; 0x2d
 800c70a:	d1c8      	bne.n	800c69e <_strtod_l+0x3e>
 800c70c:	2201      	movs	r2, #1
 800c70e:	920a      	str	r2, [sp, #40]	; 0x28
 800c710:	1c5a      	adds	r2, r3, #1
 800c712:	9219      	str	r2, [sp, #100]	; 0x64
 800c714:	785b      	ldrb	r3, [r3, #1]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d1c3      	bne.n	800c6a2 <_strtod_l+0x42>
 800c71a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c71c:	9619      	str	r6, [sp, #100]	; 0x64
 800c71e:	2b00      	cmp	r3, #0
 800c720:	f040 856b 	bne.w	800d1fa <_strtod_l+0xb9a>
 800c724:	4642      	mov	r2, r8
 800c726:	464b      	mov	r3, r9
 800c728:	e7e4      	b.n	800c6f4 <_strtod_l+0x94>
 800c72a:	2200      	movs	r2, #0
 800c72c:	e7ef      	b.n	800c70e <_strtod_l+0xae>
 800c72e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c730:	b13a      	cbz	r2, 800c742 <_strtod_l+0xe2>
 800c732:	2135      	movs	r1, #53	; 0x35
 800c734:	a81c      	add	r0, sp, #112	; 0x70
 800c736:	f002 fc7f 	bl	800f038 <__copybits>
 800c73a:	4650      	mov	r0, sl
 800c73c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c73e:	f002 f847 	bl	800e7d0 <_Bfree>
 800c742:	3e01      	subs	r6, #1
 800c744:	2e04      	cmp	r6, #4
 800c746:	d806      	bhi.n	800c756 <_strtod_l+0xf6>
 800c748:	e8df f006 	tbb	[pc, r6]
 800c74c:	1714030a 	.word	0x1714030a
 800c750:	0a          	.byte	0x0a
 800c751:	00          	.byte	0x00
 800c752:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800c756:	0721      	lsls	r1, r4, #28
 800c758:	d5c3      	bpl.n	800c6e2 <_strtod_l+0x82>
 800c75a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800c75e:	e7c0      	b.n	800c6e2 <_strtod_l+0x82>
 800c760:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c762:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800c766:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c76a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c76e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c772:	e7f0      	b.n	800c756 <_strtod_l+0xf6>
 800c774:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c8f0 <_strtod_l+0x290>
 800c778:	e7ed      	b.n	800c756 <_strtod_l+0xf6>
 800c77a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c77e:	f04f 38ff 	mov.w	r8, #4294967295
 800c782:	e7e8      	b.n	800c756 <_strtod_l+0xf6>
 800c784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c786:	1c5a      	adds	r2, r3, #1
 800c788:	9219      	str	r2, [sp, #100]	; 0x64
 800c78a:	785b      	ldrb	r3, [r3, #1]
 800c78c:	2b30      	cmp	r3, #48	; 0x30
 800c78e:	d0f9      	beq.n	800c784 <_strtod_l+0x124>
 800c790:	2b00      	cmp	r3, #0
 800c792:	d0a6      	beq.n	800c6e2 <_strtod_l+0x82>
 800c794:	2301      	movs	r3, #1
 800c796:	9307      	str	r3, [sp, #28]
 800c798:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c79a:	220a      	movs	r2, #10
 800c79c:	9308      	str	r3, [sp, #32]
 800c79e:	2300      	movs	r3, #0
 800c7a0:	469b      	mov	fp, r3
 800c7a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800c7a6:	9819      	ldr	r0, [sp, #100]	; 0x64
 800c7a8:	7805      	ldrb	r5, [r0, #0]
 800c7aa:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800c7ae:	b2d9      	uxtb	r1, r3
 800c7b0:	2909      	cmp	r1, #9
 800c7b2:	d927      	bls.n	800c804 <_strtod_l+0x1a4>
 800c7b4:	4622      	mov	r2, r4
 800c7b6:	4639      	mov	r1, r7
 800c7b8:	f002 fee4 	bl	800f584 <strncmp>
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	d033      	beq.n	800c828 <_strtod_l+0x1c8>
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	462a      	mov	r2, r5
 800c7c4:	465c      	mov	r4, fp
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	9004      	str	r0, [sp, #16]
 800c7ca:	2a65      	cmp	r2, #101	; 0x65
 800c7cc:	d001      	beq.n	800c7d2 <_strtod_l+0x172>
 800c7ce:	2a45      	cmp	r2, #69	; 0x45
 800c7d0:	d114      	bne.n	800c7fc <_strtod_l+0x19c>
 800c7d2:	b91c      	cbnz	r4, 800c7dc <_strtod_l+0x17c>
 800c7d4:	9a07      	ldr	r2, [sp, #28]
 800c7d6:	4302      	orrs	r2, r0
 800c7d8:	d09f      	beq.n	800c71a <_strtod_l+0xba>
 800c7da:	2400      	movs	r4, #0
 800c7dc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800c7de:	1c72      	adds	r2, r6, #1
 800c7e0:	9219      	str	r2, [sp, #100]	; 0x64
 800c7e2:	7872      	ldrb	r2, [r6, #1]
 800c7e4:	2a2b      	cmp	r2, #43	; 0x2b
 800c7e6:	d079      	beq.n	800c8dc <_strtod_l+0x27c>
 800c7e8:	2a2d      	cmp	r2, #45	; 0x2d
 800c7ea:	f000 8083 	beq.w	800c8f4 <_strtod_l+0x294>
 800c7ee:	2700      	movs	r7, #0
 800c7f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c7f4:	2909      	cmp	r1, #9
 800c7f6:	f240 8083 	bls.w	800c900 <_strtod_l+0x2a0>
 800c7fa:	9619      	str	r6, [sp, #100]	; 0x64
 800c7fc:	2500      	movs	r5, #0
 800c7fe:	e09f      	b.n	800c940 <_strtod_l+0x2e0>
 800c800:	2300      	movs	r3, #0
 800c802:	e7c8      	b.n	800c796 <_strtod_l+0x136>
 800c804:	f1bb 0f08 	cmp.w	fp, #8
 800c808:	bfd5      	itete	le
 800c80a:	9906      	ldrle	r1, [sp, #24]
 800c80c:	9905      	ldrgt	r1, [sp, #20]
 800c80e:	fb02 3301 	mlale	r3, r2, r1, r3
 800c812:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c816:	f100 0001 	add.w	r0, r0, #1
 800c81a:	bfd4      	ite	le
 800c81c:	9306      	strle	r3, [sp, #24]
 800c81e:	9305      	strgt	r3, [sp, #20]
 800c820:	f10b 0b01 	add.w	fp, fp, #1
 800c824:	9019      	str	r0, [sp, #100]	; 0x64
 800c826:	e7be      	b.n	800c7a6 <_strtod_l+0x146>
 800c828:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c82a:	191a      	adds	r2, r3, r4
 800c82c:	9219      	str	r2, [sp, #100]	; 0x64
 800c82e:	5d1a      	ldrb	r2, [r3, r4]
 800c830:	f1bb 0f00 	cmp.w	fp, #0
 800c834:	d036      	beq.n	800c8a4 <_strtod_l+0x244>
 800c836:	465c      	mov	r4, fp
 800c838:	9004      	str	r0, [sp, #16]
 800c83a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c83e:	2b09      	cmp	r3, #9
 800c840:	d912      	bls.n	800c868 <_strtod_l+0x208>
 800c842:	2301      	movs	r3, #1
 800c844:	e7c1      	b.n	800c7ca <_strtod_l+0x16a>
 800c846:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c848:	3001      	adds	r0, #1
 800c84a:	1c5a      	adds	r2, r3, #1
 800c84c:	9219      	str	r2, [sp, #100]	; 0x64
 800c84e:	785a      	ldrb	r2, [r3, #1]
 800c850:	2a30      	cmp	r2, #48	; 0x30
 800c852:	d0f8      	beq.n	800c846 <_strtod_l+0x1e6>
 800c854:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c858:	2b08      	cmp	r3, #8
 800c85a:	f200 84d5 	bhi.w	800d208 <_strtod_l+0xba8>
 800c85e:	9004      	str	r0, [sp, #16]
 800c860:	2000      	movs	r0, #0
 800c862:	4604      	mov	r4, r0
 800c864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c866:	9308      	str	r3, [sp, #32]
 800c868:	3a30      	subs	r2, #48	; 0x30
 800c86a:	f100 0301 	add.w	r3, r0, #1
 800c86e:	d013      	beq.n	800c898 <_strtod_l+0x238>
 800c870:	9904      	ldr	r1, [sp, #16]
 800c872:	1905      	adds	r5, r0, r4
 800c874:	4419      	add	r1, r3
 800c876:	9104      	str	r1, [sp, #16]
 800c878:	4623      	mov	r3, r4
 800c87a:	210a      	movs	r1, #10
 800c87c:	42ab      	cmp	r3, r5
 800c87e:	d113      	bne.n	800c8a8 <_strtod_l+0x248>
 800c880:	1823      	adds	r3, r4, r0
 800c882:	2b08      	cmp	r3, #8
 800c884:	f104 0401 	add.w	r4, r4, #1
 800c888:	4404      	add	r4, r0
 800c88a:	dc1b      	bgt.n	800c8c4 <_strtod_l+0x264>
 800c88c:	230a      	movs	r3, #10
 800c88e:	9906      	ldr	r1, [sp, #24]
 800c890:	fb03 2301 	mla	r3, r3, r1, r2
 800c894:	9306      	str	r3, [sp, #24]
 800c896:	2300      	movs	r3, #0
 800c898:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c89a:	4618      	mov	r0, r3
 800c89c:	1c51      	adds	r1, r2, #1
 800c89e:	9119      	str	r1, [sp, #100]	; 0x64
 800c8a0:	7852      	ldrb	r2, [r2, #1]
 800c8a2:	e7ca      	b.n	800c83a <_strtod_l+0x1da>
 800c8a4:	4658      	mov	r0, fp
 800c8a6:	e7d3      	b.n	800c850 <_strtod_l+0x1f0>
 800c8a8:	2b08      	cmp	r3, #8
 800c8aa:	dc04      	bgt.n	800c8b6 <_strtod_l+0x256>
 800c8ac:	9f06      	ldr	r7, [sp, #24]
 800c8ae:	434f      	muls	r7, r1
 800c8b0:	9706      	str	r7, [sp, #24]
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	e7e2      	b.n	800c87c <_strtod_l+0x21c>
 800c8b6:	1c5f      	adds	r7, r3, #1
 800c8b8:	2f10      	cmp	r7, #16
 800c8ba:	bfde      	ittt	le
 800c8bc:	9f05      	ldrle	r7, [sp, #20]
 800c8be:	434f      	mulle	r7, r1
 800c8c0:	9705      	strle	r7, [sp, #20]
 800c8c2:	e7f6      	b.n	800c8b2 <_strtod_l+0x252>
 800c8c4:	2c10      	cmp	r4, #16
 800c8c6:	bfdf      	itttt	le
 800c8c8:	230a      	movle	r3, #10
 800c8ca:	9905      	ldrle	r1, [sp, #20]
 800c8cc:	fb03 2301 	mlale	r3, r3, r1, r2
 800c8d0:	9305      	strle	r3, [sp, #20]
 800c8d2:	e7e0      	b.n	800c896 <_strtod_l+0x236>
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	9304      	str	r3, [sp, #16]
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e77b      	b.n	800c7d4 <_strtod_l+0x174>
 800c8dc:	2700      	movs	r7, #0
 800c8de:	1cb2      	adds	r2, r6, #2
 800c8e0:	9219      	str	r2, [sp, #100]	; 0x64
 800c8e2:	78b2      	ldrb	r2, [r6, #2]
 800c8e4:	e784      	b.n	800c7f0 <_strtod_l+0x190>
 800c8e6:	bf00      	nop
 800c8e8:	08010b58 	.word	0x08010b58
 800c8ec:	08010910 	.word	0x08010910
 800c8f0:	7ff00000 	.word	0x7ff00000
 800c8f4:	2701      	movs	r7, #1
 800c8f6:	e7f2      	b.n	800c8de <_strtod_l+0x27e>
 800c8f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c8fa:	1c51      	adds	r1, r2, #1
 800c8fc:	9119      	str	r1, [sp, #100]	; 0x64
 800c8fe:	7852      	ldrb	r2, [r2, #1]
 800c900:	2a30      	cmp	r2, #48	; 0x30
 800c902:	d0f9      	beq.n	800c8f8 <_strtod_l+0x298>
 800c904:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c908:	2908      	cmp	r1, #8
 800c90a:	f63f af77 	bhi.w	800c7fc <_strtod_l+0x19c>
 800c90e:	f04f 0e0a 	mov.w	lr, #10
 800c912:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800c916:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c918:	9209      	str	r2, [sp, #36]	; 0x24
 800c91a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c91c:	1c51      	adds	r1, r2, #1
 800c91e:	9119      	str	r1, [sp, #100]	; 0x64
 800c920:	7852      	ldrb	r2, [r2, #1]
 800c922:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800c926:	2d09      	cmp	r5, #9
 800c928:	d935      	bls.n	800c996 <_strtod_l+0x336>
 800c92a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c92c:	1b49      	subs	r1, r1, r5
 800c92e:	2908      	cmp	r1, #8
 800c930:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800c934:	dc02      	bgt.n	800c93c <_strtod_l+0x2dc>
 800c936:	4565      	cmp	r5, ip
 800c938:	bfa8      	it	ge
 800c93a:	4665      	movge	r5, ip
 800c93c:	b107      	cbz	r7, 800c940 <_strtod_l+0x2e0>
 800c93e:	426d      	negs	r5, r5
 800c940:	2c00      	cmp	r4, #0
 800c942:	d14c      	bne.n	800c9de <_strtod_l+0x37e>
 800c944:	9907      	ldr	r1, [sp, #28]
 800c946:	4301      	orrs	r1, r0
 800c948:	f47f aecb 	bne.w	800c6e2 <_strtod_l+0x82>
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	f47f aee4 	bne.w	800c71a <_strtod_l+0xba>
 800c952:	2a69      	cmp	r2, #105	; 0x69
 800c954:	d026      	beq.n	800c9a4 <_strtod_l+0x344>
 800c956:	dc23      	bgt.n	800c9a0 <_strtod_l+0x340>
 800c958:	2a49      	cmp	r2, #73	; 0x49
 800c95a:	d023      	beq.n	800c9a4 <_strtod_l+0x344>
 800c95c:	2a4e      	cmp	r2, #78	; 0x4e
 800c95e:	f47f aedc 	bne.w	800c71a <_strtod_l+0xba>
 800c962:	499d      	ldr	r1, [pc, #628]	; (800cbd8 <_strtod_l+0x578>)
 800c964:	a819      	add	r0, sp, #100	; 0x64
 800c966:	f001 fe17 	bl	800e598 <__match>
 800c96a:	2800      	cmp	r0, #0
 800c96c:	f43f aed5 	beq.w	800c71a <_strtod_l+0xba>
 800c970:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	2b28      	cmp	r3, #40	; 0x28
 800c976:	d12c      	bne.n	800c9d2 <_strtod_l+0x372>
 800c978:	4998      	ldr	r1, [pc, #608]	; (800cbdc <_strtod_l+0x57c>)
 800c97a:	aa1c      	add	r2, sp, #112	; 0x70
 800c97c:	a819      	add	r0, sp, #100	; 0x64
 800c97e:	f001 fe1f 	bl	800e5c0 <__hexnan>
 800c982:	2805      	cmp	r0, #5
 800c984:	d125      	bne.n	800c9d2 <_strtod_l+0x372>
 800c986:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c988:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800c98c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c990:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c994:	e6a5      	b.n	800c6e2 <_strtod_l+0x82>
 800c996:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800c99a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800c99e:	e7bc      	b.n	800c91a <_strtod_l+0x2ba>
 800c9a0:	2a6e      	cmp	r2, #110	; 0x6e
 800c9a2:	e7dc      	b.n	800c95e <_strtod_l+0x2fe>
 800c9a4:	498e      	ldr	r1, [pc, #568]	; (800cbe0 <_strtod_l+0x580>)
 800c9a6:	a819      	add	r0, sp, #100	; 0x64
 800c9a8:	f001 fdf6 	bl	800e598 <__match>
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	f43f aeb4 	beq.w	800c71a <_strtod_l+0xba>
 800c9b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9b4:	498b      	ldr	r1, [pc, #556]	; (800cbe4 <_strtod_l+0x584>)
 800c9b6:	3b01      	subs	r3, #1
 800c9b8:	a819      	add	r0, sp, #100	; 0x64
 800c9ba:	9319      	str	r3, [sp, #100]	; 0x64
 800c9bc:	f001 fdec 	bl	800e598 <__match>
 800c9c0:	b910      	cbnz	r0, 800c9c8 <_strtod_l+0x368>
 800c9c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9c4:	3301      	adds	r3, #1
 800c9c6:	9319      	str	r3, [sp, #100]	; 0x64
 800c9c8:	f04f 0800 	mov.w	r8, #0
 800c9cc:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800cbe8 <_strtod_l+0x588>
 800c9d0:	e687      	b.n	800c6e2 <_strtod_l+0x82>
 800c9d2:	4886      	ldr	r0, [pc, #536]	; (800cbec <_strtod_l+0x58c>)
 800c9d4:	f002 fdc0 	bl	800f558 <nan>
 800c9d8:	4680      	mov	r8, r0
 800c9da:	4689      	mov	r9, r1
 800c9dc:	e681      	b.n	800c6e2 <_strtod_l+0x82>
 800c9de:	9b04      	ldr	r3, [sp, #16]
 800c9e0:	f1bb 0f00 	cmp.w	fp, #0
 800c9e4:	bf08      	it	eq
 800c9e6:	46a3      	moveq	fp, r4
 800c9e8:	1aeb      	subs	r3, r5, r3
 800c9ea:	2c10      	cmp	r4, #16
 800c9ec:	9806      	ldr	r0, [sp, #24]
 800c9ee:	4626      	mov	r6, r4
 800c9f0:	9307      	str	r3, [sp, #28]
 800c9f2:	bfa8      	it	ge
 800c9f4:	2610      	movge	r6, #16
 800c9f6:	f7f3 fd0d 	bl	8000414 <__aeabi_ui2d>
 800c9fa:	2c09      	cmp	r4, #9
 800c9fc:	4680      	mov	r8, r0
 800c9fe:	4689      	mov	r9, r1
 800ca00:	dd13      	ble.n	800ca2a <_strtod_l+0x3ca>
 800ca02:	4b7b      	ldr	r3, [pc, #492]	; (800cbf0 <_strtod_l+0x590>)
 800ca04:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ca08:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ca0c:	f7f3 fd7c 	bl	8000508 <__aeabi_dmul>
 800ca10:	4680      	mov	r8, r0
 800ca12:	9805      	ldr	r0, [sp, #20]
 800ca14:	4689      	mov	r9, r1
 800ca16:	f7f3 fcfd 	bl	8000414 <__aeabi_ui2d>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	4640      	mov	r0, r8
 800ca20:	4649      	mov	r1, r9
 800ca22:	f7f3 fbbb 	bl	800019c <__adddf3>
 800ca26:	4680      	mov	r8, r0
 800ca28:	4689      	mov	r9, r1
 800ca2a:	2c0f      	cmp	r4, #15
 800ca2c:	dc36      	bgt.n	800ca9c <_strtod_l+0x43c>
 800ca2e:	9b07      	ldr	r3, [sp, #28]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f43f ae56 	beq.w	800c6e2 <_strtod_l+0x82>
 800ca36:	dd22      	ble.n	800ca7e <_strtod_l+0x41e>
 800ca38:	2b16      	cmp	r3, #22
 800ca3a:	dc09      	bgt.n	800ca50 <_strtod_l+0x3f0>
 800ca3c:	496c      	ldr	r1, [pc, #432]	; (800cbf0 <_strtod_l+0x590>)
 800ca3e:	4642      	mov	r2, r8
 800ca40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca44:	464b      	mov	r3, r9
 800ca46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca4a:	f7f3 fd5d 	bl	8000508 <__aeabi_dmul>
 800ca4e:	e7c3      	b.n	800c9d8 <_strtod_l+0x378>
 800ca50:	9a07      	ldr	r2, [sp, #28]
 800ca52:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ca56:	4293      	cmp	r3, r2
 800ca58:	db20      	blt.n	800ca9c <_strtod_l+0x43c>
 800ca5a:	4d65      	ldr	r5, [pc, #404]	; (800cbf0 <_strtod_l+0x590>)
 800ca5c:	f1c4 040f 	rsb	r4, r4, #15
 800ca60:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ca64:	4642      	mov	r2, r8
 800ca66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca6a:	464b      	mov	r3, r9
 800ca6c:	f7f3 fd4c 	bl	8000508 <__aeabi_dmul>
 800ca70:	9b07      	ldr	r3, [sp, #28]
 800ca72:	1b1c      	subs	r4, r3, r4
 800ca74:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800ca78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca7c:	e7e5      	b.n	800ca4a <_strtod_l+0x3ea>
 800ca7e:	9b07      	ldr	r3, [sp, #28]
 800ca80:	3316      	adds	r3, #22
 800ca82:	db0b      	blt.n	800ca9c <_strtod_l+0x43c>
 800ca84:	9b04      	ldr	r3, [sp, #16]
 800ca86:	4640      	mov	r0, r8
 800ca88:	1b5d      	subs	r5, r3, r5
 800ca8a:	4b59      	ldr	r3, [pc, #356]	; (800cbf0 <_strtod_l+0x590>)
 800ca8c:	4649      	mov	r1, r9
 800ca8e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ca92:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca96:	f7f3 fe61 	bl	800075c <__aeabi_ddiv>
 800ca9a:	e79d      	b.n	800c9d8 <_strtod_l+0x378>
 800ca9c:	9b07      	ldr	r3, [sp, #28]
 800ca9e:	1ba6      	subs	r6, r4, r6
 800caa0:	441e      	add	r6, r3
 800caa2:	2e00      	cmp	r6, #0
 800caa4:	dd74      	ble.n	800cb90 <_strtod_l+0x530>
 800caa6:	f016 030f 	ands.w	r3, r6, #15
 800caaa:	d00a      	beq.n	800cac2 <_strtod_l+0x462>
 800caac:	4950      	ldr	r1, [pc, #320]	; (800cbf0 <_strtod_l+0x590>)
 800caae:	4642      	mov	r2, r8
 800cab0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cab8:	464b      	mov	r3, r9
 800caba:	f7f3 fd25 	bl	8000508 <__aeabi_dmul>
 800cabe:	4680      	mov	r8, r0
 800cac0:	4689      	mov	r9, r1
 800cac2:	f036 060f 	bics.w	r6, r6, #15
 800cac6:	d052      	beq.n	800cb6e <_strtod_l+0x50e>
 800cac8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800cacc:	dd27      	ble.n	800cb1e <_strtod_l+0x4be>
 800cace:	f04f 0b00 	mov.w	fp, #0
 800cad2:	f8cd b010 	str.w	fp, [sp, #16]
 800cad6:	f8cd b020 	str.w	fp, [sp, #32]
 800cada:	f8cd b018 	str.w	fp, [sp, #24]
 800cade:	2322      	movs	r3, #34	; 0x22
 800cae0:	f04f 0800 	mov.w	r8, #0
 800cae4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800cbe8 <_strtod_l+0x588>
 800cae8:	f8ca 3000 	str.w	r3, [sl]
 800caec:	9b08      	ldr	r3, [sp, #32]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f43f adf7 	beq.w	800c6e2 <_strtod_l+0x82>
 800caf4:	4650      	mov	r0, sl
 800caf6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800caf8:	f001 fe6a 	bl	800e7d0 <_Bfree>
 800cafc:	4650      	mov	r0, sl
 800cafe:	9906      	ldr	r1, [sp, #24]
 800cb00:	f001 fe66 	bl	800e7d0 <_Bfree>
 800cb04:	4650      	mov	r0, sl
 800cb06:	9904      	ldr	r1, [sp, #16]
 800cb08:	f001 fe62 	bl	800e7d0 <_Bfree>
 800cb0c:	4650      	mov	r0, sl
 800cb0e:	9908      	ldr	r1, [sp, #32]
 800cb10:	f001 fe5e 	bl	800e7d0 <_Bfree>
 800cb14:	4659      	mov	r1, fp
 800cb16:	4650      	mov	r0, sl
 800cb18:	f001 fe5a 	bl	800e7d0 <_Bfree>
 800cb1c:	e5e1      	b.n	800c6e2 <_strtod_l+0x82>
 800cb1e:	4b35      	ldr	r3, [pc, #212]	; (800cbf4 <_strtod_l+0x594>)
 800cb20:	4640      	mov	r0, r8
 800cb22:	9305      	str	r3, [sp, #20]
 800cb24:	2300      	movs	r3, #0
 800cb26:	4649      	mov	r1, r9
 800cb28:	461f      	mov	r7, r3
 800cb2a:	1136      	asrs	r6, r6, #4
 800cb2c:	2e01      	cmp	r6, #1
 800cb2e:	dc21      	bgt.n	800cb74 <_strtod_l+0x514>
 800cb30:	b10b      	cbz	r3, 800cb36 <_strtod_l+0x4d6>
 800cb32:	4680      	mov	r8, r0
 800cb34:	4689      	mov	r9, r1
 800cb36:	4b2f      	ldr	r3, [pc, #188]	; (800cbf4 <_strtod_l+0x594>)
 800cb38:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800cb3c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cb40:	4642      	mov	r2, r8
 800cb42:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb46:	464b      	mov	r3, r9
 800cb48:	f7f3 fcde 	bl	8000508 <__aeabi_dmul>
 800cb4c:	4b26      	ldr	r3, [pc, #152]	; (800cbe8 <_strtod_l+0x588>)
 800cb4e:	460a      	mov	r2, r1
 800cb50:	400b      	ands	r3, r1
 800cb52:	4929      	ldr	r1, [pc, #164]	; (800cbf8 <_strtod_l+0x598>)
 800cb54:	4680      	mov	r8, r0
 800cb56:	428b      	cmp	r3, r1
 800cb58:	d8b9      	bhi.n	800cace <_strtod_l+0x46e>
 800cb5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cb5e:	428b      	cmp	r3, r1
 800cb60:	bf86      	itte	hi
 800cb62:	f04f 38ff 	movhi.w	r8, #4294967295
 800cb66:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800cbfc <_strtod_l+0x59c>
 800cb6a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800cb6e:	2300      	movs	r3, #0
 800cb70:	9305      	str	r3, [sp, #20]
 800cb72:	e07f      	b.n	800cc74 <_strtod_l+0x614>
 800cb74:	07f2      	lsls	r2, r6, #31
 800cb76:	d505      	bpl.n	800cb84 <_strtod_l+0x524>
 800cb78:	9b05      	ldr	r3, [sp, #20]
 800cb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7e:	f7f3 fcc3 	bl	8000508 <__aeabi_dmul>
 800cb82:	2301      	movs	r3, #1
 800cb84:	9a05      	ldr	r2, [sp, #20]
 800cb86:	3701      	adds	r7, #1
 800cb88:	3208      	adds	r2, #8
 800cb8a:	1076      	asrs	r6, r6, #1
 800cb8c:	9205      	str	r2, [sp, #20]
 800cb8e:	e7cd      	b.n	800cb2c <_strtod_l+0x4cc>
 800cb90:	d0ed      	beq.n	800cb6e <_strtod_l+0x50e>
 800cb92:	4276      	negs	r6, r6
 800cb94:	f016 020f 	ands.w	r2, r6, #15
 800cb98:	d00a      	beq.n	800cbb0 <_strtod_l+0x550>
 800cb9a:	4b15      	ldr	r3, [pc, #84]	; (800cbf0 <_strtod_l+0x590>)
 800cb9c:	4640      	mov	r0, r8
 800cb9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cba2:	4649      	mov	r1, r9
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	f7f3 fdd8 	bl	800075c <__aeabi_ddiv>
 800cbac:	4680      	mov	r8, r0
 800cbae:	4689      	mov	r9, r1
 800cbb0:	1136      	asrs	r6, r6, #4
 800cbb2:	d0dc      	beq.n	800cb6e <_strtod_l+0x50e>
 800cbb4:	2e1f      	cmp	r6, #31
 800cbb6:	dd23      	ble.n	800cc00 <_strtod_l+0x5a0>
 800cbb8:	f04f 0b00 	mov.w	fp, #0
 800cbbc:	f8cd b010 	str.w	fp, [sp, #16]
 800cbc0:	f8cd b020 	str.w	fp, [sp, #32]
 800cbc4:	f8cd b018 	str.w	fp, [sp, #24]
 800cbc8:	2322      	movs	r3, #34	; 0x22
 800cbca:	f04f 0800 	mov.w	r8, #0
 800cbce:	f04f 0900 	mov.w	r9, #0
 800cbd2:	f8ca 3000 	str.w	r3, [sl]
 800cbd6:	e789      	b.n	800caec <_strtod_l+0x48c>
 800cbd8:	080108e1 	.word	0x080108e1
 800cbdc:	08010924 	.word	0x08010924
 800cbe0:	080108d9 	.word	0x080108d9
 800cbe4:	08010a64 	.word	0x08010a64
 800cbe8:	7ff00000 	.word	0x7ff00000
 800cbec:	08010d10 	.word	0x08010d10
 800cbf0:	08010bf0 	.word	0x08010bf0
 800cbf4:	08010bc8 	.word	0x08010bc8
 800cbf8:	7ca00000 	.word	0x7ca00000
 800cbfc:	7fefffff 	.word	0x7fefffff
 800cc00:	f016 0310 	ands.w	r3, r6, #16
 800cc04:	bf18      	it	ne
 800cc06:	236a      	movne	r3, #106	; 0x6a
 800cc08:	4640      	mov	r0, r8
 800cc0a:	9305      	str	r3, [sp, #20]
 800cc0c:	4649      	mov	r1, r9
 800cc0e:	2300      	movs	r3, #0
 800cc10:	4fb0      	ldr	r7, [pc, #704]	; (800ced4 <_strtod_l+0x874>)
 800cc12:	07f2      	lsls	r2, r6, #31
 800cc14:	d504      	bpl.n	800cc20 <_strtod_l+0x5c0>
 800cc16:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc1a:	f7f3 fc75 	bl	8000508 <__aeabi_dmul>
 800cc1e:	2301      	movs	r3, #1
 800cc20:	1076      	asrs	r6, r6, #1
 800cc22:	f107 0708 	add.w	r7, r7, #8
 800cc26:	d1f4      	bne.n	800cc12 <_strtod_l+0x5b2>
 800cc28:	b10b      	cbz	r3, 800cc2e <_strtod_l+0x5ce>
 800cc2a:	4680      	mov	r8, r0
 800cc2c:	4689      	mov	r9, r1
 800cc2e:	9b05      	ldr	r3, [sp, #20]
 800cc30:	b1c3      	cbz	r3, 800cc64 <_strtod_l+0x604>
 800cc32:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800cc36:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	4649      	mov	r1, r9
 800cc3e:	dd11      	ble.n	800cc64 <_strtod_l+0x604>
 800cc40:	2b1f      	cmp	r3, #31
 800cc42:	f340 8127 	ble.w	800ce94 <_strtod_l+0x834>
 800cc46:	2b34      	cmp	r3, #52	; 0x34
 800cc48:	bfd8      	it	le
 800cc4a:	f04f 33ff 	movle.w	r3, #4294967295
 800cc4e:	f04f 0800 	mov.w	r8, #0
 800cc52:	bfcf      	iteee	gt
 800cc54:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800cc58:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cc5c:	fa03 f202 	lslle.w	r2, r3, r2
 800cc60:	ea02 0901 	andle.w	r9, r2, r1
 800cc64:	2200      	movs	r2, #0
 800cc66:	2300      	movs	r3, #0
 800cc68:	4640      	mov	r0, r8
 800cc6a:	4649      	mov	r1, r9
 800cc6c:	f7f3 feb4 	bl	80009d8 <__aeabi_dcmpeq>
 800cc70:	2800      	cmp	r0, #0
 800cc72:	d1a1      	bne.n	800cbb8 <_strtod_l+0x558>
 800cc74:	9b06      	ldr	r3, [sp, #24]
 800cc76:	465a      	mov	r2, fp
 800cc78:	9300      	str	r3, [sp, #0]
 800cc7a:	4650      	mov	r0, sl
 800cc7c:	4623      	mov	r3, r4
 800cc7e:	9908      	ldr	r1, [sp, #32]
 800cc80:	f001 fe0e 	bl	800e8a0 <__s2b>
 800cc84:	9008      	str	r0, [sp, #32]
 800cc86:	2800      	cmp	r0, #0
 800cc88:	f43f af21 	beq.w	800cace <_strtod_l+0x46e>
 800cc8c:	9b04      	ldr	r3, [sp, #16]
 800cc8e:	f04f 0b00 	mov.w	fp, #0
 800cc92:	1b5d      	subs	r5, r3, r5
 800cc94:	9b07      	ldr	r3, [sp, #28]
 800cc96:	f8cd b010 	str.w	fp, [sp, #16]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	bfb4      	ite	lt
 800cc9e:	462b      	movlt	r3, r5
 800cca0:	2300      	movge	r3, #0
 800cca2:	930e      	str	r3, [sp, #56]	; 0x38
 800cca4:	9b07      	ldr	r3, [sp, #28]
 800cca6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ccaa:	9314      	str	r3, [sp, #80]	; 0x50
 800ccac:	9b08      	ldr	r3, [sp, #32]
 800ccae:	4650      	mov	r0, sl
 800ccb0:	6859      	ldr	r1, [r3, #4]
 800ccb2:	f001 fd4d 	bl	800e750 <_Balloc>
 800ccb6:	9006      	str	r0, [sp, #24]
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	f43f af10 	beq.w	800cade <_strtod_l+0x47e>
 800ccbe:	9b08      	ldr	r3, [sp, #32]
 800ccc0:	300c      	adds	r0, #12
 800ccc2:	691a      	ldr	r2, [r3, #16]
 800ccc4:	f103 010c 	add.w	r1, r3, #12
 800ccc8:	3202      	adds	r2, #2
 800ccca:	0092      	lsls	r2, r2, #2
 800cccc:	f7fe fde8 	bl	800b8a0 <memcpy>
 800ccd0:	ab1c      	add	r3, sp, #112	; 0x70
 800ccd2:	9301      	str	r3, [sp, #4]
 800ccd4:	ab1b      	add	r3, sp, #108	; 0x6c
 800ccd6:	9300      	str	r3, [sp, #0]
 800ccd8:	4642      	mov	r2, r8
 800ccda:	464b      	mov	r3, r9
 800ccdc:	4650      	mov	r0, sl
 800ccde:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800cce2:	f002 f91f 	bl	800ef24 <__d2b>
 800cce6:	901a      	str	r0, [sp, #104]	; 0x68
 800cce8:	2800      	cmp	r0, #0
 800ccea:	f43f aef8 	beq.w	800cade <_strtod_l+0x47e>
 800ccee:	2101      	movs	r1, #1
 800ccf0:	4650      	mov	r0, sl
 800ccf2:	f001 fe6d 	bl	800e9d0 <__i2b>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	9004      	str	r0, [sp, #16]
 800ccfa:	2800      	cmp	r0, #0
 800ccfc:	f43f aeef 	beq.w	800cade <_strtod_l+0x47e>
 800cd00:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800cd02:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800cd04:	2d00      	cmp	r5, #0
 800cd06:	bfab      	itete	ge
 800cd08:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800cd0a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800cd0c:	18ee      	addge	r6, r5, r3
 800cd0e:	1b5c      	sublt	r4, r3, r5
 800cd10:	9b05      	ldr	r3, [sp, #20]
 800cd12:	bfa8      	it	ge
 800cd14:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800cd16:	eba5 0503 	sub.w	r5, r5, r3
 800cd1a:	4415      	add	r5, r2
 800cd1c:	4b6e      	ldr	r3, [pc, #440]	; (800ced8 <_strtod_l+0x878>)
 800cd1e:	f105 35ff 	add.w	r5, r5, #4294967295
 800cd22:	bfb8      	it	lt
 800cd24:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800cd26:	429d      	cmp	r5, r3
 800cd28:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cd2c:	f280 80c4 	bge.w	800ceb8 <_strtod_l+0x858>
 800cd30:	1b5b      	subs	r3, r3, r5
 800cd32:	2b1f      	cmp	r3, #31
 800cd34:	f04f 0701 	mov.w	r7, #1
 800cd38:	eba2 0203 	sub.w	r2, r2, r3
 800cd3c:	f300 80b1 	bgt.w	800cea2 <_strtod_l+0x842>
 800cd40:	2500      	movs	r5, #0
 800cd42:	fa07 f303 	lsl.w	r3, r7, r3
 800cd46:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd48:	18b7      	adds	r7, r6, r2
 800cd4a:	9b05      	ldr	r3, [sp, #20]
 800cd4c:	42be      	cmp	r6, r7
 800cd4e:	4414      	add	r4, r2
 800cd50:	441c      	add	r4, r3
 800cd52:	4633      	mov	r3, r6
 800cd54:	bfa8      	it	ge
 800cd56:	463b      	movge	r3, r7
 800cd58:	42a3      	cmp	r3, r4
 800cd5a:	bfa8      	it	ge
 800cd5c:	4623      	movge	r3, r4
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	bfc2      	ittt	gt
 800cd62:	1aff      	subgt	r7, r7, r3
 800cd64:	1ae4      	subgt	r4, r4, r3
 800cd66:	1af6      	subgt	r6, r6, r3
 800cd68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	dd17      	ble.n	800cd9e <_strtod_l+0x73e>
 800cd6e:	461a      	mov	r2, r3
 800cd70:	4650      	mov	r0, sl
 800cd72:	9904      	ldr	r1, [sp, #16]
 800cd74:	f001 feea 	bl	800eb4c <__pow5mult>
 800cd78:	9004      	str	r0, [sp, #16]
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	f43f aeaf 	beq.w	800cade <_strtod_l+0x47e>
 800cd80:	4601      	mov	r1, r0
 800cd82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cd84:	4650      	mov	r0, sl
 800cd86:	f001 fe39 	bl	800e9fc <__multiply>
 800cd8a:	9009      	str	r0, [sp, #36]	; 0x24
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f43f aea6 	beq.w	800cade <_strtod_l+0x47e>
 800cd92:	4650      	mov	r0, sl
 800cd94:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cd96:	f001 fd1b 	bl	800e7d0 <_Bfree>
 800cd9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd9c:	931a      	str	r3, [sp, #104]	; 0x68
 800cd9e:	2f00      	cmp	r7, #0
 800cda0:	f300 808e 	bgt.w	800cec0 <_strtod_l+0x860>
 800cda4:	9b07      	ldr	r3, [sp, #28]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	dd08      	ble.n	800cdbc <_strtod_l+0x75c>
 800cdaa:	4650      	mov	r0, sl
 800cdac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cdae:	9906      	ldr	r1, [sp, #24]
 800cdb0:	f001 fecc 	bl	800eb4c <__pow5mult>
 800cdb4:	9006      	str	r0, [sp, #24]
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	f43f ae91 	beq.w	800cade <_strtod_l+0x47e>
 800cdbc:	2c00      	cmp	r4, #0
 800cdbe:	dd08      	ble.n	800cdd2 <_strtod_l+0x772>
 800cdc0:	4622      	mov	r2, r4
 800cdc2:	4650      	mov	r0, sl
 800cdc4:	9906      	ldr	r1, [sp, #24]
 800cdc6:	f001 ff1b 	bl	800ec00 <__lshift>
 800cdca:	9006      	str	r0, [sp, #24]
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	f43f ae86 	beq.w	800cade <_strtod_l+0x47e>
 800cdd2:	2e00      	cmp	r6, #0
 800cdd4:	dd08      	ble.n	800cde8 <_strtod_l+0x788>
 800cdd6:	4632      	mov	r2, r6
 800cdd8:	4650      	mov	r0, sl
 800cdda:	9904      	ldr	r1, [sp, #16]
 800cddc:	f001 ff10 	bl	800ec00 <__lshift>
 800cde0:	9004      	str	r0, [sp, #16]
 800cde2:	2800      	cmp	r0, #0
 800cde4:	f43f ae7b 	beq.w	800cade <_strtod_l+0x47e>
 800cde8:	4650      	mov	r0, sl
 800cdea:	9a06      	ldr	r2, [sp, #24]
 800cdec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cdee:	f001 ff93 	bl	800ed18 <__mdiff>
 800cdf2:	4683      	mov	fp, r0
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	f43f ae72 	beq.w	800cade <_strtod_l+0x47e>
 800cdfa:	2400      	movs	r4, #0
 800cdfc:	68c3      	ldr	r3, [r0, #12]
 800cdfe:	9904      	ldr	r1, [sp, #16]
 800ce00:	60c4      	str	r4, [r0, #12]
 800ce02:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce04:	f001 ff6c 	bl	800ece0 <__mcmp>
 800ce08:	42a0      	cmp	r0, r4
 800ce0a:	da6b      	bge.n	800cee4 <_strtod_l+0x884>
 800ce0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce0e:	ea53 0308 	orrs.w	r3, r3, r8
 800ce12:	f040 8091 	bne.w	800cf38 <_strtod_l+0x8d8>
 800ce16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	f040 808c 	bne.w	800cf38 <_strtod_l+0x8d8>
 800ce20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ce24:	0d1b      	lsrs	r3, r3, #20
 800ce26:	051b      	lsls	r3, r3, #20
 800ce28:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ce2c:	f240 8084 	bls.w	800cf38 <_strtod_l+0x8d8>
 800ce30:	f8db 3014 	ldr.w	r3, [fp, #20]
 800ce34:	b91b      	cbnz	r3, 800ce3e <_strtod_l+0x7de>
 800ce36:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	dd7c      	ble.n	800cf38 <_strtod_l+0x8d8>
 800ce3e:	4659      	mov	r1, fp
 800ce40:	2201      	movs	r2, #1
 800ce42:	4650      	mov	r0, sl
 800ce44:	f001 fedc 	bl	800ec00 <__lshift>
 800ce48:	9904      	ldr	r1, [sp, #16]
 800ce4a:	4683      	mov	fp, r0
 800ce4c:	f001 ff48 	bl	800ece0 <__mcmp>
 800ce50:	2800      	cmp	r0, #0
 800ce52:	dd71      	ble.n	800cf38 <_strtod_l+0x8d8>
 800ce54:	9905      	ldr	r1, [sp, #20]
 800ce56:	464b      	mov	r3, r9
 800ce58:	4a20      	ldr	r2, [pc, #128]	; (800cedc <_strtod_l+0x87c>)
 800ce5a:	2900      	cmp	r1, #0
 800ce5c:	f000 808c 	beq.w	800cf78 <_strtod_l+0x918>
 800ce60:	ea02 0109 	and.w	r1, r2, r9
 800ce64:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ce68:	f300 8086 	bgt.w	800cf78 <_strtod_l+0x918>
 800ce6c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ce70:	f77f aeaa 	ble.w	800cbc8 <_strtod_l+0x568>
 800ce74:	4640      	mov	r0, r8
 800ce76:	4649      	mov	r1, r9
 800ce78:	4b19      	ldr	r3, [pc, #100]	; (800cee0 <_strtod_l+0x880>)
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	f7f3 fb44 	bl	8000508 <__aeabi_dmul>
 800ce80:	460b      	mov	r3, r1
 800ce82:	4303      	orrs	r3, r0
 800ce84:	bf08      	it	eq
 800ce86:	2322      	moveq	r3, #34	; 0x22
 800ce88:	4680      	mov	r8, r0
 800ce8a:	4689      	mov	r9, r1
 800ce8c:	bf08      	it	eq
 800ce8e:	f8ca 3000 	streq.w	r3, [sl]
 800ce92:	e62f      	b.n	800caf4 <_strtod_l+0x494>
 800ce94:	f04f 32ff 	mov.w	r2, #4294967295
 800ce98:	fa02 f303 	lsl.w	r3, r2, r3
 800ce9c:	ea03 0808 	and.w	r8, r3, r8
 800cea0:	e6e0      	b.n	800cc64 <_strtod_l+0x604>
 800cea2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800cea6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800ceaa:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800ceae:	35e2      	adds	r5, #226	; 0xe2
 800ceb0:	fa07 f505 	lsl.w	r5, r7, r5
 800ceb4:	970f      	str	r7, [sp, #60]	; 0x3c
 800ceb6:	e747      	b.n	800cd48 <_strtod_l+0x6e8>
 800ceb8:	2301      	movs	r3, #1
 800ceba:	2500      	movs	r5, #0
 800cebc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cebe:	e743      	b.n	800cd48 <_strtod_l+0x6e8>
 800cec0:	463a      	mov	r2, r7
 800cec2:	4650      	mov	r0, sl
 800cec4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cec6:	f001 fe9b 	bl	800ec00 <__lshift>
 800ceca:	901a      	str	r0, [sp, #104]	; 0x68
 800cecc:	2800      	cmp	r0, #0
 800cece:	f47f af69 	bne.w	800cda4 <_strtod_l+0x744>
 800ced2:	e604      	b.n	800cade <_strtod_l+0x47e>
 800ced4:	08010938 	.word	0x08010938
 800ced8:	fffffc02 	.word	0xfffffc02
 800cedc:	7ff00000 	.word	0x7ff00000
 800cee0:	39500000 	.word	0x39500000
 800cee4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cee8:	d165      	bne.n	800cfb6 <_strtod_l+0x956>
 800ceea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ceec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cef0:	b35a      	cbz	r2, 800cf4a <_strtod_l+0x8ea>
 800cef2:	4a99      	ldr	r2, [pc, #612]	; (800d158 <_strtod_l+0xaf8>)
 800cef4:	4293      	cmp	r3, r2
 800cef6:	d12b      	bne.n	800cf50 <_strtod_l+0x8f0>
 800cef8:	9b05      	ldr	r3, [sp, #20]
 800cefa:	4641      	mov	r1, r8
 800cefc:	b303      	cbz	r3, 800cf40 <_strtod_l+0x8e0>
 800cefe:	464a      	mov	r2, r9
 800cf00:	4b96      	ldr	r3, [pc, #600]	; (800d15c <_strtod_l+0xafc>)
 800cf02:	4013      	ands	r3, r2
 800cf04:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cf08:	f04f 32ff 	mov.w	r2, #4294967295
 800cf0c:	d81b      	bhi.n	800cf46 <_strtod_l+0x8e6>
 800cf0e:	0d1b      	lsrs	r3, r3, #20
 800cf10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cf14:	fa02 f303 	lsl.w	r3, r2, r3
 800cf18:	4299      	cmp	r1, r3
 800cf1a:	d119      	bne.n	800cf50 <_strtod_l+0x8f0>
 800cf1c:	4b90      	ldr	r3, [pc, #576]	; (800d160 <_strtod_l+0xb00>)
 800cf1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d102      	bne.n	800cf2a <_strtod_l+0x8ca>
 800cf24:	3101      	adds	r1, #1
 800cf26:	f43f adda 	beq.w	800cade <_strtod_l+0x47e>
 800cf2a:	f04f 0800 	mov.w	r8, #0
 800cf2e:	4b8b      	ldr	r3, [pc, #556]	; (800d15c <_strtod_l+0xafc>)
 800cf30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf32:	401a      	ands	r2, r3
 800cf34:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800cf38:	9b05      	ldr	r3, [sp, #20]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d19a      	bne.n	800ce74 <_strtod_l+0x814>
 800cf3e:	e5d9      	b.n	800caf4 <_strtod_l+0x494>
 800cf40:	f04f 33ff 	mov.w	r3, #4294967295
 800cf44:	e7e8      	b.n	800cf18 <_strtod_l+0x8b8>
 800cf46:	4613      	mov	r3, r2
 800cf48:	e7e6      	b.n	800cf18 <_strtod_l+0x8b8>
 800cf4a:	ea53 0308 	orrs.w	r3, r3, r8
 800cf4e:	d081      	beq.n	800ce54 <_strtod_l+0x7f4>
 800cf50:	b1e5      	cbz	r5, 800cf8c <_strtod_l+0x92c>
 800cf52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf54:	421d      	tst	r5, r3
 800cf56:	d0ef      	beq.n	800cf38 <_strtod_l+0x8d8>
 800cf58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf5a:	4640      	mov	r0, r8
 800cf5c:	4649      	mov	r1, r9
 800cf5e:	9a05      	ldr	r2, [sp, #20]
 800cf60:	b1c3      	cbz	r3, 800cf94 <_strtod_l+0x934>
 800cf62:	f7ff fb5b 	bl	800c61c <sulp>
 800cf66:	4602      	mov	r2, r0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf6e:	f7f3 f915 	bl	800019c <__adddf3>
 800cf72:	4680      	mov	r8, r0
 800cf74:	4689      	mov	r9, r1
 800cf76:	e7df      	b.n	800cf38 <_strtod_l+0x8d8>
 800cf78:	4013      	ands	r3, r2
 800cf7a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cf7e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800cf82:	f04f 38ff 	mov.w	r8, #4294967295
 800cf86:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800cf8a:	e7d5      	b.n	800cf38 <_strtod_l+0x8d8>
 800cf8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf8e:	ea13 0f08 	tst.w	r3, r8
 800cf92:	e7e0      	b.n	800cf56 <_strtod_l+0x8f6>
 800cf94:	f7ff fb42 	bl	800c61c <sulp>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cfa0:	f7f3 f8fa 	bl	8000198 <__aeabi_dsub>
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	4680      	mov	r8, r0
 800cfaa:	4689      	mov	r9, r1
 800cfac:	f7f3 fd14 	bl	80009d8 <__aeabi_dcmpeq>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d0c1      	beq.n	800cf38 <_strtod_l+0x8d8>
 800cfb4:	e608      	b.n	800cbc8 <_strtod_l+0x568>
 800cfb6:	4658      	mov	r0, fp
 800cfb8:	9904      	ldr	r1, [sp, #16]
 800cfba:	f002 f80f 	bl	800efdc <__ratio>
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cfc4:	4606      	mov	r6, r0
 800cfc6:	460f      	mov	r7, r1
 800cfc8:	f7f3 fd1a 	bl	8000a00 <__aeabi_dcmple>
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	d070      	beq.n	800d0b2 <_strtod_l+0xa52>
 800cfd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d042      	beq.n	800d05c <_strtod_l+0x9fc>
 800cfd6:	2600      	movs	r6, #0
 800cfd8:	4f62      	ldr	r7, [pc, #392]	; (800d164 <_strtod_l+0xb04>)
 800cfda:	4d62      	ldr	r5, [pc, #392]	; (800d164 <_strtod_l+0xb04>)
 800cfdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cfe2:	0d1b      	lsrs	r3, r3, #20
 800cfe4:	051b      	lsls	r3, r3, #20
 800cfe6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cfe8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cfea:	4b5f      	ldr	r3, [pc, #380]	; (800d168 <_strtod_l+0xb08>)
 800cfec:	429a      	cmp	r2, r3
 800cfee:	f040 80c3 	bne.w	800d178 <_strtod_l+0xb18>
 800cff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cff4:	4640      	mov	r0, r8
 800cff6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800cffa:	4649      	mov	r1, r9
 800cffc:	f001 ff18 	bl	800ee30 <__ulp>
 800d000:	4602      	mov	r2, r0
 800d002:	460b      	mov	r3, r1
 800d004:	4630      	mov	r0, r6
 800d006:	4639      	mov	r1, r7
 800d008:	f7f3 fa7e 	bl	8000508 <__aeabi_dmul>
 800d00c:	4642      	mov	r2, r8
 800d00e:	464b      	mov	r3, r9
 800d010:	f7f3 f8c4 	bl	800019c <__adddf3>
 800d014:	460b      	mov	r3, r1
 800d016:	4951      	ldr	r1, [pc, #324]	; (800d15c <_strtod_l+0xafc>)
 800d018:	4a54      	ldr	r2, [pc, #336]	; (800d16c <_strtod_l+0xb0c>)
 800d01a:	4019      	ands	r1, r3
 800d01c:	4291      	cmp	r1, r2
 800d01e:	4680      	mov	r8, r0
 800d020:	d95d      	bls.n	800d0de <_strtod_l+0xa7e>
 800d022:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d024:	4b4e      	ldr	r3, [pc, #312]	; (800d160 <_strtod_l+0xb00>)
 800d026:	429a      	cmp	r2, r3
 800d028:	d103      	bne.n	800d032 <_strtod_l+0x9d2>
 800d02a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d02c:	3301      	adds	r3, #1
 800d02e:	f43f ad56 	beq.w	800cade <_strtod_l+0x47e>
 800d032:	f04f 38ff 	mov.w	r8, #4294967295
 800d036:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800d160 <_strtod_l+0xb00>
 800d03a:	4650      	mov	r0, sl
 800d03c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d03e:	f001 fbc7 	bl	800e7d0 <_Bfree>
 800d042:	4650      	mov	r0, sl
 800d044:	9906      	ldr	r1, [sp, #24]
 800d046:	f001 fbc3 	bl	800e7d0 <_Bfree>
 800d04a:	4650      	mov	r0, sl
 800d04c:	9904      	ldr	r1, [sp, #16]
 800d04e:	f001 fbbf 	bl	800e7d0 <_Bfree>
 800d052:	4659      	mov	r1, fp
 800d054:	4650      	mov	r0, sl
 800d056:	f001 fbbb 	bl	800e7d0 <_Bfree>
 800d05a:	e627      	b.n	800ccac <_strtod_l+0x64c>
 800d05c:	f1b8 0f00 	cmp.w	r8, #0
 800d060:	d119      	bne.n	800d096 <_strtod_l+0xa36>
 800d062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d068:	b9e3      	cbnz	r3, 800d0a4 <_strtod_l+0xa44>
 800d06a:	2200      	movs	r2, #0
 800d06c:	4630      	mov	r0, r6
 800d06e:	4639      	mov	r1, r7
 800d070:	4b3c      	ldr	r3, [pc, #240]	; (800d164 <_strtod_l+0xb04>)
 800d072:	f7f3 fcbb 	bl	80009ec <__aeabi_dcmplt>
 800d076:	b9c8      	cbnz	r0, 800d0ac <_strtod_l+0xa4c>
 800d078:	2200      	movs	r2, #0
 800d07a:	4630      	mov	r0, r6
 800d07c:	4639      	mov	r1, r7
 800d07e:	4b3c      	ldr	r3, [pc, #240]	; (800d170 <_strtod_l+0xb10>)
 800d080:	f7f3 fa42 	bl	8000508 <__aeabi_dmul>
 800d084:	4604      	mov	r4, r0
 800d086:	460d      	mov	r5, r1
 800d088:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d08c:	9416      	str	r4, [sp, #88]	; 0x58
 800d08e:	9317      	str	r3, [sp, #92]	; 0x5c
 800d090:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800d094:	e7a2      	b.n	800cfdc <_strtod_l+0x97c>
 800d096:	f1b8 0f01 	cmp.w	r8, #1
 800d09a:	d103      	bne.n	800d0a4 <_strtod_l+0xa44>
 800d09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	f43f ad92 	beq.w	800cbc8 <_strtod_l+0x568>
 800d0a4:	2600      	movs	r6, #0
 800d0a6:	2400      	movs	r4, #0
 800d0a8:	4f32      	ldr	r7, [pc, #200]	; (800d174 <_strtod_l+0xb14>)
 800d0aa:	e796      	b.n	800cfda <_strtod_l+0x97a>
 800d0ac:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d0ae:	4d30      	ldr	r5, [pc, #192]	; (800d170 <_strtod_l+0xb10>)
 800d0b0:	e7ea      	b.n	800d088 <_strtod_l+0xa28>
 800d0b2:	4b2f      	ldr	r3, [pc, #188]	; (800d170 <_strtod_l+0xb10>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	4630      	mov	r0, r6
 800d0b8:	4639      	mov	r1, r7
 800d0ba:	f7f3 fa25 	bl	8000508 <__aeabi_dmul>
 800d0be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0c0:	4604      	mov	r4, r0
 800d0c2:	460d      	mov	r5, r1
 800d0c4:	b933      	cbnz	r3, 800d0d4 <_strtod_l+0xa74>
 800d0c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0ca:	9010      	str	r0, [sp, #64]	; 0x40
 800d0cc:	9311      	str	r3, [sp, #68]	; 0x44
 800d0ce:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d0d2:	e783      	b.n	800cfdc <_strtod_l+0x97c>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	460b      	mov	r3, r1
 800d0d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d0dc:	e7f7      	b.n	800d0ce <_strtod_l+0xa6e>
 800d0de:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d0e2:	9b05      	ldr	r3, [sp, #20]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d1a8      	bne.n	800d03a <_strtod_l+0x9da>
 800d0e8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d0ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d0ee:	0d1b      	lsrs	r3, r3, #20
 800d0f0:	051b      	lsls	r3, r3, #20
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d1a1      	bne.n	800d03a <_strtod_l+0x9da>
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	4629      	mov	r1, r5
 800d0fa:	f7f3 ffc3 	bl	8001084 <__aeabi_d2lz>
 800d0fe:	f7f3 f9d5 	bl	80004ac <__aeabi_l2d>
 800d102:	4602      	mov	r2, r0
 800d104:	460b      	mov	r3, r1
 800d106:	4620      	mov	r0, r4
 800d108:	4629      	mov	r1, r5
 800d10a:	f7f3 f845 	bl	8000198 <__aeabi_dsub>
 800d10e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d114:	ea43 0308 	orr.w	r3, r3, r8
 800d118:	4313      	orrs	r3, r2
 800d11a:	4604      	mov	r4, r0
 800d11c:	460d      	mov	r5, r1
 800d11e:	d066      	beq.n	800d1ee <_strtod_l+0xb8e>
 800d120:	a309      	add	r3, pc, #36	; (adr r3, 800d148 <_strtod_l+0xae8>)
 800d122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d126:	f7f3 fc61 	bl	80009ec <__aeabi_dcmplt>
 800d12a:	2800      	cmp	r0, #0
 800d12c:	f47f ace2 	bne.w	800caf4 <_strtod_l+0x494>
 800d130:	a307      	add	r3, pc, #28	; (adr r3, 800d150 <_strtod_l+0xaf0>)
 800d132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d136:	4620      	mov	r0, r4
 800d138:	4629      	mov	r1, r5
 800d13a:	f7f3 fc75 	bl	8000a28 <__aeabi_dcmpgt>
 800d13e:	2800      	cmp	r0, #0
 800d140:	f43f af7b 	beq.w	800d03a <_strtod_l+0x9da>
 800d144:	e4d6      	b.n	800caf4 <_strtod_l+0x494>
 800d146:	bf00      	nop
 800d148:	94a03595 	.word	0x94a03595
 800d14c:	3fdfffff 	.word	0x3fdfffff
 800d150:	35afe535 	.word	0x35afe535
 800d154:	3fe00000 	.word	0x3fe00000
 800d158:	000fffff 	.word	0x000fffff
 800d15c:	7ff00000 	.word	0x7ff00000
 800d160:	7fefffff 	.word	0x7fefffff
 800d164:	3ff00000 	.word	0x3ff00000
 800d168:	7fe00000 	.word	0x7fe00000
 800d16c:	7c9fffff 	.word	0x7c9fffff
 800d170:	3fe00000 	.word	0x3fe00000
 800d174:	bff00000 	.word	0xbff00000
 800d178:	9b05      	ldr	r3, [sp, #20]
 800d17a:	b313      	cbz	r3, 800d1c2 <_strtod_l+0xb62>
 800d17c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d17e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d182:	d81e      	bhi.n	800d1c2 <_strtod_l+0xb62>
 800d184:	a326      	add	r3, pc, #152	; (adr r3, 800d220 <_strtod_l+0xbc0>)
 800d186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d18a:	4620      	mov	r0, r4
 800d18c:	4629      	mov	r1, r5
 800d18e:	f7f3 fc37 	bl	8000a00 <__aeabi_dcmple>
 800d192:	b190      	cbz	r0, 800d1ba <_strtod_l+0xb5a>
 800d194:	4629      	mov	r1, r5
 800d196:	4620      	mov	r0, r4
 800d198:	f7f3 fc8e 	bl	8000ab8 <__aeabi_d2uiz>
 800d19c:	2801      	cmp	r0, #1
 800d19e:	bf38      	it	cc
 800d1a0:	2001      	movcc	r0, #1
 800d1a2:	f7f3 f937 	bl	8000414 <__aeabi_ui2d>
 800d1a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1a8:	4604      	mov	r4, r0
 800d1aa:	460d      	mov	r5, r1
 800d1ac:	b9d3      	cbnz	r3, 800d1e4 <_strtod_l+0xb84>
 800d1ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1b2:	9012      	str	r0, [sp, #72]	; 0x48
 800d1b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d1b6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d1ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d1bc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d1c0:	1a9f      	subs	r7, r3, r2
 800d1c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d1c6:	f001 fe33 	bl	800ee30 <__ulp>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	4639      	mov	r1, r7
 800d1d2:	f7f3 f999 	bl	8000508 <__aeabi_dmul>
 800d1d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d1da:	f7f2 ffdf 	bl	800019c <__adddf3>
 800d1de:	4680      	mov	r8, r0
 800d1e0:	4689      	mov	r9, r1
 800d1e2:	e77e      	b.n	800d0e2 <_strtod_l+0xa82>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d1ec:	e7e3      	b.n	800d1b6 <_strtod_l+0xb56>
 800d1ee:	a30e      	add	r3, pc, #56	; (adr r3, 800d228 <_strtod_l+0xbc8>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	f7f3 fbfa 	bl	80009ec <__aeabi_dcmplt>
 800d1f8:	e7a1      	b.n	800d13e <_strtod_l+0xade>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	930a      	str	r3, [sp, #40]	; 0x28
 800d1fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d200:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d202:	6013      	str	r3, [r2, #0]
 800d204:	f7ff ba71 	b.w	800c6ea <_strtod_l+0x8a>
 800d208:	2a65      	cmp	r2, #101	; 0x65
 800d20a:	f43f ab63 	beq.w	800c8d4 <_strtod_l+0x274>
 800d20e:	2a45      	cmp	r2, #69	; 0x45
 800d210:	f43f ab60 	beq.w	800c8d4 <_strtod_l+0x274>
 800d214:	2301      	movs	r3, #1
 800d216:	f7ff bb95 	b.w	800c944 <_strtod_l+0x2e4>
 800d21a:	bf00      	nop
 800d21c:	f3af 8000 	nop.w
 800d220:	ffc00000 	.word	0xffc00000
 800d224:	41dfffff 	.word	0x41dfffff
 800d228:	94a03595 	.word	0x94a03595
 800d22c:	3fcfffff 	.word	0x3fcfffff

0800d230 <_strtod_r>:
 800d230:	4b01      	ldr	r3, [pc, #4]	; (800d238 <_strtod_r+0x8>)
 800d232:	f7ff ba15 	b.w	800c660 <_strtod_l>
 800d236:	bf00      	nop
 800d238:	20000090 	.word	0x20000090

0800d23c <_strtol_l.constprop.0>:
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d242:	4680      	mov	r8, r0
 800d244:	d001      	beq.n	800d24a <_strtol_l.constprop.0+0xe>
 800d246:	2b24      	cmp	r3, #36	; 0x24
 800d248:	d906      	bls.n	800d258 <_strtol_l.constprop.0+0x1c>
 800d24a:	f7fe faff 	bl	800b84c <__errno>
 800d24e:	2316      	movs	r3, #22
 800d250:	6003      	str	r3, [r0, #0]
 800d252:	2000      	movs	r0, #0
 800d254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d258:	460d      	mov	r5, r1
 800d25a:	4f35      	ldr	r7, [pc, #212]	; (800d330 <_strtol_l.constprop.0+0xf4>)
 800d25c:	4628      	mov	r0, r5
 800d25e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d262:	5de6      	ldrb	r6, [r4, r7]
 800d264:	f016 0608 	ands.w	r6, r6, #8
 800d268:	d1f8      	bne.n	800d25c <_strtol_l.constprop.0+0x20>
 800d26a:	2c2d      	cmp	r4, #45	; 0x2d
 800d26c:	d12f      	bne.n	800d2ce <_strtol_l.constprop.0+0x92>
 800d26e:	2601      	movs	r6, #1
 800d270:	782c      	ldrb	r4, [r5, #0]
 800d272:	1c85      	adds	r5, r0, #2
 800d274:	2b00      	cmp	r3, #0
 800d276:	d057      	beq.n	800d328 <_strtol_l.constprop.0+0xec>
 800d278:	2b10      	cmp	r3, #16
 800d27a:	d109      	bne.n	800d290 <_strtol_l.constprop.0+0x54>
 800d27c:	2c30      	cmp	r4, #48	; 0x30
 800d27e:	d107      	bne.n	800d290 <_strtol_l.constprop.0+0x54>
 800d280:	7828      	ldrb	r0, [r5, #0]
 800d282:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d286:	2858      	cmp	r0, #88	; 0x58
 800d288:	d149      	bne.n	800d31e <_strtol_l.constprop.0+0xe2>
 800d28a:	2310      	movs	r3, #16
 800d28c:	786c      	ldrb	r4, [r5, #1]
 800d28e:	3502      	adds	r5, #2
 800d290:	2700      	movs	r7, #0
 800d292:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800d296:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d29a:	fbbe f9f3 	udiv	r9, lr, r3
 800d29e:	4638      	mov	r0, r7
 800d2a0:	fb03 ea19 	mls	sl, r3, r9, lr
 800d2a4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d2a8:	f1bc 0f09 	cmp.w	ip, #9
 800d2ac:	d814      	bhi.n	800d2d8 <_strtol_l.constprop.0+0x9c>
 800d2ae:	4664      	mov	r4, ip
 800d2b0:	42a3      	cmp	r3, r4
 800d2b2:	dd22      	ble.n	800d2fa <_strtol_l.constprop.0+0xbe>
 800d2b4:	2f00      	cmp	r7, #0
 800d2b6:	db1d      	blt.n	800d2f4 <_strtol_l.constprop.0+0xb8>
 800d2b8:	4581      	cmp	r9, r0
 800d2ba:	d31b      	bcc.n	800d2f4 <_strtol_l.constprop.0+0xb8>
 800d2bc:	d101      	bne.n	800d2c2 <_strtol_l.constprop.0+0x86>
 800d2be:	45a2      	cmp	sl, r4
 800d2c0:	db18      	blt.n	800d2f4 <_strtol_l.constprop.0+0xb8>
 800d2c2:	2701      	movs	r7, #1
 800d2c4:	fb00 4003 	mla	r0, r0, r3, r4
 800d2c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d2cc:	e7ea      	b.n	800d2a4 <_strtol_l.constprop.0+0x68>
 800d2ce:	2c2b      	cmp	r4, #43	; 0x2b
 800d2d0:	bf04      	itt	eq
 800d2d2:	782c      	ldrbeq	r4, [r5, #0]
 800d2d4:	1c85      	addeq	r5, r0, #2
 800d2d6:	e7cd      	b.n	800d274 <_strtol_l.constprop.0+0x38>
 800d2d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d2dc:	f1bc 0f19 	cmp.w	ip, #25
 800d2e0:	d801      	bhi.n	800d2e6 <_strtol_l.constprop.0+0xaa>
 800d2e2:	3c37      	subs	r4, #55	; 0x37
 800d2e4:	e7e4      	b.n	800d2b0 <_strtol_l.constprop.0+0x74>
 800d2e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d2ea:	f1bc 0f19 	cmp.w	ip, #25
 800d2ee:	d804      	bhi.n	800d2fa <_strtol_l.constprop.0+0xbe>
 800d2f0:	3c57      	subs	r4, #87	; 0x57
 800d2f2:	e7dd      	b.n	800d2b0 <_strtol_l.constprop.0+0x74>
 800d2f4:	f04f 37ff 	mov.w	r7, #4294967295
 800d2f8:	e7e6      	b.n	800d2c8 <_strtol_l.constprop.0+0x8c>
 800d2fa:	2f00      	cmp	r7, #0
 800d2fc:	da07      	bge.n	800d30e <_strtol_l.constprop.0+0xd2>
 800d2fe:	2322      	movs	r3, #34	; 0x22
 800d300:	4670      	mov	r0, lr
 800d302:	f8c8 3000 	str.w	r3, [r8]
 800d306:	2a00      	cmp	r2, #0
 800d308:	d0a4      	beq.n	800d254 <_strtol_l.constprop.0+0x18>
 800d30a:	1e69      	subs	r1, r5, #1
 800d30c:	e005      	b.n	800d31a <_strtol_l.constprop.0+0xde>
 800d30e:	b106      	cbz	r6, 800d312 <_strtol_l.constprop.0+0xd6>
 800d310:	4240      	negs	r0, r0
 800d312:	2a00      	cmp	r2, #0
 800d314:	d09e      	beq.n	800d254 <_strtol_l.constprop.0+0x18>
 800d316:	2f00      	cmp	r7, #0
 800d318:	d1f7      	bne.n	800d30a <_strtol_l.constprop.0+0xce>
 800d31a:	6011      	str	r1, [r2, #0]
 800d31c:	e79a      	b.n	800d254 <_strtol_l.constprop.0+0x18>
 800d31e:	2430      	movs	r4, #48	; 0x30
 800d320:	2b00      	cmp	r3, #0
 800d322:	d1b5      	bne.n	800d290 <_strtol_l.constprop.0+0x54>
 800d324:	2308      	movs	r3, #8
 800d326:	e7b3      	b.n	800d290 <_strtol_l.constprop.0+0x54>
 800d328:	2c30      	cmp	r4, #48	; 0x30
 800d32a:	d0a9      	beq.n	800d280 <_strtol_l.constprop.0+0x44>
 800d32c:	230a      	movs	r3, #10
 800d32e:	e7af      	b.n	800d290 <_strtol_l.constprop.0+0x54>
 800d330:	08010961 	.word	0x08010961

0800d334 <_strtol_r>:
 800d334:	f7ff bf82 	b.w	800d23c <_strtol_l.constprop.0>

0800d338 <quorem>:
 800d338:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	6903      	ldr	r3, [r0, #16]
 800d33e:	690c      	ldr	r4, [r1, #16]
 800d340:	4607      	mov	r7, r0
 800d342:	42a3      	cmp	r3, r4
 800d344:	f2c0 8082 	blt.w	800d44c <quorem+0x114>
 800d348:	3c01      	subs	r4, #1
 800d34a:	f100 0514 	add.w	r5, r0, #20
 800d34e:	f101 0814 	add.w	r8, r1, #20
 800d352:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d356:	9301      	str	r3, [sp, #4]
 800d358:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d35c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d360:	3301      	adds	r3, #1
 800d362:	429a      	cmp	r2, r3
 800d364:	fbb2 f6f3 	udiv	r6, r2, r3
 800d368:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d36c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d370:	d331      	bcc.n	800d3d6 <quorem+0x9e>
 800d372:	f04f 0e00 	mov.w	lr, #0
 800d376:	4640      	mov	r0, r8
 800d378:	46ac      	mov	ip, r5
 800d37a:	46f2      	mov	sl, lr
 800d37c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d380:	b293      	uxth	r3, r2
 800d382:	fb06 e303 	mla	r3, r6, r3, lr
 800d386:	0c12      	lsrs	r2, r2, #16
 800d388:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d38c:	b29b      	uxth	r3, r3
 800d38e:	fb06 e202 	mla	r2, r6, r2, lr
 800d392:	ebaa 0303 	sub.w	r3, sl, r3
 800d396:	f8dc a000 	ldr.w	sl, [ip]
 800d39a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d39e:	fa1f fa8a 	uxth.w	sl, sl
 800d3a2:	4453      	add	r3, sl
 800d3a4:	f8dc a000 	ldr.w	sl, [ip]
 800d3a8:	b292      	uxth	r2, r2
 800d3aa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d3ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3b8:	4581      	cmp	r9, r0
 800d3ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d3be:	f84c 3b04 	str.w	r3, [ip], #4
 800d3c2:	d2db      	bcs.n	800d37c <quorem+0x44>
 800d3c4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d3c8:	b92b      	cbnz	r3, 800d3d6 <quorem+0x9e>
 800d3ca:	9b01      	ldr	r3, [sp, #4]
 800d3cc:	3b04      	subs	r3, #4
 800d3ce:	429d      	cmp	r5, r3
 800d3d0:	461a      	mov	r2, r3
 800d3d2:	d32f      	bcc.n	800d434 <quorem+0xfc>
 800d3d4:	613c      	str	r4, [r7, #16]
 800d3d6:	4638      	mov	r0, r7
 800d3d8:	f001 fc82 	bl	800ece0 <__mcmp>
 800d3dc:	2800      	cmp	r0, #0
 800d3de:	db25      	blt.n	800d42c <quorem+0xf4>
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	f04f 0c00 	mov.w	ip, #0
 800d3e6:	3601      	adds	r6, #1
 800d3e8:	f858 1b04 	ldr.w	r1, [r8], #4
 800d3ec:	f8d0 e000 	ldr.w	lr, [r0]
 800d3f0:	b28b      	uxth	r3, r1
 800d3f2:	ebac 0303 	sub.w	r3, ip, r3
 800d3f6:	fa1f f28e 	uxth.w	r2, lr
 800d3fa:	4413      	add	r3, r2
 800d3fc:	0c0a      	lsrs	r2, r1, #16
 800d3fe:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d402:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d406:	b29b      	uxth	r3, r3
 800d408:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d40c:	45c1      	cmp	r9, r8
 800d40e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d412:	f840 3b04 	str.w	r3, [r0], #4
 800d416:	d2e7      	bcs.n	800d3e8 <quorem+0xb0>
 800d418:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d41c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d420:	b922      	cbnz	r2, 800d42c <quorem+0xf4>
 800d422:	3b04      	subs	r3, #4
 800d424:	429d      	cmp	r5, r3
 800d426:	461a      	mov	r2, r3
 800d428:	d30a      	bcc.n	800d440 <quorem+0x108>
 800d42a:	613c      	str	r4, [r7, #16]
 800d42c:	4630      	mov	r0, r6
 800d42e:	b003      	add	sp, #12
 800d430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d434:	6812      	ldr	r2, [r2, #0]
 800d436:	3b04      	subs	r3, #4
 800d438:	2a00      	cmp	r2, #0
 800d43a:	d1cb      	bne.n	800d3d4 <quorem+0x9c>
 800d43c:	3c01      	subs	r4, #1
 800d43e:	e7c6      	b.n	800d3ce <quorem+0x96>
 800d440:	6812      	ldr	r2, [r2, #0]
 800d442:	3b04      	subs	r3, #4
 800d444:	2a00      	cmp	r2, #0
 800d446:	d1f0      	bne.n	800d42a <quorem+0xf2>
 800d448:	3c01      	subs	r4, #1
 800d44a:	e7eb      	b.n	800d424 <quorem+0xec>
 800d44c:	2000      	movs	r0, #0
 800d44e:	e7ee      	b.n	800d42e <quorem+0xf6>

0800d450 <_dtoa_r>:
 800d450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d454:	4616      	mov	r6, r2
 800d456:	461f      	mov	r7, r3
 800d458:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d45a:	b099      	sub	sp, #100	; 0x64
 800d45c:	4605      	mov	r5, r0
 800d45e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d462:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d466:	b974      	cbnz	r4, 800d486 <_dtoa_r+0x36>
 800d468:	2010      	movs	r0, #16
 800d46a:	f001 f949 	bl	800e700 <malloc>
 800d46e:	4602      	mov	r2, r0
 800d470:	6268      	str	r0, [r5, #36]	; 0x24
 800d472:	b920      	cbnz	r0, 800d47e <_dtoa_r+0x2e>
 800d474:	21ea      	movs	r1, #234	; 0xea
 800d476:	4ba8      	ldr	r3, [pc, #672]	; (800d718 <_dtoa_r+0x2c8>)
 800d478:	48a8      	ldr	r0, [pc, #672]	; (800d71c <_dtoa_r+0x2cc>)
 800d47a:	f002 f8a5 	bl	800f5c8 <__assert_func>
 800d47e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d482:	6004      	str	r4, [r0, #0]
 800d484:	60c4      	str	r4, [r0, #12]
 800d486:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d488:	6819      	ldr	r1, [r3, #0]
 800d48a:	b151      	cbz	r1, 800d4a2 <_dtoa_r+0x52>
 800d48c:	685a      	ldr	r2, [r3, #4]
 800d48e:	2301      	movs	r3, #1
 800d490:	4093      	lsls	r3, r2
 800d492:	604a      	str	r2, [r1, #4]
 800d494:	608b      	str	r3, [r1, #8]
 800d496:	4628      	mov	r0, r5
 800d498:	f001 f99a 	bl	800e7d0 <_Bfree>
 800d49c:	2200      	movs	r2, #0
 800d49e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d4a0:	601a      	str	r2, [r3, #0]
 800d4a2:	1e3b      	subs	r3, r7, #0
 800d4a4:	bfaf      	iteee	ge
 800d4a6:	2300      	movge	r3, #0
 800d4a8:	2201      	movlt	r2, #1
 800d4aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d4ae:	9305      	strlt	r3, [sp, #20]
 800d4b0:	bfa8      	it	ge
 800d4b2:	f8c8 3000 	strge.w	r3, [r8]
 800d4b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d4ba:	4b99      	ldr	r3, [pc, #612]	; (800d720 <_dtoa_r+0x2d0>)
 800d4bc:	bfb8      	it	lt
 800d4be:	f8c8 2000 	strlt.w	r2, [r8]
 800d4c2:	ea33 0309 	bics.w	r3, r3, r9
 800d4c6:	d119      	bne.n	800d4fc <_dtoa_r+0xac>
 800d4c8:	f242 730f 	movw	r3, #9999	; 0x270f
 800d4cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d4ce:	6013      	str	r3, [r2, #0]
 800d4d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4d4:	4333      	orrs	r3, r6
 800d4d6:	f000 857f 	beq.w	800dfd8 <_dtoa_r+0xb88>
 800d4da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d4dc:	b953      	cbnz	r3, 800d4f4 <_dtoa_r+0xa4>
 800d4de:	4b91      	ldr	r3, [pc, #580]	; (800d724 <_dtoa_r+0x2d4>)
 800d4e0:	e022      	b.n	800d528 <_dtoa_r+0xd8>
 800d4e2:	4b91      	ldr	r3, [pc, #580]	; (800d728 <_dtoa_r+0x2d8>)
 800d4e4:	9303      	str	r3, [sp, #12]
 800d4e6:	3308      	adds	r3, #8
 800d4e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d4ea:	6013      	str	r3, [r2, #0]
 800d4ec:	9803      	ldr	r0, [sp, #12]
 800d4ee:	b019      	add	sp, #100	; 0x64
 800d4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f4:	4b8b      	ldr	r3, [pc, #556]	; (800d724 <_dtoa_r+0x2d4>)
 800d4f6:	9303      	str	r3, [sp, #12]
 800d4f8:	3303      	adds	r3, #3
 800d4fa:	e7f5      	b.n	800d4e8 <_dtoa_r+0x98>
 800d4fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d500:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d504:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d508:	2200      	movs	r2, #0
 800d50a:	2300      	movs	r3, #0
 800d50c:	f7f3 fa64 	bl	80009d8 <__aeabi_dcmpeq>
 800d510:	4680      	mov	r8, r0
 800d512:	b158      	cbz	r0, 800d52c <_dtoa_r+0xdc>
 800d514:	2301      	movs	r3, #1
 800d516:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d518:	6013      	str	r3, [r2, #0]
 800d51a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	f000 8558 	beq.w	800dfd2 <_dtoa_r+0xb82>
 800d522:	4882      	ldr	r0, [pc, #520]	; (800d72c <_dtoa_r+0x2dc>)
 800d524:	6018      	str	r0, [r3, #0]
 800d526:	1e43      	subs	r3, r0, #1
 800d528:	9303      	str	r3, [sp, #12]
 800d52a:	e7df      	b.n	800d4ec <_dtoa_r+0x9c>
 800d52c:	ab16      	add	r3, sp, #88	; 0x58
 800d52e:	9301      	str	r3, [sp, #4]
 800d530:	ab17      	add	r3, sp, #92	; 0x5c
 800d532:	9300      	str	r3, [sp, #0]
 800d534:	4628      	mov	r0, r5
 800d536:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d53a:	f001 fcf3 	bl	800ef24 <__d2b>
 800d53e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d542:	4683      	mov	fp, r0
 800d544:	2c00      	cmp	r4, #0
 800d546:	d07f      	beq.n	800d648 <_dtoa_r+0x1f8>
 800d548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d54c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d54e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d552:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d556:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d55a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d55e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d562:	2200      	movs	r2, #0
 800d564:	4b72      	ldr	r3, [pc, #456]	; (800d730 <_dtoa_r+0x2e0>)
 800d566:	f7f2 fe17 	bl	8000198 <__aeabi_dsub>
 800d56a:	a365      	add	r3, pc, #404	; (adr r3, 800d700 <_dtoa_r+0x2b0>)
 800d56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d570:	f7f2 ffca 	bl	8000508 <__aeabi_dmul>
 800d574:	a364      	add	r3, pc, #400	; (adr r3, 800d708 <_dtoa_r+0x2b8>)
 800d576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d57a:	f7f2 fe0f 	bl	800019c <__adddf3>
 800d57e:	4606      	mov	r6, r0
 800d580:	4620      	mov	r0, r4
 800d582:	460f      	mov	r7, r1
 800d584:	f7f2 ff56 	bl	8000434 <__aeabi_i2d>
 800d588:	a361      	add	r3, pc, #388	; (adr r3, 800d710 <_dtoa_r+0x2c0>)
 800d58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d58e:	f7f2 ffbb 	bl	8000508 <__aeabi_dmul>
 800d592:	4602      	mov	r2, r0
 800d594:	460b      	mov	r3, r1
 800d596:	4630      	mov	r0, r6
 800d598:	4639      	mov	r1, r7
 800d59a:	f7f2 fdff 	bl	800019c <__adddf3>
 800d59e:	4606      	mov	r6, r0
 800d5a0:	460f      	mov	r7, r1
 800d5a2:	f7f3 fa61 	bl	8000a68 <__aeabi_d2iz>
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	4682      	mov	sl, r0
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	4639      	mov	r1, r7
 800d5b0:	f7f3 fa1c 	bl	80009ec <__aeabi_dcmplt>
 800d5b4:	b148      	cbz	r0, 800d5ca <_dtoa_r+0x17a>
 800d5b6:	4650      	mov	r0, sl
 800d5b8:	f7f2 ff3c 	bl	8000434 <__aeabi_i2d>
 800d5bc:	4632      	mov	r2, r6
 800d5be:	463b      	mov	r3, r7
 800d5c0:	f7f3 fa0a 	bl	80009d8 <__aeabi_dcmpeq>
 800d5c4:	b908      	cbnz	r0, 800d5ca <_dtoa_r+0x17a>
 800d5c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d5ca:	f1ba 0f16 	cmp.w	sl, #22
 800d5ce:	d858      	bhi.n	800d682 <_dtoa_r+0x232>
 800d5d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d5d4:	4b57      	ldr	r3, [pc, #348]	; (800d734 <_dtoa_r+0x2e4>)
 800d5d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5de:	f7f3 fa05 	bl	80009ec <__aeabi_dcmplt>
 800d5e2:	2800      	cmp	r0, #0
 800d5e4:	d04f      	beq.n	800d686 <_dtoa_r+0x236>
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d5ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d5f0:	1b1c      	subs	r4, r3, r4
 800d5f2:	1e63      	subs	r3, r4, #1
 800d5f4:	9309      	str	r3, [sp, #36]	; 0x24
 800d5f6:	bf49      	itett	mi
 800d5f8:	f1c4 0301 	rsbmi	r3, r4, #1
 800d5fc:	2300      	movpl	r3, #0
 800d5fe:	9306      	strmi	r3, [sp, #24]
 800d600:	2300      	movmi	r3, #0
 800d602:	bf54      	ite	pl
 800d604:	9306      	strpl	r3, [sp, #24]
 800d606:	9309      	strmi	r3, [sp, #36]	; 0x24
 800d608:	f1ba 0f00 	cmp.w	sl, #0
 800d60c:	db3d      	blt.n	800d68a <_dtoa_r+0x23a>
 800d60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d610:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d614:	4453      	add	r3, sl
 800d616:	9309      	str	r3, [sp, #36]	; 0x24
 800d618:	2300      	movs	r3, #0
 800d61a:	930a      	str	r3, [sp, #40]	; 0x28
 800d61c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d61e:	2b09      	cmp	r3, #9
 800d620:	f200 808c 	bhi.w	800d73c <_dtoa_r+0x2ec>
 800d624:	2b05      	cmp	r3, #5
 800d626:	bfc4      	itt	gt
 800d628:	3b04      	subgt	r3, #4
 800d62a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800d62c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d62e:	bfc8      	it	gt
 800d630:	2400      	movgt	r4, #0
 800d632:	f1a3 0302 	sub.w	r3, r3, #2
 800d636:	bfd8      	it	le
 800d638:	2401      	movle	r4, #1
 800d63a:	2b03      	cmp	r3, #3
 800d63c:	f200 808a 	bhi.w	800d754 <_dtoa_r+0x304>
 800d640:	e8df f003 	tbb	[pc, r3]
 800d644:	5b4d4f2d 	.word	0x5b4d4f2d
 800d648:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800d64c:	441c      	add	r4, r3
 800d64e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800d652:	2b20      	cmp	r3, #32
 800d654:	bfc3      	ittte	gt
 800d656:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d65a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800d65e:	fa09 f303 	lslgt.w	r3, r9, r3
 800d662:	f1c3 0320 	rsble	r3, r3, #32
 800d666:	bfc6      	itte	gt
 800d668:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d66c:	4318      	orrgt	r0, r3
 800d66e:	fa06 f003 	lslle.w	r0, r6, r3
 800d672:	f7f2 fecf 	bl	8000414 <__aeabi_ui2d>
 800d676:	2301      	movs	r3, #1
 800d678:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d67c:	3c01      	subs	r4, #1
 800d67e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d680:	e76f      	b.n	800d562 <_dtoa_r+0x112>
 800d682:	2301      	movs	r3, #1
 800d684:	e7b2      	b.n	800d5ec <_dtoa_r+0x19c>
 800d686:	900f      	str	r0, [sp, #60]	; 0x3c
 800d688:	e7b1      	b.n	800d5ee <_dtoa_r+0x19e>
 800d68a:	9b06      	ldr	r3, [sp, #24]
 800d68c:	eba3 030a 	sub.w	r3, r3, sl
 800d690:	9306      	str	r3, [sp, #24]
 800d692:	f1ca 0300 	rsb	r3, sl, #0
 800d696:	930a      	str	r3, [sp, #40]	; 0x28
 800d698:	2300      	movs	r3, #0
 800d69a:	930e      	str	r3, [sp, #56]	; 0x38
 800d69c:	e7be      	b.n	800d61c <_dtoa_r+0x1cc>
 800d69e:	2300      	movs	r3, #0
 800d6a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	dc58      	bgt.n	800d75a <_dtoa_r+0x30a>
 800d6a8:	f04f 0901 	mov.w	r9, #1
 800d6ac:	464b      	mov	r3, r9
 800d6ae:	f8cd 9020 	str.w	r9, [sp, #32]
 800d6b2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800d6ba:	6042      	str	r2, [r0, #4]
 800d6bc:	2204      	movs	r2, #4
 800d6be:	f102 0614 	add.w	r6, r2, #20
 800d6c2:	429e      	cmp	r6, r3
 800d6c4:	6841      	ldr	r1, [r0, #4]
 800d6c6:	d94e      	bls.n	800d766 <_dtoa_r+0x316>
 800d6c8:	4628      	mov	r0, r5
 800d6ca:	f001 f841 	bl	800e750 <_Balloc>
 800d6ce:	9003      	str	r0, [sp, #12]
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	d14c      	bne.n	800d76e <_dtoa_r+0x31e>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d6da:	4b17      	ldr	r3, [pc, #92]	; (800d738 <_dtoa_r+0x2e8>)
 800d6dc:	e6cc      	b.n	800d478 <_dtoa_r+0x28>
 800d6de:	2301      	movs	r3, #1
 800d6e0:	e7de      	b.n	800d6a0 <_dtoa_r+0x250>
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6e8:	eb0a 0903 	add.w	r9, sl, r3
 800d6ec:	f109 0301 	add.w	r3, r9, #1
 800d6f0:	2b01      	cmp	r3, #1
 800d6f2:	9308      	str	r3, [sp, #32]
 800d6f4:	bfb8      	it	lt
 800d6f6:	2301      	movlt	r3, #1
 800d6f8:	e7dd      	b.n	800d6b6 <_dtoa_r+0x266>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e7f2      	b.n	800d6e4 <_dtoa_r+0x294>
 800d6fe:	bf00      	nop
 800d700:	636f4361 	.word	0x636f4361
 800d704:	3fd287a7 	.word	0x3fd287a7
 800d708:	8b60c8b3 	.word	0x8b60c8b3
 800d70c:	3fc68a28 	.word	0x3fc68a28
 800d710:	509f79fb 	.word	0x509f79fb
 800d714:	3fd34413 	.word	0x3fd34413
 800d718:	08010a6e 	.word	0x08010a6e
 800d71c:	08010a85 	.word	0x08010a85
 800d720:	7ff00000 	.word	0x7ff00000
 800d724:	08010a6a 	.word	0x08010a6a
 800d728:	08010a61 	.word	0x08010a61
 800d72c:	080108e5 	.word	0x080108e5
 800d730:	3ff80000 	.word	0x3ff80000
 800d734:	08010bf0 	.word	0x08010bf0
 800d738:	08010ae0 	.word	0x08010ae0
 800d73c:	2401      	movs	r4, #1
 800d73e:	2300      	movs	r3, #0
 800d740:	940b      	str	r4, [sp, #44]	; 0x2c
 800d742:	9322      	str	r3, [sp, #136]	; 0x88
 800d744:	f04f 39ff 	mov.w	r9, #4294967295
 800d748:	2200      	movs	r2, #0
 800d74a:	2312      	movs	r3, #18
 800d74c:	f8cd 9020 	str.w	r9, [sp, #32]
 800d750:	9223      	str	r2, [sp, #140]	; 0x8c
 800d752:	e7b0      	b.n	800d6b6 <_dtoa_r+0x266>
 800d754:	2301      	movs	r3, #1
 800d756:	930b      	str	r3, [sp, #44]	; 0x2c
 800d758:	e7f4      	b.n	800d744 <_dtoa_r+0x2f4>
 800d75a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800d75e:	464b      	mov	r3, r9
 800d760:	f8cd 9020 	str.w	r9, [sp, #32]
 800d764:	e7a7      	b.n	800d6b6 <_dtoa_r+0x266>
 800d766:	3101      	adds	r1, #1
 800d768:	6041      	str	r1, [r0, #4]
 800d76a:	0052      	lsls	r2, r2, #1
 800d76c:	e7a7      	b.n	800d6be <_dtoa_r+0x26e>
 800d76e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d770:	9a03      	ldr	r2, [sp, #12]
 800d772:	601a      	str	r2, [r3, #0]
 800d774:	9b08      	ldr	r3, [sp, #32]
 800d776:	2b0e      	cmp	r3, #14
 800d778:	f200 80a8 	bhi.w	800d8cc <_dtoa_r+0x47c>
 800d77c:	2c00      	cmp	r4, #0
 800d77e:	f000 80a5 	beq.w	800d8cc <_dtoa_r+0x47c>
 800d782:	f1ba 0f00 	cmp.w	sl, #0
 800d786:	dd34      	ble.n	800d7f2 <_dtoa_r+0x3a2>
 800d788:	4a9a      	ldr	r2, [pc, #616]	; (800d9f4 <_dtoa_r+0x5a4>)
 800d78a:	f00a 030f 	and.w	r3, sl, #15
 800d78e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d792:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d796:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d79a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d79e:	ea4f 142a 	mov.w	r4, sl, asr #4
 800d7a2:	d016      	beq.n	800d7d2 <_dtoa_r+0x382>
 800d7a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7a8:	4b93      	ldr	r3, [pc, #588]	; (800d9f8 <_dtoa_r+0x5a8>)
 800d7aa:	2703      	movs	r7, #3
 800d7ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d7b0:	f7f2 ffd4 	bl	800075c <__aeabi_ddiv>
 800d7b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7b8:	f004 040f 	and.w	r4, r4, #15
 800d7bc:	4e8e      	ldr	r6, [pc, #568]	; (800d9f8 <_dtoa_r+0x5a8>)
 800d7be:	b954      	cbnz	r4, 800d7d6 <_dtoa_r+0x386>
 800d7c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d7c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7c8:	f7f2 ffc8 	bl	800075c <__aeabi_ddiv>
 800d7cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7d0:	e029      	b.n	800d826 <_dtoa_r+0x3d6>
 800d7d2:	2702      	movs	r7, #2
 800d7d4:	e7f2      	b.n	800d7bc <_dtoa_r+0x36c>
 800d7d6:	07e1      	lsls	r1, r4, #31
 800d7d8:	d508      	bpl.n	800d7ec <_dtoa_r+0x39c>
 800d7da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d7de:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d7e2:	f7f2 fe91 	bl	8000508 <__aeabi_dmul>
 800d7e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d7ea:	3701      	adds	r7, #1
 800d7ec:	1064      	asrs	r4, r4, #1
 800d7ee:	3608      	adds	r6, #8
 800d7f0:	e7e5      	b.n	800d7be <_dtoa_r+0x36e>
 800d7f2:	f000 80a5 	beq.w	800d940 <_dtoa_r+0x4f0>
 800d7f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7fa:	f1ca 0400 	rsb	r4, sl, #0
 800d7fe:	4b7d      	ldr	r3, [pc, #500]	; (800d9f4 <_dtoa_r+0x5a4>)
 800d800:	f004 020f 	and.w	r2, r4, #15
 800d804:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d80c:	f7f2 fe7c 	bl	8000508 <__aeabi_dmul>
 800d810:	2702      	movs	r7, #2
 800d812:	2300      	movs	r3, #0
 800d814:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d818:	4e77      	ldr	r6, [pc, #476]	; (800d9f8 <_dtoa_r+0x5a8>)
 800d81a:	1124      	asrs	r4, r4, #4
 800d81c:	2c00      	cmp	r4, #0
 800d81e:	f040 8084 	bne.w	800d92a <_dtoa_r+0x4da>
 800d822:	2b00      	cmp	r3, #0
 800d824:	d1d2      	bne.n	800d7cc <_dtoa_r+0x37c>
 800d826:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d828:	2b00      	cmp	r3, #0
 800d82a:	f000 808b 	beq.w	800d944 <_dtoa_r+0x4f4>
 800d82e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d832:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800d836:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d83a:	2200      	movs	r2, #0
 800d83c:	4b6f      	ldr	r3, [pc, #444]	; (800d9fc <_dtoa_r+0x5ac>)
 800d83e:	f7f3 f8d5 	bl	80009ec <__aeabi_dcmplt>
 800d842:	2800      	cmp	r0, #0
 800d844:	d07e      	beq.n	800d944 <_dtoa_r+0x4f4>
 800d846:	9b08      	ldr	r3, [sp, #32]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d07b      	beq.n	800d944 <_dtoa_r+0x4f4>
 800d84c:	f1b9 0f00 	cmp.w	r9, #0
 800d850:	dd38      	ble.n	800d8c4 <_dtoa_r+0x474>
 800d852:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d856:	2200      	movs	r2, #0
 800d858:	4b69      	ldr	r3, [pc, #420]	; (800da00 <_dtoa_r+0x5b0>)
 800d85a:	f7f2 fe55 	bl	8000508 <__aeabi_dmul>
 800d85e:	464c      	mov	r4, r9
 800d860:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d864:	f10a 38ff 	add.w	r8, sl, #4294967295
 800d868:	3701      	adds	r7, #1
 800d86a:	4638      	mov	r0, r7
 800d86c:	f7f2 fde2 	bl	8000434 <__aeabi_i2d>
 800d870:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d874:	f7f2 fe48 	bl	8000508 <__aeabi_dmul>
 800d878:	2200      	movs	r2, #0
 800d87a:	4b62      	ldr	r3, [pc, #392]	; (800da04 <_dtoa_r+0x5b4>)
 800d87c:	f7f2 fc8e 	bl	800019c <__adddf3>
 800d880:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d884:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d888:	9611      	str	r6, [sp, #68]	; 0x44
 800d88a:	2c00      	cmp	r4, #0
 800d88c:	d15d      	bne.n	800d94a <_dtoa_r+0x4fa>
 800d88e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d892:	2200      	movs	r2, #0
 800d894:	4b5c      	ldr	r3, [pc, #368]	; (800da08 <_dtoa_r+0x5b8>)
 800d896:	f7f2 fc7f 	bl	8000198 <__aeabi_dsub>
 800d89a:	4602      	mov	r2, r0
 800d89c:	460b      	mov	r3, r1
 800d89e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d8a2:	4633      	mov	r3, r6
 800d8a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d8a6:	f7f3 f8bf 	bl	8000a28 <__aeabi_dcmpgt>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	f040 829c 	bne.w	800dde8 <_dtoa_r+0x998>
 800d8b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d8b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d8ba:	f7f3 f897 	bl	80009ec <__aeabi_dcmplt>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	f040 8290 	bne.w	800dde4 <_dtoa_r+0x994>
 800d8c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800d8c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d8cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f2c0 8152 	blt.w	800db78 <_dtoa_r+0x728>
 800d8d4:	f1ba 0f0e 	cmp.w	sl, #14
 800d8d8:	f300 814e 	bgt.w	800db78 <_dtoa_r+0x728>
 800d8dc:	4b45      	ldr	r3, [pc, #276]	; (800d9f4 <_dtoa_r+0x5a4>)
 800d8de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d8e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d8e6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d8ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	f280 80db 	bge.w	800daa8 <_dtoa_r+0x658>
 800d8f2:	9b08      	ldr	r3, [sp, #32]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	f300 80d7 	bgt.w	800daa8 <_dtoa_r+0x658>
 800d8fa:	f040 8272 	bne.w	800dde2 <_dtoa_r+0x992>
 800d8fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d902:	2200      	movs	r2, #0
 800d904:	4b40      	ldr	r3, [pc, #256]	; (800da08 <_dtoa_r+0x5b8>)
 800d906:	f7f2 fdff 	bl	8000508 <__aeabi_dmul>
 800d90a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d90e:	f7f3 f881 	bl	8000a14 <__aeabi_dcmpge>
 800d912:	9c08      	ldr	r4, [sp, #32]
 800d914:	4626      	mov	r6, r4
 800d916:	2800      	cmp	r0, #0
 800d918:	f040 8248 	bne.w	800ddac <_dtoa_r+0x95c>
 800d91c:	2331      	movs	r3, #49	; 0x31
 800d91e:	9f03      	ldr	r7, [sp, #12]
 800d920:	f10a 0a01 	add.w	sl, sl, #1
 800d924:	f807 3b01 	strb.w	r3, [r7], #1
 800d928:	e244      	b.n	800ddb4 <_dtoa_r+0x964>
 800d92a:	07e2      	lsls	r2, r4, #31
 800d92c:	d505      	bpl.n	800d93a <_dtoa_r+0x4ea>
 800d92e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d932:	f7f2 fde9 	bl	8000508 <__aeabi_dmul>
 800d936:	2301      	movs	r3, #1
 800d938:	3701      	adds	r7, #1
 800d93a:	1064      	asrs	r4, r4, #1
 800d93c:	3608      	adds	r6, #8
 800d93e:	e76d      	b.n	800d81c <_dtoa_r+0x3cc>
 800d940:	2702      	movs	r7, #2
 800d942:	e770      	b.n	800d826 <_dtoa_r+0x3d6>
 800d944:	46d0      	mov	r8, sl
 800d946:	9c08      	ldr	r4, [sp, #32]
 800d948:	e78f      	b.n	800d86a <_dtoa_r+0x41a>
 800d94a:	9903      	ldr	r1, [sp, #12]
 800d94c:	4b29      	ldr	r3, [pc, #164]	; (800d9f4 <_dtoa_r+0x5a4>)
 800d94e:	4421      	add	r1, r4
 800d950:	9112      	str	r1, [sp, #72]	; 0x48
 800d952:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d954:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d958:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d95c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d960:	2900      	cmp	r1, #0
 800d962:	d055      	beq.n	800da10 <_dtoa_r+0x5c0>
 800d964:	2000      	movs	r0, #0
 800d966:	4929      	ldr	r1, [pc, #164]	; (800da0c <_dtoa_r+0x5bc>)
 800d968:	f7f2 fef8 	bl	800075c <__aeabi_ddiv>
 800d96c:	463b      	mov	r3, r7
 800d96e:	4632      	mov	r2, r6
 800d970:	f7f2 fc12 	bl	8000198 <__aeabi_dsub>
 800d974:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d978:	9f03      	ldr	r7, [sp, #12]
 800d97a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d97e:	f7f3 f873 	bl	8000a68 <__aeabi_d2iz>
 800d982:	4604      	mov	r4, r0
 800d984:	f7f2 fd56 	bl	8000434 <__aeabi_i2d>
 800d988:	4602      	mov	r2, r0
 800d98a:	460b      	mov	r3, r1
 800d98c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d990:	f7f2 fc02 	bl	8000198 <__aeabi_dsub>
 800d994:	4602      	mov	r2, r0
 800d996:	460b      	mov	r3, r1
 800d998:	3430      	adds	r4, #48	; 0x30
 800d99a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d99e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d9a2:	f807 4b01 	strb.w	r4, [r7], #1
 800d9a6:	f7f3 f821 	bl	80009ec <__aeabi_dcmplt>
 800d9aa:	2800      	cmp	r0, #0
 800d9ac:	d174      	bne.n	800da98 <_dtoa_r+0x648>
 800d9ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9b2:	2000      	movs	r0, #0
 800d9b4:	4911      	ldr	r1, [pc, #68]	; (800d9fc <_dtoa_r+0x5ac>)
 800d9b6:	f7f2 fbef 	bl	8000198 <__aeabi_dsub>
 800d9ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d9be:	f7f3 f815 	bl	80009ec <__aeabi_dcmplt>
 800d9c2:	2800      	cmp	r0, #0
 800d9c4:	f040 80b7 	bne.w	800db36 <_dtoa_r+0x6e6>
 800d9c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9ca:	429f      	cmp	r7, r3
 800d9cc:	f43f af7a 	beq.w	800d8c4 <_dtoa_r+0x474>
 800d9d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	4b0a      	ldr	r3, [pc, #40]	; (800da00 <_dtoa_r+0x5b0>)
 800d9d8:	f7f2 fd96 	bl	8000508 <__aeabi_dmul>
 800d9dc:	2200      	movs	r2, #0
 800d9de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d9e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9e6:	4b06      	ldr	r3, [pc, #24]	; (800da00 <_dtoa_r+0x5b0>)
 800d9e8:	f7f2 fd8e 	bl	8000508 <__aeabi_dmul>
 800d9ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9f0:	e7c3      	b.n	800d97a <_dtoa_r+0x52a>
 800d9f2:	bf00      	nop
 800d9f4:	08010bf0 	.word	0x08010bf0
 800d9f8:	08010bc8 	.word	0x08010bc8
 800d9fc:	3ff00000 	.word	0x3ff00000
 800da00:	40240000 	.word	0x40240000
 800da04:	401c0000 	.word	0x401c0000
 800da08:	40140000 	.word	0x40140000
 800da0c:	3fe00000 	.word	0x3fe00000
 800da10:	4630      	mov	r0, r6
 800da12:	4639      	mov	r1, r7
 800da14:	f7f2 fd78 	bl	8000508 <__aeabi_dmul>
 800da18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800da1e:	9c03      	ldr	r4, [sp, #12]
 800da20:	9314      	str	r3, [sp, #80]	; 0x50
 800da22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da26:	f7f3 f81f 	bl	8000a68 <__aeabi_d2iz>
 800da2a:	9015      	str	r0, [sp, #84]	; 0x54
 800da2c:	f7f2 fd02 	bl	8000434 <__aeabi_i2d>
 800da30:	4602      	mov	r2, r0
 800da32:	460b      	mov	r3, r1
 800da34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da38:	f7f2 fbae 	bl	8000198 <__aeabi_dsub>
 800da3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da3e:	4606      	mov	r6, r0
 800da40:	3330      	adds	r3, #48	; 0x30
 800da42:	f804 3b01 	strb.w	r3, [r4], #1
 800da46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da48:	460f      	mov	r7, r1
 800da4a:	429c      	cmp	r4, r3
 800da4c:	f04f 0200 	mov.w	r2, #0
 800da50:	d124      	bne.n	800da9c <_dtoa_r+0x64c>
 800da52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800da56:	4bb0      	ldr	r3, [pc, #704]	; (800dd18 <_dtoa_r+0x8c8>)
 800da58:	f7f2 fba0 	bl	800019c <__adddf3>
 800da5c:	4602      	mov	r2, r0
 800da5e:	460b      	mov	r3, r1
 800da60:	4630      	mov	r0, r6
 800da62:	4639      	mov	r1, r7
 800da64:	f7f2 ffe0 	bl	8000a28 <__aeabi_dcmpgt>
 800da68:	2800      	cmp	r0, #0
 800da6a:	d163      	bne.n	800db34 <_dtoa_r+0x6e4>
 800da6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800da70:	2000      	movs	r0, #0
 800da72:	49a9      	ldr	r1, [pc, #676]	; (800dd18 <_dtoa_r+0x8c8>)
 800da74:	f7f2 fb90 	bl	8000198 <__aeabi_dsub>
 800da78:	4602      	mov	r2, r0
 800da7a:	460b      	mov	r3, r1
 800da7c:	4630      	mov	r0, r6
 800da7e:	4639      	mov	r1, r7
 800da80:	f7f2 ffb4 	bl	80009ec <__aeabi_dcmplt>
 800da84:	2800      	cmp	r0, #0
 800da86:	f43f af1d 	beq.w	800d8c4 <_dtoa_r+0x474>
 800da8a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800da8c:	1e7b      	subs	r3, r7, #1
 800da8e:	9314      	str	r3, [sp, #80]	; 0x50
 800da90:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800da94:	2b30      	cmp	r3, #48	; 0x30
 800da96:	d0f8      	beq.n	800da8a <_dtoa_r+0x63a>
 800da98:	46c2      	mov	sl, r8
 800da9a:	e03b      	b.n	800db14 <_dtoa_r+0x6c4>
 800da9c:	4b9f      	ldr	r3, [pc, #636]	; (800dd1c <_dtoa_r+0x8cc>)
 800da9e:	f7f2 fd33 	bl	8000508 <__aeabi_dmul>
 800daa2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daa6:	e7bc      	b.n	800da22 <_dtoa_r+0x5d2>
 800daa8:	9f03      	ldr	r7, [sp, #12]
 800daaa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800daae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dab2:	4640      	mov	r0, r8
 800dab4:	4649      	mov	r1, r9
 800dab6:	f7f2 fe51 	bl	800075c <__aeabi_ddiv>
 800daba:	f7f2 ffd5 	bl	8000a68 <__aeabi_d2iz>
 800dabe:	4604      	mov	r4, r0
 800dac0:	f7f2 fcb8 	bl	8000434 <__aeabi_i2d>
 800dac4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dac8:	f7f2 fd1e 	bl	8000508 <__aeabi_dmul>
 800dacc:	4602      	mov	r2, r0
 800dace:	460b      	mov	r3, r1
 800dad0:	4640      	mov	r0, r8
 800dad2:	4649      	mov	r1, r9
 800dad4:	f7f2 fb60 	bl	8000198 <__aeabi_dsub>
 800dad8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800dadc:	f807 6b01 	strb.w	r6, [r7], #1
 800dae0:	9e03      	ldr	r6, [sp, #12]
 800dae2:	f8dd c020 	ldr.w	ip, [sp, #32]
 800dae6:	1bbe      	subs	r6, r7, r6
 800dae8:	45b4      	cmp	ip, r6
 800daea:	4602      	mov	r2, r0
 800daec:	460b      	mov	r3, r1
 800daee:	d136      	bne.n	800db5e <_dtoa_r+0x70e>
 800daf0:	f7f2 fb54 	bl	800019c <__adddf3>
 800daf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800daf8:	4680      	mov	r8, r0
 800dafa:	4689      	mov	r9, r1
 800dafc:	f7f2 ff94 	bl	8000a28 <__aeabi_dcmpgt>
 800db00:	bb58      	cbnz	r0, 800db5a <_dtoa_r+0x70a>
 800db02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db06:	4640      	mov	r0, r8
 800db08:	4649      	mov	r1, r9
 800db0a:	f7f2 ff65 	bl	80009d8 <__aeabi_dcmpeq>
 800db0e:	b108      	cbz	r0, 800db14 <_dtoa_r+0x6c4>
 800db10:	07e1      	lsls	r1, r4, #31
 800db12:	d422      	bmi.n	800db5a <_dtoa_r+0x70a>
 800db14:	4628      	mov	r0, r5
 800db16:	4659      	mov	r1, fp
 800db18:	f000 fe5a 	bl	800e7d0 <_Bfree>
 800db1c:	2300      	movs	r3, #0
 800db1e:	703b      	strb	r3, [r7, #0]
 800db20:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800db22:	f10a 0001 	add.w	r0, sl, #1
 800db26:	6018      	str	r0, [r3, #0]
 800db28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	f43f acde 	beq.w	800d4ec <_dtoa_r+0x9c>
 800db30:	601f      	str	r7, [r3, #0]
 800db32:	e4db      	b.n	800d4ec <_dtoa_r+0x9c>
 800db34:	4627      	mov	r7, r4
 800db36:	463b      	mov	r3, r7
 800db38:	461f      	mov	r7, r3
 800db3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db3e:	2a39      	cmp	r2, #57	; 0x39
 800db40:	d107      	bne.n	800db52 <_dtoa_r+0x702>
 800db42:	9a03      	ldr	r2, [sp, #12]
 800db44:	429a      	cmp	r2, r3
 800db46:	d1f7      	bne.n	800db38 <_dtoa_r+0x6e8>
 800db48:	2230      	movs	r2, #48	; 0x30
 800db4a:	9903      	ldr	r1, [sp, #12]
 800db4c:	f108 0801 	add.w	r8, r8, #1
 800db50:	700a      	strb	r2, [r1, #0]
 800db52:	781a      	ldrb	r2, [r3, #0]
 800db54:	3201      	adds	r2, #1
 800db56:	701a      	strb	r2, [r3, #0]
 800db58:	e79e      	b.n	800da98 <_dtoa_r+0x648>
 800db5a:	46d0      	mov	r8, sl
 800db5c:	e7eb      	b.n	800db36 <_dtoa_r+0x6e6>
 800db5e:	2200      	movs	r2, #0
 800db60:	4b6e      	ldr	r3, [pc, #440]	; (800dd1c <_dtoa_r+0x8cc>)
 800db62:	f7f2 fcd1 	bl	8000508 <__aeabi_dmul>
 800db66:	2200      	movs	r2, #0
 800db68:	2300      	movs	r3, #0
 800db6a:	4680      	mov	r8, r0
 800db6c:	4689      	mov	r9, r1
 800db6e:	f7f2 ff33 	bl	80009d8 <__aeabi_dcmpeq>
 800db72:	2800      	cmp	r0, #0
 800db74:	d09b      	beq.n	800daae <_dtoa_r+0x65e>
 800db76:	e7cd      	b.n	800db14 <_dtoa_r+0x6c4>
 800db78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db7a:	2a00      	cmp	r2, #0
 800db7c:	f000 80d0 	beq.w	800dd20 <_dtoa_r+0x8d0>
 800db80:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800db82:	2a01      	cmp	r2, #1
 800db84:	f300 80ae 	bgt.w	800dce4 <_dtoa_r+0x894>
 800db88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800db8a:	2a00      	cmp	r2, #0
 800db8c:	f000 80a6 	beq.w	800dcdc <_dtoa_r+0x88c>
 800db90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800db94:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800db96:	9f06      	ldr	r7, [sp, #24]
 800db98:	9a06      	ldr	r2, [sp, #24]
 800db9a:	2101      	movs	r1, #1
 800db9c:	441a      	add	r2, r3
 800db9e:	9206      	str	r2, [sp, #24]
 800dba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dba2:	4628      	mov	r0, r5
 800dba4:	441a      	add	r2, r3
 800dba6:	9209      	str	r2, [sp, #36]	; 0x24
 800dba8:	f000 ff12 	bl	800e9d0 <__i2b>
 800dbac:	4606      	mov	r6, r0
 800dbae:	2f00      	cmp	r7, #0
 800dbb0:	dd0c      	ble.n	800dbcc <_dtoa_r+0x77c>
 800dbb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	dd09      	ble.n	800dbcc <_dtoa_r+0x77c>
 800dbb8:	42bb      	cmp	r3, r7
 800dbba:	bfa8      	it	ge
 800dbbc:	463b      	movge	r3, r7
 800dbbe:	9a06      	ldr	r2, [sp, #24]
 800dbc0:	1aff      	subs	r7, r7, r3
 800dbc2:	1ad2      	subs	r2, r2, r3
 800dbc4:	9206      	str	r2, [sp, #24]
 800dbc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbc8:	1ad3      	subs	r3, r2, r3
 800dbca:	9309      	str	r3, [sp, #36]	; 0x24
 800dbcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbce:	b1f3      	cbz	r3, 800dc0e <_dtoa_r+0x7be>
 800dbd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	f000 80a8 	beq.w	800dd28 <_dtoa_r+0x8d8>
 800dbd8:	2c00      	cmp	r4, #0
 800dbda:	dd10      	ble.n	800dbfe <_dtoa_r+0x7ae>
 800dbdc:	4631      	mov	r1, r6
 800dbde:	4622      	mov	r2, r4
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	f000 ffb3 	bl	800eb4c <__pow5mult>
 800dbe6:	465a      	mov	r2, fp
 800dbe8:	4601      	mov	r1, r0
 800dbea:	4606      	mov	r6, r0
 800dbec:	4628      	mov	r0, r5
 800dbee:	f000 ff05 	bl	800e9fc <__multiply>
 800dbf2:	4680      	mov	r8, r0
 800dbf4:	4659      	mov	r1, fp
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	f000 fdea 	bl	800e7d0 <_Bfree>
 800dbfc:	46c3      	mov	fp, r8
 800dbfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc00:	1b1a      	subs	r2, r3, r4
 800dc02:	d004      	beq.n	800dc0e <_dtoa_r+0x7be>
 800dc04:	4659      	mov	r1, fp
 800dc06:	4628      	mov	r0, r5
 800dc08:	f000 ffa0 	bl	800eb4c <__pow5mult>
 800dc0c:	4683      	mov	fp, r0
 800dc0e:	2101      	movs	r1, #1
 800dc10:	4628      	mov	r0, r5
 800dc12:	f000 fedd 	bl	800e9d0 <__i2b>
 800dc16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc18:	4604      	mov	r4, r0
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f340 8086 	ble.w	800dd2c <_dtoa_r+0x8dc>
 800dc20:	461a      	mov	r2, r3
 800dc22:	4601      	mov	r1, r0
 800dc24:	4628      	mov	r0, r5
 800dc26:	f000 ff91 	bl	800eb4c <__pow5mult>
 800dc2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dc2c:	4604      	mov	r4, r0
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	dd7f      	ble.n	800dd32 <_dtoa_r+0x8e2>
 800dc32:	f04f 0800 	mov.w	r8, #0
 800dc36:	6923      	ldr	r3, [r4, #16]
 800dc38:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc3c:	6918      	ldr	r0, [r3, #16]
 800dc3e:	f000 fe79 	bl	800e934 <__hi0bits>
 800dc42:	f1c0 0020 	rsb	r0, r0, #32
 800dc46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc48:	4418      	add	r0, r3
 800dc4a:	f010 001f 	ands.w	r0, r0, #31
 800dc4e:	f000 8092 	beq.w	800dd76 <_dtoa_r+0x926>
 800dc52:	f1c0 0320 	rsb	r3, r0, #32
 800dc56:	2b04      	cmp	r3, #4
 800dc58:	f340 808a 	ble.w	800dd70 <_dtoa_r+0x920>
 800dc5c:	f1c0 001c 	rsb	r0, r0, #28
 800dc60:	9b06      	ldr	r3, [sp, #24]
 800dc62:	4407      	add	r7, r0
 800dc64:	4403      	add	r3, r0
 800dc66:	9306      	str	r3, [sp, #24]
 800dc68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc6a:	4403      	add	r3, r0
 800dc6c:	9309      	str	r3, [sp, #36]	; 0x24
 800dc6e:	9b06      	ldr	r3, [sp, #24]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	dd05      	ble.n	800dc80 <_dtoa_r+0x830>
 800dc74:	4659      	mov	r1, fp
 800dc76:	461a      	mov	r2, r3
 800dc78:	4628      	mov	r0, r5
 800dc7a:	f000 ffc1 	bl	800ec00 <__lshift>
 800dc7e:	4683      	mov	fp, r0
 800dc80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	dd05      	ble.n	800dc92 <_dtoa_r+0x842>
 800dc86:	4621      	mov	r1, r4
 800dc88:	461a      	mov	r2, r3
 800dc8a:	4628      	mov	r0, r5
 800dc8c:	f000 ffb8 	bl	800ec00 <__lshift>
 800dc90:	4604      	mov	r4, r0
 800dc92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d070      	beq.n	800dd7a <_dtoa_r+0x92a>
 800dc98:	4621      	mov	r1, r4
 800dc9a:	4658      	mov	r0, fp
 800dc9c:	f001 f820 	bl	800ece0 <__mcmp>
 800dca0:	2800      	cmp	r0, #0
 800dca2:	da6a      	bge.n	800dd7a <_dtoa_r+0x92a>
 800dca4:	2300      	movs	r3, #0
 800dca6:	4659      	mov	r1, fp
 800dca8:	220a      	movs	r2, #10
 800dcaa:	4628      	mov	r0, r5
 800dcac:	f000 fdb2 	bl	800e814 <__multadd>
 800dcb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcb2:	4683      	mov	fp, r0
 800dcb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	f000 8194 	beq.w	800dfe6 <_dtoa_r+0xb96>
 800dcbe:	4631      	mov	r1, r6
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	220a      	movs	r2, #10
 800dcc4:	4628      	mov	r0, r5
 800dcc6:	f000 fda5 	bl	800e814 <__multadd>
 800dcca:	f1b9 0f00 	cmp.w	r9, #0
 800dcce:	4606      	mov	r6, r0
 800dcd0:	f300 8093 	bgt.w	800ddfa <_dtoa_r+0x9aa>
 800dcd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dcd6:	2b02      	cmp	r3, #2
 800dcd8:	dc57      	bgt.n	800dd8a <_dtoa_r+0x93a>
 800dcda:	e08e      	b.n	800ddfa <_dtoa_r+0x9aa>
 800dcdc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dcde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dce2:	e757      	b.n	800db94 <_dtoa_r+0x744>
 800dce4:	9b08      	ldr	r3, [sp, #32]
 800dce6:	1e5c      	subs	r4, r3, #1
 800dce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcea:	42a3      	cmp	r3, r4
 800dcec:	bfb7      	itett	lt
 800dcee:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dcf0:	1b1c      	subge	r4, r3, r4
 800dcf2:	1ae2      	sublt	r2, r4, r3
 800dcf4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800dcf6:	bfbe      	ittt	lt
 800dcf8:	940a      	strlt	r4, [sp, #40]	; 0x28
 800dcfa:	189b      	addlt	r3, r3, r2
 800dcfc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800dcfe:	9b08      	ldr	r3, [sp, #32]
 800dd00:	bfb8      	it	lt
 800dd02:	2400      	movlt	r4, #0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	bfbb      	ittet	lt
 800dd08:	9b06      	ldrlt	r3, [sp, #24]
 800dd0a:	9a08      	ldrlt	r2, [sp, #32]
 800dd0c:	9f06      	ldrge	r7, [sp, #24]
 800dd0e:	1a9f      	sublt	r7, r3, r2
 800dd10:	bfac      	ite	ge
 800dd12:	9b08      	ldrge	r3, [sp, #32]
 800dd14:	2300      	movlt	r3, #0
 800dd16:	e73f      	b.n	800db98 <_dtoa_r+0x748>
 800dd18:	3fe00000 	.word	0x3fe00000
 800dd1c:	40240000 	.word	0x40240000
 800dd20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dd22:	9f06      	ldr	r7, [sp, #24]
 800dd24:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800dd26:	e742      	b.n	800dbae <_dtoa_r+0x75e>
 800dd28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd2a:	e76b      	b.n	800dc04 <_dtoa_r+0x7b4>
 800dd2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	dc19      	bgt.n	800dd66 <_dtoa_r+0x916>
 800dd32:	9b04      	ldr	r3, [sp, #16]
 800dd34:	b9bb      	cbnz	r3, 800dd66 <_dtoa_r+0x916>
 800dd36:	9b05      	ldr	r3, [sp, #20]
 800dd38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd3c:	b99b      	cbnz	r3, 800dd66 <_dtoa_r+0x916>
 800dd3e:	9b05      	ldr	r3, [sp, #20]
 800dd40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd44:	0d1b      	lsrs	r3, r3, #20
 800dd46:	051b      	lsls	r3, r3, #20
 800dd48:	b183      	cbz	r3, 800dd6c <_dtoa_r+0x91c>
 800dd4a:	f04f 0801 	mov.w	r8, #1
 800dd4e:	9b06      	ldr	r3, [sp, #24]
 800dd50:	3301      	adds	r3, #1
 800dd52:	9306      	str	r3, [sp, #24]
 800dd54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd56:	3301      	adds	r3, #1
 800dd58:	9309      	str	r3, [sp, #36]	; 0x24
 800dd5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f47f af6a 	bne.w	800dc36 <_dtoa_r+0x7e6>
 800dd62:	2001      	movs	r0, #1
 800dd64:	e76f      	b.n	800dc46 <_dtoa_r+0x7f6>
 800dd66:	f04f 0800 	mov.w	r8, #0
 800dd6a:	e7f6      	b.n	800dd5a <_dtoa_r+0x90a>
 800dd6c:	4698      	mov	r8, r3
 800dd6e:	e7f4      	b.n	800dd5a <_dtoa_r+0x90a>
 800dd70:	f43f af7d 	beq.w	800dc6e <_dtoa_r+0x81e>
 800dd74:	4618      	mov	r0, r3
 800dd76:	301c      	adds	r0, #28
 800dd78:	e772      	b.n	800dc60 <_dtoa_r+0x810>
 800dd7a:	9b08      	ldr	r3, [sp, #32]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	dc36      	bgt.n	800ddee <_dtoa_r+0x99e>
 800dd80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dd82:	2b02      	cmp	r3, #2
 800dd84:	dd33      	ble.n	800ddee <_dtoa_r+0x99e>
 800dd86:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dd8a:	f1b9 0f00 	cmp.w	r9, #0
 800dd8e:	d10d      	bne.n	800ddac <_dtoa_r+0x95c>
 800dd90:	4621      	mov	r1, r4
 800dd92:	464b      	mov	r3, r9
 800dd94:	2205      	movs	r2, #5
 800dd96:	4628      	mov	r0, r5
 800dd98:	f000 fd3c 	bl	800e814 <__multadd>
 800dd9c:	4601      	mov	r1, r0
 800dd9e:	4604      	mov	r4, r0
 800dda0:	4658      	mov	r0, fp
 800dda2:	f000 ff9d 	bl	800ece0 <__mcmp>
 800dda6:	2800      	cmp	r0, #0
 800dda8:	f73f adb8 	bgt.w	800d91c <_dtoa_r+0x4cc>
 800ddac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ddae:	9f03      	ldr	r7, [sp, #12]
 800ddb0:	ea6f 0a03 	mvn.w	sl, r3
 800ddb4:	f04f 0800 	mov.w	r8, #0
 800ddb8:	4621      	mov	r1, r4
 800ddba:	4628      	mov	r0, r5
 800ddbc:	f000 fd08 	bl	800e7d0 <_Bfree>
 800ddc0:	2e00      	cmp	r6, #0
 800ddc2:	f43f aea7 	beq.w	800db14 <_dtoa_r+0x6c4>
 800ddc6:	f1b8 0f00 	cmp.w	r8, #0
 800ddca:	d005      	beq.n	800ddd8 <_dtoa_r+0x988>
 800ddcc:	45b0      	cmp	r8, r6
 800ddce:	d003      	beq.n	800ddd8 <_dtoa_r+0x988>
 800ddd0:	4641      	mov	r1, r8
 800ddd2:	4628      	mov	r0, r5
 800ddd4:	f000 fcfc 	bl	800e7d0 <_Bfree>
 800ddd8:	4631      	mov	r1, r6
 800ddda:	4628      	mov	r0, r5
 800dddc:	f000 fcf8 	bl	800e7d0 <_Bfree>
 800dde0:	e698      	b.n	800db14 <_dtoa_r+0x6c4>
 800dde2:	2400      	movs	r4, #0
 800dde4:	4626      	mov	r6, r4
 800dde6:	e7e1      	b.n	800ddac <_dtoa_r+0x95c>
 800dde8:	46c2      	mov	sl, r8
 800ddea:	4626      	mov	r6, r4
 800ddec:	e596      	b.n	800d91c <_dtoa_r+0x4cc>
 800ddee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ddf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	f000 80fd 	beq.w	800dff4 <_dtoa_r+0xba4>
 800ddfa:	2f00      	cmp	r7, #0
 800ddfc:	dd05      	ble.n	800de0a <_dtoa_r+0x9ba>
 800ddfe:	4631      	mov	r1, r6
 800de00:	463a      	mov	r2, r7
 800de02:	4628      	mov	r0, r5
 800de04:	f000 fefc 	bl	800ec00 <__lshift>
 800de08:	4606      	mov	r6, r0
 800de0a:	f1b8 0f00 	cmp.w	r8, #0
 800de0e:	d05c      	beq.n	800deca <_dtoa_r+0xa7a>
 800de10:	4628      	mov	r0, r5
 800de12:	6871      	ldr	r1, [r6, #4]
 800de14:	f000 fc9c 	bl	800e750 <_Balloc>
 800de18:	4607      	mov	r7, r0
 800de1a:	b928      	cbnz	r0, 800de28 <_dtoa_r+0x9d8>
 800de1c:	4602      	mov	r2, r0
 800de1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800de22:	4b7f      	ldr	r3, [pc, #508]	; (800e020 <_dtoa_r+0xbd0>)
 800de24:	f7ff bb28 	b.w	800d478 <_dtoa_r+0x28>
 800de28:	6932      	ldr	r2, [r6, #16]
 800de2a:	f106 010c 	add.w	r1, r6, #12
 800de2e:	3202      	adds	r2, #2
 800de30:	0092      	lsls	r2, r2, #2
 800de32:	300c      	adds	r0, #12
 800de34:	f7fd fd34 	bl	800b8a0 <memcpy>
 800de38:	2201      	movs	r2, #1
 800de3a:	4639      	mov	r1, r7
 800de3c:	4628      	mov	r0, r5
 800de3e:	f000 fedf 	bl	800ec00 <__lshift>
 800de42:	46b0      	mov	r8, r6
 800de44:	4606      	mov	r6, r0
 800de46:	9b03      	ldr	r3, [sp, #12]
 800de48:	3301      	adds	r3, #1
 800de4a:	9308      	str	r3, [sp, #32]
 800de4c:	9b03      	ldr	r3, [sp, #12]
 800de4e:	444b      	add	r3, r9
 800de50:	930a      	str	r3, [sp, #40]	; 0x28
 800de52:	9b04      	ldr	r3, [sp, #16]
 800de54:	f003 0301 	and.w	r3, r3, #1
 800de58:	9309      	str	r3, [sp, #36]	; 0x24
 800de5a:	9b08      	ldr	r3, [sp, #32]
 800de5c:	4621      	mov	r1, r4
 800de5e:	3b01      	subs	r3, #1
 800de60:	4658      	mov	r0, fp
 800de62:	9304      	str	r3, [sp, #16]
 800de64:	f7ff fa68 	bl	800d338 <quorem>
 800de68:	4603      	mov	r3, r0
 800de6a:	4641      	mov	r1, r8
 800de6c:	3330      	adds	r3, #48	; 0x30
 800de6e:	9006      	str	r0, [sp, #24]
 800de70:	4658      	mov	r0, fp
 800de72:	930b      	str	r3, [sp, #44]	; 0x2c
 800de74:	f000 ff34 	bl	800ece0 <__mcmp>
 800de78:	4632      	mov	r2, r6
 800de7a:	4681      	mov	r9, r0
 800de7c:	4621      	mov	r1, r4
 800de7e:	4628      	mov	r0, r5
 800de80:	f000 ff4a 	bl	800ed18 <__mdiff>
 800de84:	68c2      	ldr	r2, [r0, #12]
 800de86:	4607      	mov	r7, r0
 800de88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de8a:	bb02      	cbnz	r2, 800dece <_dtoa_r+0xa7e>
 800de8c:	4601      	mov	r1, r0
 800de8e:	4658      	mov	r0, fp
 800de90:	f000 ff26 	bl	800ece0 <__mcmp>
 800de94:	4602      	mov	r2, r0
 800de96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de98:	4639      	mov	r1, r7
 800de9a:	4628      	mov	r0, r5
 800de9c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800dea0:	f000 fc96 	bl	800e7d0 <_Bfree>
 800dea4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dea6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dea8:	9f08      	ldr	r7, [sp, #32]
 800deaa:	ea43 0102 	orr.w	r1, r3, r2
 800deae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deb0:	430b      	orrs	r3, r1
 800deb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800deb4:	d10d      	bne.n	800ded2 <_dtoa_r+0xa82>
 800deb6:	2b39      	cmp	r3, #57	; 0x39
 800deb8:	d029      	beq.n	800df0e <_dtoa_r+0xabe>
 800deba:	f1b9 0f00 	cmp.w	r9, #0
 800debe:	dd01      	ble.n	800dec4 <_dtoa_r+0xa74>
 800dec0:	9b06      	ldr	r3, [sp, #24]
 800dec2:	3331      	adds	r3, #49	; 0x31
 800dec4:	9a04      	ldr	r2, [sp, #16]
 800dec6:	7013      	strb	r3, [r2, #0]
 800dec8:	e776      	b.n	800ddb8 <_dtoa_r+0x968>
 800deca:	4630      	mov	r0, r6
 800decc:	e7b9      	b.n	800de42 <_dtoa_r+0x9f2>
 800dece:	2201      	movs	r2, #1
 800ded0:	e7e2      	b.n	800de98 <_dtoa_r+0xa48>
 800ded2:	f1b9 0f00 	cmp.w	r9, #0
 800ded6:	db06      	blt.n	800dee6 <_dtoa_r+0xa96>
 800ded8:	9922      	ldr	r1, [sp, #136]	; 0x88
 800deda:	ea41 0909 	orr.w	r9, r1, r9
 800dede:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dee0:	ea59 0101 	orrs.w	r1, r9, r1
 800dee4:	d120      	bne.n	800df28 <_dtoa_r+0xad8>
 800dee6:	2a00      	cmp	r2, #0
 800dee8:	ddec      	ble.n	800dec4 <_dtoa_r+0xa74>
 800deea:	4659      	mov	r1, fp
 800deec:	2201      	movs	r2, #1
 800deee:	4628      	mov	r0, r5
 800def0:	9308      	str	r3, [sp, #32]
 800def2:	f000 fe85 	bl	800ec00 <__lshift>
 800def6:	4621      	mov	r1, r4
 800def8:	4683      	mov	fp, r0
 800defa:	f000 fef1 	bl	800ece0 <__mcmp>
 800defe:	2800      	cmp	r0, #0
 800df00:	9b08      	ldr	r3, [sp, #32]
 800df02:	dc02      	bgt.n	800df0a <_dtoa_r+0xaba>
 800df04:	d1de      	bne.n	800dec4 <_dtoa_r+0xa74>
 800df06:	07da      	lsls	r2, r3, #31
 800df08:	d5dc      	bpl.n	800dec4 <_dtoa_r+0xa74>
 800df0a:	2b39      	cmp	r3, #57	; 0x39
 800df0c:	d1d8      	bne.n	800dec0 <_dtoa_r+0xa70>
 800df0e:	2339      	movs	r3, #57	; 0x39
 800df10:	9a04      	ldr	r2, [sp, #16]
 800df12:	7013      	strb	r3, [r2, #0]
 800df14:	463b      	mov	r3, r7
 800df16:	461f      	mov	r7, r3
 800df18:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800df1c:	3b01      	subs	r3, #1
 800df1e:	2a39      	cmp	r2, #57	; 0x39
 800df20:	d050      	beq.n	800dfc4 <_dtoa_r+0xb74>
 800df22:	3201      	adds	r2, #1
 800df24:	701a      	strb	r2, [r3, #0]
 800df26:	e747      	b.n	800ddb8 <_dtoa_r+0x968>
 800df28:	2a00      	cmp	r2, #0
 800df2a:	dd03      	ble.n	800df34 <_dtoa_r+0xae4>
 800df2c:	2b39      	cmp	r3, #57	; 0x39
 800df2e:	d0ee      	beq.n	800df0e <_dtoa_r+0xabe>
 800df30:	3301      	adds	r3, #1
 800df32:	e7c7      	b.n	800dec4 <_dtoa_r+0xa74>
 800df34:	9a08      	ldr	r2, [sp, #32]
 800df36:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df38:	f802 3c01 	strb.w	r3, [r2, #-1]
 800df3c:	428a      	cmp	r2, r1
 800df3e:	d02a      	beq.n	800df96 <_dtoa_r+0xb46>
 800df40:	4659      	mov	r1, fp
 800df42:	2300      	movs	r3, #0
 800df44:	220a      	movs	r2, #10
 800df46:	4628      	mov	r0, r5
 800df48:	f000 fc64 	bl	800e814 <__multadd>
 800df4c:	45b0      	cmp	r8, r6
 800df4e:	4683      	mov	fp, r0
 800df50:	f04f 0300 	mov.w	r3, #0
 800df54:	f04f 020a 	mov.w	r2, #10
 800df58:	4641      	mov	r1, r8
 800df5a:	4628      	mov	r0, r5
 800df5c:	d107      	bne.n	800df6e <_dtoa_r+0xb1e>
 800df5e:	f000 fc59 	bl	800e814 <__multadd>
 800df62:	4680      	mov	r8, r0
 800df64:	4606      	mov	r6, r0
 800df66:	9b08      	ldr	r3, [sp, #32]
 800df68:	3301      	adds	r3, #1
 800df6a:	9308      	str	r3, [sp, #32]
 800df6c:	e775      	b.n	800de5a <_dtoa_r+0xa0a>
 800df6e:	f000 fc51 	bl	800e814 <__multadd>
 800df72:	4631      	mov	r1, r6
 800df74:	4680      	mov	r8, r0
 800df76:	2300      	movs	r3, #0
 800df78:	220a      	movs	r2, #10
 800df7a:	4628      	mov	r0, r5
 800df7c:	f000 fc4a 	bl	800e814 <__multadd>
 800df80:	4606      	mov	r6, r0
 800df82:	e7f0      	b.n	800df66 <_dtoa_r+0xb16>
 800df84:	f1b9 0f00 	cmp.w	r9, #0
 800df88:	bfcc      	ite	gt
 800df8a:	464f      	movgt	r7, r9
 800df8c:	2701      	movle	r7, #1
 800df8e:	f04f 0800 	mov.w	r8, #0
 800df92:	9a03      	ldr	r2, [sp, #12]
 800df94:	4417      	add	r7, r2
 800df96:	4659      	mov	r1, fp
 800df98:	2201      	movs	r2, #1
 800df9a:	4628      	mov	r0, r5
 800df9c:	9308      	str	r3, [sp, #32]
 800df9e:	f000 fe2f 	bl	800ec00 <__lshift>
 800dfa2:	4621      	mov	r1, r4
 800dfa4:	4683      	mov	fp, r0
 800dfa6:	f000 fe9b 	bl	800ece0 <__mcmp>
 800dfaa:	2800      	cmp	r0, #0
 800dfac:	dcb2      	bgt.n	800df14 <_dtoa_r+0xac4>
 800dfae:	d102      	bne.n	800dfb6 <_dtoa_r+0xb66>
 800dfb0:	9b08      	ldr	r3, [sp, #32]
 800dfb2:	07db      	lsls	r3, r3, #31
 800dfb4:	d4ae      	bmi.n	800df14 <_dtoa_r+0xac4>
 800dfb6:	463b      	mov	r3, r7
 800dfb8:	461f      	mov	r7, r3
 800dfba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dfbe:	2a30      	cmp	r2, #48	; 0x30
 800dfc0:	d0fa      	beq.n	800dfb8 <_dtoa_r+0xb68>
 800dfc2:	e6f9      	b.n	800ddb8 <_dtoa_r+0x968>
 800dfc4:	9a03      	ldr	r2, [sp, #12]
 800dfc6:	429a      	cmp	r2, r3
 800dfc8:	d1a5      	bne.n	800df16 <_dtoa_r+0xac6>
 800dfca:	2331      	movs	r3, #49	; 0x31
 800dfcc:	f10a 0a01 	add.w	sl, sl, #1
 800dfd0:	e779      	b.n	800dec6 <_dtoa_r+0xa76>
 800dfd2:	4b14      	ldr	r3, [pc, #80]	; (800e024 <_dtoa_r+0xbd4>)
 800dfd4:	f7ff baa8 	b.w	800d528 <_dtoa_r+0xd8>
 800dfd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	f47f aa81 	bne.w	800d4e2 <_dtoa_r+0x92>
 800dfe0:	4b11      	ldr	r3, [pc, #68]	; (800e028 <_dtoa_r+0xbd8>)
 800dfe2:	f7ff baa1 	b.w	800d528 <_dtoa_r+0xd8>
 800dfe6:	f1b9 0f00 	cmp.w	r9, #0
 800dfea:	dc03      	bgt.n	800dff4 <_dtoa_r+0xba4>
 800dfec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dfee:	2b02      	cmp	r3, #2
 800dff0:	f73f aecb 	bgt.w	800dd8a <_dtoa_r+0x93a>
 800dff4:	9f03      	ldr	r7, [sp, #12]
 800dff6:	4621      	mov	r1, r4
 800dff8:	4658      	mov	r0, fp
 800dffa:	f7ff f99d 	bl	800d338 <quorem>
 800dffe:	9a03      	ldr	r2, [sp, #12]
 800e000:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e004:	f807 3b01 	strb.w	r3, [r7], #1
 800e008:	1aba      	subs	r2, r7, r2
 800e00a:	4591      	cmp	r9, r2
 800e00c:	ddba      	ble.n	800df84 <_dtoa_r+0xb34>
 800e00e:	4659      	mov	r1, fp
 800e010:	2300      	movs	r3, #0
 800e012:	220a      	movs	r2, #10
 800e014:	4628      	mov	r0, r5
 800e016:	f000 fbfd 	bl	800e814 <__multadd>
 800e01a:	4683      	mov	fp, r0
 800e01c:	e7eb      	b.n	800dff6 <_dtoa_r+0xba6>
 800e01e:	bf00      	nop
 800e020:	08010ae0 	.word	0x08010ae0
 800e024:	080108e4 	.word	0x080108e4
 800e028:	08010a61 	.word	0x08010a61

0800e02c <rshift>:
 800e02c:	6903      	ldr	r3, [r0, #16]
 800e02e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e032:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e036:	f100 0414 	add.w	r4, r0, #20
 800e03a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e03e:	dd46      	ble.n	800e0ce <rshift+0xa2>
 800e040:	f011 011f 	ands.w	r1, r1, #31
 800e044:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e048:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e04c:	d10c      	bne.n	800e068 <rshift+0x3c>
 800e04e:	4629      	mov	r1, r5
 800e050:	f100 0710 	add.w	r7, r0, #16
 800e054:	42b1      	cmp	r1, r6
 800e056:	d335      	bcc.n	800e0c4 <rshift+0x98>
 800e058:	1a9b      	subs	r3, r3, r2
 800e05a:	009b      	lsls	r3, r3, #2
 800e05c:	1eea      	subs	r2, r5, #3
 800e05e:	4296      	cmp	r6, r2
 800e060:	bf38      	it	cc
 800e062:	2300      	movcc	r3, #0
 800e064:	4423      	add	r3, r4
 800e066:	e015      	b.n	800e094 <rshift+0x68>
 800e068:	46a1      	mov	r9, r4
 800e06a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e06e:	f1c1 0820 	rsb	r8, r1, #32
 800e072:	40cf      	lsrs	r7, r1
 800e074:	f105 0e04 	add.w	lr, r5, #4
 800e078:	4576      	cmp	r6, lr
 800e07a:	46f4      	mov	ip, lr
 800e07c:	d816      	bhi.n	800e0ac <rshift+0x80>
 800e07e:	1a9a      	subs	r2, r3, r2
 800e080:	0092      	lsls	r2, r2, #2
 800e082:	3a04      	subs	r2, #4
 800e084:	3501      	adds	r5, #1
 800e086:	42ae      	cmp	r6, r5
 800e088:	bf38      	it	cc
 800e08a:	2200      	movcc	r2, #0
 800e08c:	18a3      	adds	r3, r4, r2
 800e08e:	50a7      	str	r7, [r4, r2]
 800e090:	b107      	cbz	r7, 800e094 <rshift+0x68>
 800e092:	3304      	adds	r3, #4
 800e094:	42a3      	cmp	r3, r4
 800e096:	eba3 0204 	sub.w	r2, r3, r4
 800e09a:	bf08      	it	eq
 800e09c:	2300      	moveq	r3, #0
 800e09e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e0a2:	6102      	str	r2, [r0, #16]
 800e0a4:	bf08      	it	eq
 800e0a6:	6143      	streq	r3, [r0, #20]
 800e0a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0ac:	f8dc c000 	ldr.w	ip, [ip]
 800e0b0:	fa0c fc08 	lsl.w	ip, ip, r8
 800e0b4:	ea4c 0707 	orr.w	r7, ip, r7
 800e0b8:	f849 7b04 	str.w	r7, [r9], #4
 800e0bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e0c0:	40cf      	lsrs	r7, r1
 800e0c2:	e7d9      	b.n	800e078 <rshift+0x4c>
 800e0c4:	f851 cb04 	ldr.w	ip, [r1], #4
 800e0c8:	f847 cf04 	str.w	ip, [r7, #4]!
 800e0cc:	e7c2      	b.n	800e054 <rshift+0x28>
 800e0ce:	4623      	mov	r3, r4
 800e0d0:	e7e0      	b.n	800e094 <rshift+0x68>

0800e0d2 <__hexdig_fun>:
 800e0d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e0d6:	2b09      	cmp	r3, #9
 800e0d8:	d802      	bhi.n	800e0e0 <__hexdig_fun+0xe>
 800e0da:	3820      	subs	r0, #32
 800e0dc:	b2c0      	uxtb	r0, r0
 800e0de:	4770      	bx	lr
 800e0e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e0e4:	2b05      	cmp	r3, #5
 800e0e6:	d801      	bhi.n	800e0ec <__hexdig_fun+0x1a>
 800e0e8:	3847      	subs	r0, #71	; 0x47
 800e0ea:	e7f7      	b.n	800e0dc <__hexdig_fun+0xa>
 800e0ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e0f0:	2b05      	cmp	r3, #5
 800e0f2:	d801      	bhi.n	800e0f8 <__hexdig_fun+0x26>
 800e0f4:	3827      	subs	r0, #39	; 0x27
 800e0f6:	e7f1      	b.n	800e0dc <__hexdig_fun+0xa>
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	4770      	bx	lr

0800e0fc <__gethex>:
 800e0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e100:	b08b      	sub	sp, #44	; 0x2c
 800e102:	9305      	str	r3, [sp, #20]
 800e104:	4bb2      	ldr	r3, [pc, #712]	; (800e3d0 <__gethex+0x2d4>)
 800e106:	9002      	str	r0, [sp, #8]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	468b      	mov	fp, r1
 800e10c:	4618      	mov	r0, r3
 800e10e:	4690      	mov	r8, r2
 800e110:	9303      	str	r3, [sp, #12]
 800e112:	f7f2 f835 	bl	8000180 <strlen>
 800e116:	4682      	mov	sl, r0
 800e118:	9b03      	ldr	r3, [sp, #12]
 800e11a:	f8db 2000 	ldr.w	r2, [fp]
 800e11e:	4403      	add	r3, r0
 800e120:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e124:	9306      	str	r3, [sp, #24]
 800e126:	1c93      	adds	r3, r2, #2
 800e128:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e12c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e130:	32fe      	adds	r2, #254	; 0xfe
 800e132:	18d1      	adds	r1, r2, r3
 800e134:	461f      	mov	r7, r3
 800e136:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e13a:	9101      	str	r1, [sp, #4]
 800e13c:	2830      	cmp	r0, #48	; 0x30
 800e13e:	d0f8      	beq.n	800e132 <__gethex+0x36>
 800e140:	f7ff ffc7 	bl	800e0d2 <__hexdig_fun>
 800e144:	4604      	mov	r4, r0
 800e146:	2800      	cmp	r0, #0
 800e148:	d13a      	bne.n	800e1c0 <__gethex+0xc4>
 800e14a:	4652      	mov	r2, sl
 800e14c:	4638      	mov	r0, r7
 800e14e:	9903      	ldr	r1, [sp, #12]
 800e150:	f001 fa18 	bl	800f584 <strncmp>
 800e154:	4605      	mov	r5, r0
 800e156:	2800      	cmp	r0, #0
 800e158:	d166      	bne.n	800e228 <__gethex+0x12c>
 800e15a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e15e:	eb07 060a 	add.w	r6, r7, sl
 800e162:	f7ff ffb6 	bl	800e0d2 <__hexdig_fun>
 800e166:	2800      	cmp	r0, #0
 800e168:	d060      	beq.n	800e22c <__gethex+0x130>
 800e16a:	4633      	mov	r3, r6
 800e16c:	7818      	ldrb	r0, [r3, #0]
 800e16e:	461f      	mov	r7, r3
 800e170:	2830      	cmp	r0, #48	; 0x30
 800e172:	f103 0301 	add.w	r3, r3, #1
 800e176:	d0f9      	beq.n	800e16c <__gethex+0x70>
 800e178:	f7ff ffab 	bl	800e0d2 <__hexdig_fun>
 800e17c:	2301      	movs	r3, #1
 800e17e:	fab0 f480 	clz	r4, r0
 800e182:	4635      	mov	r5, r6
 800e184:	0964      	lsrs	r4, r4, #5
 800e186:	9301      	str	r3, [sp, #4]
 800e188:	463a      	mov	r2, r7
 800e18a:	4616      	mov	r6, r2
 800e18c:	7830      	ldrb	r0, [r6, #0]
 800e18e:	3201      	adds	r2, #1
 800e190:	f7ff ff9f 	bl	800e0d2 <__hexdig_fun>
 800e194:	2800      	cmp	r0, #0
 800e196:	d1f8      	bne.n	800e18a <__gethex+0x8e>
 800e198:	4652      	mov	r2, sl
 800e19a:	4630      	mov	r0, r6
 800e19c:	9903      	ldr	r1, [sp, #12]
 800e19e:	f001 f9f1 	bl	800f584 <strncmp>
 800e1a2:	b980      	cbnz	r0, 800e1c6 <__gethex+0xca>
 800e1a4:	b94d      	cbnz	r5, 800e1ba <__gethex+0xbe>
 800e1a6:	eb06 050a 	add.w	r5, r6, sl
 800e1aa:	462a      	mov	r2, r5
 800e1ac:	4616      	mov	r6, r2
 800e1ae:	7830      	ldrb	r0, [r6, #0]
 800e1b0:	3201      	adds	r2, #1
 800e1b2:	f7ff ff8e 	bl	800e0d2 <__hexdig_fun>
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	d1f8      	bne.n	800e1ac <__gethex+0xb0>
 800e1ba:	1bad      	subs	r5, r5, r6
 800e1bc:	00ad      	lsls	r5, r5, #2
 800e1be:	e004      	b.n	800e1ca <__gethex+0xce>
 800e1c0:	2400      	movs	r4, #0
 800e1c2:	4625      	mov	r5, r4
 800e1c4:	e7e0      	b.n	800e188 <__gethex+0x8c>
 800e1c6:	2d00      	cmp	r5, #0
 800e1c8:	d1f7      	bne.n	800e1ba <__gethex+0xbe>
 800e1ca:	7833      	ldrb	r3, [r6, #0]
 800e1cc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e1d0:	2b50      	cmp	r3, #80	; 0x50
 800e1d2:	d139      	bne.n	800e248 <__gethex+0x14c>
 800e1d4:	7873      	ldrb	r3, [r6, #1]
 800e1d6:	2b2b      	cmp	r3, #43	; 0x2b
 800e1d8:	d02a      	beq.n	800e230 <__gethex+0x134>
 800e1da:	2b2d      	cmp	r3, #45	; 0x2d
 800e1dc:	d02c      	beq.n	800e238 <__gethex+0x13c>
 800e1de:	f04f 0900 	mov.w	r9, #0
 800e1e2:	1c71      	adds	r1, r6, #1
 800e1e4:	7808      	ldrb	r0, [r1, #0]
 800e1e6:	f7ff ff74 	bl	800e0d2 <__hexdig_fun>
 800e1ea:	1e43      	subs	r3, r0, #1
 800e1ec:	b2db      	uxtb	r3, r3
 800e1ee:	2b18      	cmp	r3, #24
 800e1f0:	d82a      	bhi.n	800e248 <__gethex+0x14c>
 800e1f2:	f1a0 0210 	sub.w	r2, r0, #16
 800e1f6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e1fa:	f7ff ff6a 	bl	800e0d2 <__hexdig_fun>
 800e1fe:	1e43      	subs	r3, r0, #1
 800e200:	b2db      	uxtb	r3, r3
 800e202:	2b18      	cmp	r3, #24
 800e204:	d91b      	bls.n	800e23e <__gethex+0x142>
 800e206:	f1b9 0f00 	cmp.w	r9, #0
 800e20a:	d000      	beq.n	800e20e <__gethex+0x112>
 800e20c:	4252      	negs	r2, r2
 800e20e:	4415      	add	r5, r2
 800e210:	f8cb 1000 	str.w	r1, [fp]
 800e214:	b1d4      	cbz	r4, 800e24c <__gethex+0x150>
 800e216:	9b01      	ldr	r3, [sp, #4]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	bf14      	ite	ne
 800e21c:	2700      	movne	r7, #0
 800e21e:	2706      	moveq	r7, #6
 800e220:	4638      	mov	r0, r7
 800e222:	b00b      	add	sp, #44	; 0x2c
 800e224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e228:	463e      	mov	r6, r7
 800e22a:	4625      	mov	r5, r4
 800e22c:	2401      	movs	r4, #1
 800e22e:	e7cc      	b.n	800e1ca <__gethex+0xce>
 800e230:	f04f 0900 	mov.w	r9, #0
 800e234:	1cb1      	adds	r1, r6, #2
 800e236:	e7d5      	b.n	800e1e4 <__gethex+0xe8>
 800e238:	f04f 0901 	mov.w	r9, #1
 800e23c:	e7fa      	b.n	800e234 <__gethex+0x138>
 800e23e:	230a      	movs	r3, #10
 800e240:	fb03 0202 	mla	r2, r3, r2, r0
 800e244:	3a10      	subs	r2, #16
 800e246:	e7d6      	b.n	800e1f6 <__gethex+0xfa>
 800e248:	4631      	mov	r1, r6
 800e24a:	e7e1      	b.n	800e210 <__gethex+0x114>
 800e24c:	4621      	mov	r1, r4
 800e24e:	1bf3      	subs	r3, r6, r7
 800e250:	3b01      	subs	r3, #1
 800e252:	2b07      	cmp	r3, #7
 800e254:	dc0a      	bgt.n	800e26c <__gethex+0x170>
 800e256:	9802      	ldr	r0, [sp, #8]
 800e258:	f000 fa7a 	bl	800e750 <_Balloc>
 800e25c:	4604      	mov	r4, r0
 800e25e:	b940      	cbnz	r0, 800e272 <__gethex+0x176>
 800e260:	4602      	mov	r2, r0
 800e262:	21de      	movs	r1, #222	; 0xde
 800e264:	4b5b      	ldr	r3, [pc, #364]	; (800e3d4 <__gethex+0x2d8>)
 800e266:	485c      	ldr	r0, [pc, #368]	; (800e3d8 <__gethex+0x2dc>)
 800e268:	f001 f9ae 	bl	800f5c8 <__assert_func>
 800e26c:	3101      	adds	r1, #1
 800e26e:	105b      	asrs	r3, r3, #1
 800e270:	e7ef      	b.n	800e252 <__gethex+0x156>
 800e272:	f04f 0b00 	mov.w	fp, #0
 800e276:	f100 0914 	add.w	r9, r0, #20
 800e27a:	f1ca 0301 	rsb	r3, sl, #1
 800e27e:	f8cd 9010 	str.w	r9, [sp, #16]
 800e282:	f8cd b004 	str.w	fp, [sp, #4]
 800e286:	9308      	str	r3, [sp, #32]
 800e288:	42b7      	cmp	r7, r6
 800e28a:	d33f      	bcc.n	800e30c <__gethex+0x210>
 800e28c:	9f04      	ldr	r7, [sp, #16]
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	f847 3b04 	str.w	r3, [r7], #4
 800e294:	eba7 0709 	sub.w	r7, r7, r9
 800e298:	10bf      	asrs	r7, r7, #2
 800e29a:	6127      	str	r7, [r4, #16]
 800e29c:	4618      	mov	r0, r3
 800e29e:	f000 fb49 	bl	800e934 <__hi0bits>
 800e2a2:	017f      	lsls	r7, r7, #5
 800e2a4:	f8d8 6000 	ldr.w	r6, [r8]
 800e2a8:	1a3f      	subs	r7, r7, r0
 800e2aa:	42b7      	cmp	r7, r6
 800e2ac:	dd62      	ble.n	800e374 <__gethex+0x278>
 800e2ae:	1bbf      	subs	r7, r7, r6
 800e2b0:	4639      	mov	r1, r7
 800e2b2:	4620      	mov	r0, r4
 800e2b4:	f000 fee3 	bl	800f07e <__any_on>
 800e2b8:	4682      	mov	sl, r0
 800e2ba:	b1a8      	cbz	r0, 800e2e8 <__gethex+0x1ec>
 800e2bc:	f04f 0a01 	mov.w	sl, #1
 800e2c0:	1e7b      	subs	r3, r7, #1
 800e2c2:	1159      	asrs	r1, r3, #5
 800e2c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e2c8:	f003 021f 	and.w	r2, r3, #31
 800e2cc:	fa0a f202 	lsl.w	r2, sl, r2
 800e2d0:	420a      	tst	r2, r1
 800e2d2:	d009      	beq.n	800e2e8 <__gethex+0x1ec>
 800e2d4:	4553      	cmp	r3, sl
 800e2d6:	dd05      	ble.n	800e2e4 <__gethex+0x1e8>
 800e2d8:	4620      	mov	r0, r4
 800e2da:	1eb9      	subs	r1, r7, #2
 800e2dc:	f000 fecf 	bl	800f07e <__any_on>
 800e2e0:	2800      	cmp	r0, #0
 800e2e2:	d144      	bne.n	800e36e <__gethex+0x272>
 800e2e4:	f04f 0a02 	mov.w	sl, #2
 800e2e8:	4639      	mov	r1, r7
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	f7ff fe9e 	bl	800e02c <rshift>
 800e2f0:	443d      	add	r5, r7
 800e2f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e2f6:	42ab      	cmp	r3, r5
 800e2f8:	da4a      	bge.n	800e390 <__gethex+0x294>
 800e2fa:	4621      	mov	r1, r4
 800e2fc:	9802      	ldr	r0, [sp, #8]
 800e2fe:	f000 fa67 	bl	800e7d0 <_Bfree>
 800e302:	2300      	movs	r3, #0
 800e304:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e306:	27a3      	movs	r7, #163	; 0xa3
 800e308:	6013      	str	r3, [r2, #0]
 800e30a:	e789      	b.n	800e220 <__gethex+0x124>
 800e30c:	1e73      	subs	r3, r6, #1
 800e30e:	9a06      	ldr	r2, [sp, #24]
 800e310:	9307      	str	r3, [sp, #28]
 800e312:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e316:	4293      	cmp	r3, r2
 800e318:	d019      	beq.n	800e34e <__gethex+0x252>
 800e31a:	f1bb 0f20 	cmp.w	fp, #32
 800e31e:	d107      	bne.n	800e330 <__gethex+0x234>
 800e320:	9b04      	ldr	r3, [sp, #16]
 800e322:	9a01      	ldr	r2, [sp, #4]
 800e324:	f843 2b04 	str.w	r2, [r3], #4
 800e328:	9304      	str	r3, [sp, #16]
 800e32a:	2300      	movs	r3, #0
 800e32c:	469b      	mov	fp, r3
 800e32e:	9301      	str	r3, [sp, #4]
 800e330:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e334:	f7ff fecd 	bl	800e0d2 <__hexdig_fun>
 800e338:	9b01      	ldr	r3, [sp, #4]
 800e33a:	f000 000f 	and.w	r0, r0, #15
 800e33e:	fa00 f00b 	lsl.w	r0, r0, fp
 800e342:	4303      	orrs	r3, r0
 800e344:	9301      	str	r3, [sp, #4]
 800e346:	f10b 0b04 	add.w	fp, fp, #4
 800e34a:	9b07      	ldr	r3, [sp, #28]
 800e34c:	e00d      	b.n	800e36a <__gethex+0x26e>
 800e34e:	9a08      	ldr	r2, [sp, #32]
 800e350:	1e73      	subs	r3, r6, #1
 800e352:	4413      	add	r3, r2
 800e354:	42bb      	cmp	r3, r7
 800e356:	d3e0      	bcc.n	800e31a <__gethex+0x21e>
 800e358:	4618      	mov	r0, r3
 800e35a:	4652      	mov	r2, sl
 800e35c:	9903      	ldr	r1, [sp, #12]
 800e35e:	9309      	str	r3, [sp, #36]	; 0x24
 800e360:	f001 f910 	bl	800f584 <strncmp>
 800e364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e366:	2800      	cmp	r0, #0
 800e368:	d1d7      	bne.n	800e31a <__gethex+0x21e>
 800e36a:	461e      	mov	r6, r3
 800e36c:	e78c      	b.n	800e288 <__gethex+0x18c>
 800e36e:	f04f 0a03 	mov.w	sl, #3
 800e372:	e7b9      	b.n	800e2e8 <__gethex+0x1ec>
 800e374:	da09      	bge.n	800e38a <__gethex+0x28e>
 800e376:	1bf7      	subs	r7, r6, r7
 800e378:	4621      	mov	r1, r4
 800e37a:	463a      	mov	r2, r7
 800e37c:	9802      	ldr	r0, [sp, #8]
 800e37e:	f000 fc3f 	bl	800ec00 <__lshift>
 800e382:	4604      	mov	r4, r0
 800e384:	1bed      	subs	r5, r5, r7
 800e386:	f100 0914 	add.w	r9, r0, #20
 800e38a:	f04f 0a00 	mov.w	sl, #0
 800e38e:	e7b0      	b.n	800e2f2 <__gethex+0x1f6>
 800e390:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e394:	42a8      	cmp	r0, r5
 800e396:	dd72      	ble.n	800e47e <__gethex+0x382>
 800e398:	1b45      	subs	r5, r0, r5
 800e39a:	42ae      	cmp	r6, r5
 800e39c:	dc35      	bgt.n	800e40a <__gethex+0x30e>
 800e39e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e3a2:	2b02      	cmp	r3, #2
 800e3a4:	d029      	beq.n	800e3fa <__gethex+0x2fe>
 800e3a6:	2b03      	cmp	r3, #3
 800e3a8:	d02b      	beq.n	800e402 <__gethex+0x306>
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d11c      	bne.n	800e3e8 <__gethex+0x2ec>
 800e3ae:	42ae      	cmp	r6, r5
 800e3b0:	d11a      	bne.n	800e3e8 <__gethex+0x2ec>
 800e3b2:	2e01      	cmp	r6, #1
 800e3b4:	d112      	bne.n	800e3dc <__gethex+0x2e0>
 800e3b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e3ba:	9a05      	ldr	r2, [sp, #20]
 800e3bc:	2762      	movs	r7, #98	; 0x62
 800e3be:	6013      	str	r3, [r2, #0]
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	6123      	str	r3, [r4, #16]
 800e3c4:	f8c9 3000 	str.w	r3, [r9]
 800e3c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e3ca:	601c      	str	r4, [r3, #0]
 800e3cc:	e728      	b.n	800e220 <__gethex+0x124>
 800e3ce:	bf00      	nop
 800e3d0:	08010b58 	.word	0x08010b58
 800e3d4:	08010ae0 	.word	0x08010ae0
 800e3d8:	08010af1 	.word	0x08010af1
 800e3dc:	4620      	mov	r0, r4
 800e3de:	1e71      	subs	r1, r6, #1
 800e3e0:	f000 fe4d 	bl	800f07e <__any_on>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	d1e6      	bne.n	800e3b6 <__gethex+0x2ba>
 800e3e8:	4621      	mov	r1, r4
 800e3ea:	9802      	ldr	r0, [sp, #8]
 800e3ec:	f000 f9f0 	bl	800e7d0 <_Bfree>
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e3f4:	2750      	movs	r7, #80	; 0x50
 800e3f6:	6013      	str	r3, [r2, #0]
 800e3f8:	e712      	b.n	800e220 <__gethex+0x124>
 800e3fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d1f3      	bne.n	800e3e8 <__gethex+0x2ec>
 800e400:	e7d9      	b.n	800e3b6 <__gethex+0x2ba>
 800e402:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e404:	2b00      	cmp	r3, #0
 800e406:	d1d6      	bne.n	800e3b6 <__gethex+0x2ba>
 800e408:	e7ee      	b.n	800e3e8 <__gethex+0x2ec>
 800e40a:	1e6f      	subs	r7, r5, #1
 800e40c:	f1ba 0f00 	cmp.w	sl, #0
 800e410:	d132      	bne.n	800e478 <__gethex+0x37c>
 800e412:	b127      	cbz	r7, 800e41e <__gethex+0x322>
 800e414:	4639      	mov	r1, r7
 800e416:	4620      	mov	r0, r4
 800e418:	f000 fe31 	bl	800f07e <__any_on>
 800e41c:	4682      	mov	sl, r0
 800e41e:	2101      	movs	r1, #1
 800e420:	117b      	asrs	r3, r7, #5
 800e422:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e426:	f007 071f 	and.w	r7, r7, #31
 800e42a:	fa01 f707 	lsl.w	r7, r1, r7
 800e42e:	421f      	tst	r7, r3
 800e430:	f04f 0702 	mov.w	r7, #2
 800e434:	4629      	mov	r1, r5
 800e436:	4620      	mov	r0, r4
 800e438:	bf18      	it	ne
 800e43a:	f04a 0a02 	orrne.w	sl, sl, #2
 800e43e:	1b76      	subs	r6, r6, r5
 800e440:	f7ff fdf4 	bl	800e02c <rshift>
 800e444:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e448:	f1ba 0f00 	cmp.w	sl, #0
 800e44c:	d048      	beq.n	800e4e0 <__gethex+0x3e4>
 800e44e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e452:	2b02      	cmp	r3, #2
 800e454:	d015      	beq.n	800e482 <__gethex+0x386>
 800e456:	2b03      	cmp	r3, #3
 800e458:	d017      	beq.n	800e48a <__gethex+0x38e>
 800e45a:	2b01      	cmp	r3, #1
 800e45c:	d109      	bne.n	800e472 <__gethex+0x376>
 800e45e:	f01a 0f02 	tst.w	sl, #2
 800e462:	d006      	beq.n	800e472 <__gethex+0x376>
 800e464:	f8d9 0000 	ldr.w	r0, [r9]
 800e468:	ea4a 0a00 	orr.w	sl, sl, r0
 800e46c:	f01a 0f01 	tst.w	sl, #1
 800e470:	d10e      	bne.n	800e490 <__gethex+0x394>
 800e472:	f047 0710 	orr.w	r7, r7, #16
 800e476:	e033      	b.n	800e4e0 <__gethex+0x3e4>
 800e478:	f04f 0a01 	mov.w	sl, #1
 800e47c:	e7cf      	b.n	800e41e <__gethex+0x322>
 800e47e:	2701      	movs	r7, #1
 800e480:	e7e2      	b.n	800e448 <__gethex+0x34c>
 800e482:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e484:	f1c3 0301 	rsb	r3, r3, #1
 800e488:	9315      	str	r3, [sp, #84]	; 0x54
 800e48a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d0f0      	beq.n	800e472 <__gethex+0x376>
 800e490:	f04f 0c00 	mov.w	ip, #0
 800e494:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e498:	f104 0314 	add.w	r3, r4, #20
 800e49c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e4a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e4ae:	d01c      	beq.n	800e4ea <__gethex+0x3ee>
 800e4b0:	3201      	adds	r2, #1
 800e4b2:	6002      	str	r2, [r0, #0]
 800e4b4:	2f02      	cmp	r7, #2
 800e4b6:	f104 0314 	add.w	r3, r4, #20
 800e4ba:	d13d      	bne.n	800e538 <__gethex+0x43c>
 800e4bc:	f8d8 2000 	ldr.w	r2, [r8]
 800e4c0:	3a01      	subs	r2, #1
 800e4c2:	42b2      	cmp	r2, r6
 800e4c4:	d10a      	bne.n	800e4dc <__gethex+0x3e0>
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	1171      	asrs	r1, r6, #5
 800e4ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e4ce:	f006 061f 	and.w	r6, r6, #31
 800e4d2:	fa02 f606 	lsl.w	r6, r2, r6
 800e4d6:	421e      	tst	r6, r3
 800e4d8:	bf18      	it	ne
 800e4da:	4617      	movne	r7, r2
 800e4dc:	f047 0720 	orr.w	r7, r7, #32
 800e4e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4e2:	601c      	str	r4, [r3, #0]
 800e4e4:	9b05      	ldr	r3, [sp, #20]
 800e4e6:	601d      	str	r5, [r3, #0]
 800e4e8:	e69a      	b.n	800e220 <__gethex+0x124>
 800e4ea:	4299      	cmp	r1, r3
 800e4ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800e4f0:	d8d8      	bhi.n	800e4a4 <__gethex+0x3a8>
 800e4f2:	68a3      	ldr	r3, [r4, #8]
 800e4f4:	459b      	cmp	fp, r3
 800e4f6:	db17      	blt.n	800e528 <__gethex+0x42c>
 800e4f8:	6861      	ldr	r1, [r4, #4]
 800e4fa:	9802      	ldr	r0, [sp, #8]
 800e4fc:	3101      	adds	r1, #1
 800e4fe:	f000 f927 	bl	800e750 <_Balloc>
 800e502:	4681      	mov	r9, r0
 800e504:	b918      	cbnz	r0, 800e50e <__gethex+0x412>
 800e506:	4602      	mov	r2, r0
 800e508:	2184      	movs	r1, #132	; 0x84
 800e50a:	4b19      	ldr	r3, [pc, #100]	; (800e570 <__gethex+0x474>)
 800e50c:	e6ab      	b.n	800e266 <__gethex+0x16a>
 800e50e:	6922      	ldr	r2, [r4, #16]
 800e510:	f104 010c 	add.w	r1, r4, #12
 800e514:	3202      	adds	r2, #2
 800e516:	0092      	lsls	r2, r2, #2
 800e518:	300c      	adds	r0, #12
 800e51a:	f7fd f9c1 	bl	800b8a0 <memcpy>
 800e51e:	4621      	mov	r1, r4
 800e520:	9802      	ldr	r0, [sp, #8]
 800e522:	f000 f955 	bl	800e7d0 <_Bfree>
 800e526:	464c      	mov	r4, r9
 800e528:	6923      	ldr	r3, [r4, #16]
 800e52a:	1c5a      	adds	r2, r3, #1
 800e52c:	6122      	str	r2, [r4, #16]
 800e52e:	2201      	movs	r2, #1
 800e530:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e534:	615a      	str	r2, [r3, #20]
 800e536:	e7bd      	b.n	800e4b4 <__gethex+0x3b8>
 800e538:	6922      	ldr	r2, [r4, #16]
 800e53a:	455a      	cmp	r2, fp
 800e53c:	dd0b      	ble.n	800e556 <__gethex+0x45a>
 800e53e:	2101      	movs	r1, #1
 800e540:	4620      	mov	r0, r4
 800e542:	f7ff fd73 	bl	800e02c <rshift>
 800e546:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e54a:	3501      	adds	r5, #1
 800e54c:	42ab      	cmp	r3, r5
 800e54e:	f6ff aed4 	blt.w	800e2fa <__gethex+0x1fe>
 800e552:	2701      	movs	r7, #1
 800e554:	e7c2      	b.n	800e4dc <__gethex+0x3e0>
 800e556:	f016 061f 	ands.w	r6, r6, #31
 800e55a:	d0fa      	beq.n	800e552 <__gethex+0x456>
 800e55c:	4453      	add	r3, sl
 800e55e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e562:	f000 f9e7 	bl	800e934 <__hi0bits>
 800e566:	f1c6 0620 	rsb	r6, r6, #32
 800e56a:	42b0      	cmp	r0, r6
 800e56c:	dbe7      	blt.n	800e53e <__gethex+0x442>
 800e56e:	e7f0      	b.n	800e552 <__gethex+0x456>
 800e570:	08010ae0 	.word	0x08010ae0

0800e574 <L_shift>:
 800e574:	f1c2 0208 	rsb	r2, r2, #8
 800e578:	0092      	lsls	r2, r2, #2
 800e57a:	b570      	push	{r4, r5, r6, lr}
 800e57c:	f1c2 0620 	rsb	r6, r2, #32
 800e580:	6843      	ldr	r3, [r0, #4]
 800e582:	6804      	ldr	r4, [r0, #0]
 800e584:	fa03 f506 	lsl.w	r5, r3, r6
 800e588:	432c      	orrs	r4, r5
 800e58a:	40d3      	lsrs	r3, r2
 800e58c:	6004      	str	r4, [r0, #0]
 800e58e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e592:	4288      	cmp	r0, r1
 800e594:	d3f4      	bcc.n	800e580 <L_shift+0xc>
 800e596:	bd70      	pop	{r4, r5, r6, pc}

0800e598 <__match>:
 800e598:	b530      	push	{r4, r5, lr}
 800e59a:	6803      	ldr	r3, [r0, #0]
 800e59c:	3301      	adds	r3, #1
 800e59e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5a2:	b914      	cbnz	r4, 800e5aa <__match+0x12>
 800e5a4:	6003      	str	r3, [r0, #0]
 800e5a6:	2001      	movs	r0, #1
 800e5a8:	bd30      	pop	{r4, r5, pc}
 800e5aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5ae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e5b2:	2d19      	cmp	r5, #25
 800e5b4:	bf98      	it	ls
 800e5b6:	3220      	addls	r2, #32
 800e5b8:	42a2      	cmp	r2, r4
 800e5ba:	d0f0      	beq.n	800e59e <__match+0x6>
 800e5bc:	2000      	movs	r0, #0
 800e5be:	e7f3      	b.n	800e5a8 <__match+0x10>

0800e5c0 <__hexnan>:
 800e5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c4:	2500      	movs	r5, #0
 800e5c6:	680b      	ldr	r3, [r1, #0]
 800e5c8:	4682      	mov	sl, r0
 800e5ca:	115e      	asrs	r6, r3, #5
 800e5cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e5d0:	f013 031f 	ands.w	r3, r3, #31
 800e5d4:	bf18      	it	ne
 800e5d6:	3604      	addne	r6, #4
 800e5d8:	1f37      	subs	r7, r6, #4
 800e5da:	46b9      	mov	r9, r7
 800e5dc:	463c      	mov	r4, r7
 800e5de:	46ab      	mov	fp, r5
 800e5e0:	b087      	sub	sp, #28
 800e5e2:	4690      	mov	r8, r2
 800e5e4:	6802      	ldr	r2, [r0, #0]
 800e5e6:	9301      	str	r3, [sp, #4]
 800e5e8:	f846 5c04 	str.w	r5, [r6, #-4]
 800e5ec:	9502      	str	r5, [sp, #8]
 800e5ee:	7851      	ldrb	r1, [r2, #1]
 800e5f0:	1c53      	adds	r3, r2, #1
 800e5f2:	9303      	str	r3, [sp, #12]
 800e5f4:	b341      	cbz	r1, 800e648 <__hexnan+0x88>
 800e5f6:	4608      	mov	r0, r1
 800e5f8:	9205      	str	r2, [sp, #20]
 800e5fa:	9104      	str	r1, [sp, #16]
 800e5fc:	f7ff fd69 	bl	800e0d2 <__hexdig_fun>
 800e600:	2800      	cmp	r0, #0
 800e602:	d14f      	bne.n	800e6a4 <__hexnan+0xe4>
 800e604:	9904      	ldr	r1, [sp, #16]
 800e606:	9a05      	ldr	r2, [sp, #20]
 800e608:	2920      	cmp	r1, #32
 800e60a:	d818      	bhi.n	800e63e <__hexnan+0x7e>
 800e60c:	9b02      	ldr	r3, [sp, #8]
 800e60e:	459b      	cmp	fp, r3
 800e610:	dd13      	ble.n	800e63a <__hexnan+0x7a>
 800e612:	454c      	cmp	r4, r9
 800e614:	d206      	bcs.n	800e624 <__hexnan+0x64>
 800e616:	2d07      	cmp	r5, #7
 800e618:	dc04      	bgt.n	800e624 <__hexnan+0x64>
 800e61a:	462a      	mov	r2, r5
 800e61c:	4649      	mov	r1, r9
 800e61e:	4620      	mov	r0, r4
 800e620:	f7ff ffa8 	bl	800e574 <L_shift>
 800e624:	4544      	cmp	r4, r8
 800e626:	d950      	bls.n	800e6ca <__hexnan+0x10a>
 800e628:	2300      	movs	r3, #0
 800e62a:	f1a4 0904 	sub.w	r9, r4, #4
 800e62e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e632:	461d      	mov	r5, r3
 800e634:	464c      	mov	r4, r9
 800e636:	f8cd b008 	str.w	fp, [sp, #8]
 800e63a:	9a03      	ldr	r2, [sp, #12]
 800e63c:	e7d7      	b.n	800e5ee <__hexnan+0x2e>
 800e63e:	2929      	cmp	r1, #41	; 0x29
 800e640:	d156      	bne.n	800e6f0 <__hexnan+0x130>
 800e642:	3202      	adds	r2, #2
 800e644:	f8ca 2000 	str.w	r2, [sl]
 800e648:	f1bb 0f00 	cmp.w	fp, #0
 800e64c:	d050      	beq.n	800e6f0 <__hexnan+0x130>
 800e64e:	454c      	cmp	r4, r9
 800e650:	d206      	bcs.n	800e660 <__hexnan+0xa0>
 800e652:	2d07      	cmp	r5, #7
 800e654:	dc04      	bgt.n	800e660 <__hexnan+0xa0>
 800e656:	462a      	mov	r2, r5
 800e658:	4649      	mov	r1, r9
 800e65a:	4620      	mov	r0, r4
 800e65c:	f7ff ff8a 	bl	800e574 <L_shift>
 800e660:	4544      	cmp	r4, r8
 800e662:	d934      	bls.n	800e6ce <__hexnan+0x10e>
 800e664:	4623      	mov	r3, r4
 800e666:	f1a8 0204 	sub.w	r2, r8, #4
 800e66a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e66e:	429f      	cmp	r7, r3
 800e670:	f842 1f04 	str.w	r1, [r2, #4]!
 800e674:	d2f9      	bcs.n	800e66a <__hexnan+0xaa>
 800e676:	1b3b      	subs	r3, r7, r4
 800e678:	f023 0303 	bic.w	r3, r3, #3
 800e67c:	3304      	adds	r3, #4
 800e67e:	3401      	adds	r4, #1
 800e680:	3e03      	subs	r6, #3
 800e682:	42b4      	cmp	r4, r6
 800e684:	bf88      	it	hi
 800e686:	2304      	movhi	r3, #4
 800e688:	2200      	movs	r2, #0
 800e68a:	4443      	add	r3, r8
 800e68c:	f843 2b04 	str.w	r2, [r3], #4
 800e690:	429f      	cmp	r7, r3
 800e692:	d2fb      	bcs.n	800e68c <__hexnan+0xcc>
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	b91b      	cbnz	r3, 800e6a0 <__hexnan+0xe0>
 800e698:	4547      	cmp	r7, r8
 800e69a:	d127      	bne.n	800e6ec <__hexnan+0x12c>
 800e69c:	2301      	movs	r3, #1
 800e69e:	603b      	str	r3, [r7, #0]
 800e6a0:	2005      	movs	r0, #5
 800e6a2:	e026      	b.n	800e6f2 <__hexnan+0x132>
 800e6a4:	3501      	adds	r5, #1
 800e6a6:	2d08      	cmp	r5, #8
 800e6a8:	f10b 0b01 	add.w	fp, fp, #1
 800e6ac:	dd06      	ble.n	800e6bc <__hexnan+0xfc>
 800e6ae:	4544      	cmp	r4, r8
 800e6b0:	d9c3      	bls.n	800e63a <__hexnan+0x7a>
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	2501      	movs	r5, #1
 800e6b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e6ba:	3c04      	subs	r4, #4
 800e6bc:	6822      	ldr	r2, [r4, #0]
 800e6be:	f000 000f 	and.w	r0, r0, #15
 800e6c2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e6c6:	6022      	str	r2, [r4, #0]
 800e6c8:	e7b7      	b.n	800e63a <__hexnan+0x7a>
 800e6ca:	2508      	movs	r5, #8
 800e6cc:	e7b5      	b.n	800e63a <__hexnan+0x7a>
 800e6ce:	9b01      	ldr	r3, [sp, #4]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d0df      	beq.n	800e694 <__hexnan+0xd4>
 800e6d4:	f04f 32ff 	mov.w	r2, #4294967295
 800e6d8:	f1c3 0320 	rsb	r3, r3, #32
 800e6dc:	fa22 f303 	lsr.w	r3, r2, r3
 800e6e0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e6e4:	401a      	ands	r2, r3
 800e6e6:	f846 2c04 	str.w	r2, [r6, #-4]
 800e6ea:	e7d3      	b.n	800e694 <__hexnan+0xd4>
 800e6ec:	3f04      	subs	r7, #4
 800e6ee:	e7d1      	b.n	800e694 <__hexnan+0xd4>
 800e6f0:	2004      	movs	r0, #4
 800e6f2:	b007      	add	sp, #28
 800e6f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e6f8 <_localeconv_r>:
 800e6f8:	4800      	ldr	r0, [pc, #0]	; (800e6fc <_localeconv_r+0x4>)
 800e6fa:	4770      	bx	lr
 800e6fc:	20000180 	.word	0x20000180

0800e700 <malloc>:
 800e700:	4b02      	ldr	r3, [pc, #8]	; (800e70c <malloc+0xc>)
 800e702:	4601      	mov	r1, r0
 800e704:	6818      	ldr	r0, [r3, #0]
 800e706:	f000 bd57 	b.w	800f1b8 <_malloc_r>
 800e70a:	bf00      	nop
 800e70c:	20000028 	.word	0x20000028

0800e710 <__ascii_mbtowc>:
 800e710:	b082      	sub	sp, #8
 800e712:	b901      	cbnz	r1, 800e716 <__ascii_mbtowc+0x6>
 800e714:	a901      	add	r1, sp, #4
 800e716:	b142      	cbz	r2, 800e72a <__ascii_mbtowc+0x1a>
 800e718:	b14b      	cbz	r3, 800e72e <__ascii_mbtowc+0x1e>
 800e71a:	7813      	ldrb	r3, [r2, #0]
 800e71c:	600b      	str	r3, [r1, #0]
 800e71e:	7812      	ldrb	r2, [r2, #0]
 800e720:	1e10      	subs	r0, r2, #0
 800e722:	bf18      	it	ne
 800e724:	2001      	movne	r0, #1
 800e726:	b002      	add	sp, #8
 800e728:	4770      	bx	lr
 800e72a:	4610      	mov	r0, r2
 800e72c:	e7fb      	b.n	800e726 <__ascii_mbtowc+0x16>
 800e72e:	f06f 0001 	mvn.w	r0, #1
 800e732:	e7f8      	b.n	800e726 <__ascii_mbtowc+0x16>

0800e734 <memchr>:
 800e734:	4603      	mov	r3, r0
 800e736:	b510      	push	{r4, lr}
 800e738:	b2c9      	uxtb	r1, r1
 800e73a:	4402      	add	r2, r0
 800e73c:	4293      	cmp	r3, r2
 800e73e:	4618      	mov	r0, r3
 800e740:	d101      	bne.n	800e746 <memchr+0x12>
 800e742:	2000      	movs	r0, #0
 800e744:	e003      	b.n	800e74e <memchr+0x1a>
 800e746:	7804      	ldrb	r4, [r0, #0]
 800e748:	3301      	adds	r3, #1
 800e74a:	428c      	cmp	r4, r1
 800e74c:	d1f6      	bne.n	800e73c <memchr+0x8>
 800e74e:	bd10      	pop	{r4, pc}

0800e750 <_Balloc>:
 800e750:	b570      	push	{r4, r5, r6, lr}
 800e752:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e754:	4604      	mov	r4, r0
 800e756:	460d      	mov	r5, r1
 800e758:	b976      	cbnz	r6, 800e778 <_Balloc+0x28>
 800e75a:	2010      	movs	r0, #16
 800e75c:	f7ff ffd0 	bl	800e700 <malloc>
 800e760:	4602      	mov	r2, r0
 800e762:	6260      	str	r0, [r4, #36]	; 0x24
 800e764:	b920      	cbnz	r0, 800e770 <_Balloc+0x20>
 800e766:	2166      	movs	r1, #102	; 0x66
 800e768:	4b17      	ldr	r3, [pc, #92]	; (800e7c8 <_Balloc+0x78>)
 800e76a:	4818      	ldr	r0, [pc, #96]	; (800e7cc <_Balloc+0x7c>)
 800e76c:	f000 ff2c 	bl	800f5c8 <__assert_func>
 800e770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e774:	6006      	str	r6, [r0, #0]
 800e776:	60c6      	str	r6, [r0, #12]
 800e778:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e77a:	68f3      	ldr	r3, [r6, #12]
 800e77c:	b183      	cbz	r3, 800e7a0 <_Balloc+0x50>
 800e77e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e786:	b9b8      	cbnz	r0, 800e7b8 <_Balloc+0x68>
 800e788:	2101      	movs	r1, #1
 800e78a:	fa01 f605 	lsl.w	r6, r1, r5
 800e78e:	1d72      	adds	r2, r6, #5
 800e790:	4620      	mov	r0, r4
 800e792:	0092      	lsls	r2, r2, #2
 800e794:	f000 fc94 	bl	800f0c0 <_calloc_r>
 800e798:	b160      	cbz	r0, 800e7b4 <_Balloc+0x64>
 800e79a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e79e:	e00e      	b.n	800e7be <_Balloc+0x6e>
 800e7a0:	2221      	movs	r2, #33	; 0x21
 800e7a2:	2104      	movs	r1, #4
 800e7a4:	4620      	mov	r0, r4
 800e7a6:	f000 fc8b 	bl	800f0c0 <_calloc_r>
 800e7aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7ac:	60f0      	str	r0, [r6, #12]
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d1e4      	bne.n	800e77e <_Balloc+0x2e>
 800e7b4:	2000      	movs	r0, #0
 800e7b6:	bd70      	pop	{r4, r5, r6, pc}
 800e7b8:	6802      	ldr	r2, [r0, #0]
 800e7ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e7be:	2300      	movs	r3, #0
 800e7c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e7c4:	e7f7      	b.n	800e7b6 <_Balloc+0x66>
 800e7c6:	bf00      	nop
 800e7c8:	08010a6e 	.word	0x08010a6e
 800e7cc:	08010b6c 	.word	0x08010b6c

0800e7d0 <_Bfree>:
 800e7d0:	b570      	push	{r4, r5, r6, lr}
 800e7d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e7d4:	4605      	mov	r5, r0
 800e7d6:	460c      	mov	r4, r1
 800e7d8:	b976      	cbnz	r6, 800e7f8 <_Bfree+0x28>
 800e7da:	2010      	movs	r0, #16
 800e7dc:	f7ff ff90 	bl	800e700 <malloc>
 800e7e0:	4602      	mov	r2, r0
 800e7e2:	6268      	str	r0, [r5, #36]	; 0x24
 800e7e4:	b920      	cbnz	r0, 800e7f0 <_Bfree+0x20>
 800e7e6:	218a      	movs	r1, #138	; 0x8a
 800e7e8:	4b08      	ldr	r3, [pc, #32]	; (800e80c <_Bfree+0x3c>)
 800e7ea:	4809      	ldr	r0, [pc, #36]	; (800e810 <_Bfree+0x40>)
 800e7ec:	f000 feec 	bl	800f5c8 <__assert_func>
 800e7f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7f4:	6006      	str	r6, [r0, #0]
 800e7f6:	60c6      	str	r6, [r0, #12]
 800e7f8:	b13c      	cbz	r4, 800e80a <_Bfree+0x3a>
 800e7fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7fc:	6862      	ldr	r2, [r4, #4]
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e804:	6021      	str	r1, [r4, #0]
 800e806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	08010a6e 	.word	0x08010a6e
 800e810:	08010b6c 	.word	0x08010b6c

0800e814 <__multadd>:
 800e814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e818:	4607      	mov	r7, r0
 800e81a:	460c      	mov	r4, r1
 800e81c:	461e      	mov	r6, r3
 800e81e:	2000      	movs	r0, #0
 800e820:	690d      	ldr	r5, [r1, #16]
 800e822:	f101 0c14 	add.w	ip, r1, #20
 800e826:	f8dc 3000 	ldr.w	r3, [ip]
 800e82a:	3001      	adds	r0, #1
 800e82c:	b299      	uxth	r1, r3
 800e82e:	fb02 6101 	mla	r1, r2, r1, r6
 800e832:	0c1e      	lsrs	r6, r3, #16
 800e834:	0c0b      	lsrs	r3, r1, #16
 800e836:	fb02 3306 	mla	r3, r2, r6, r3
 800e83a:	b289      	uxth	r1, r1
 800e83c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e840:	4285      	cmp	r5, r0
 800e842:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e846:	f84c 1b04 	str.w	r1, [ip], #4
 800e84a:	dcec      	bgt.n	800e826 <__multadd+0x12>
 800e84c:	b30e      	cbz	r6, 800e892 <__multadd+0x7e>
 800e84e:	68a3      	ldr	r3, [r4, #8]
 800e850:	42ab      	cmp	r3, r5
 800e852:	dc19      	bgt.n	800e888 <__multadd+0x74>
 800e854:	6861      	ldr	r1, [r4, #4]
 800e856:	4638      	mov	r0, r7
 800e858:	3101      	adds	r1, #1
 800e85a:	f7ff ff79 	bl	800e750 <_Balloc>
 800e85e:	4680      	mov	r8, r0
 800e860:	b928      	cbnz	r0, 800e86e <__multadd+0x5a>
 800e862:	4602      	mov	r2, r0
 800e864:	21b5      	movs	r1, #181	; 0xb5
 800e866:	4b0c      	ldr	r3, [pc, #48]	; (800e898 <__multadd+0x84>)
 800e868:	480c      	ldr	r0, [pc, #48]	; (800e89c <__multadd+0x88>)
 800e86a:	f000 fead 	bl	800f5c8 <__assert_func>
 800e86e:	6922      	ldr	r2, [r4, #16]
 800e870:	f104 010c 	add.w	r1, r4, #12
 800e874:	3202      	adds	r2, #2
 800e876:	0092      	lsls	r2, r2, #2
 800e878:	300c      	adds	r0, #12
 800e87a:	f7fd f811 	bl	800b8a0 <memcpy>
 800e87e:	4621      	mov	r1, r4
 800e880:	4638      	mov	r0, r7
 800e882:	f7ff ffa5 	bl	800e7d0 <_Bfree>
 800e886:	4644      	mov	r4, r8
 800e888:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e88c:	3501      	adds	r5, #1
 800e88e:	615e      	str	r6, [r3, #20]
 800e890:	6125      	str	r5, [r4, #16]
 800e892:	4620      	mov	r0, r4
 800e894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e898:	08010ae0 	.word	0x08010ae0
 800e89c:	08010b6c 	.word	0x08010b6c

0800e8a0 <__s2b>:
 800e8a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8a4:	4615      	mov	r5, r2
 800e8a6:	2209      	movs	r2, #9
 800e8a8:	461f      	mov	r7, r3
 800e8aa:	3308      	adds	r3, #8
 800e8ac:	460c      	mov	r4, r1
 800e8ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800e8b2:	4606      	mov	r6, r0
 800e8b4:	2201      	movs	r2, #1
 800e8b6:	2100      	movs	r1, #0
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	db09      	blt.n	800e8d0 <__s2b+0x30>
 800e8bc:	4630      	mov	r0, r6
 800e8be:	f7ff ff47 	bl	800e750 <_Balloc>
 800e8c2:	b940      	cbnz	r0, 800e8d6 <__s2b+0x36>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	21ce      	movs	r1, #206	; 0xce
 800e8c8:	4b18      	ldr	r3, [pc, #96]	; (800e92c <__s2b+0x8c>)
 800e8ca:	4819      	ldr	r0, [pc, #100]	; (800e930 <__s2b+0x90>)
 800e8cc:	f000 fe7c 	bl	800f5c8 <__assert_func>
 800e8d0:	0052      	lsls	r2, r2, #1
 800e8d2:	3101      	adds	r1, #1
 800e8d4:	e7f0      	b.n	800e8b8 <__s2b+0x18>
 800e8d6:	9b08      	ldr	r3, [sp, #32]
 800e8d8:	2d09      	cmp	r5, #9
 800e8da:	6143      	str	r3, [r0, #20]
 800e8dc:	f04f 0301 	mov.w	r3, #1
 800e8e0:	6103      	str	r3, [r0, #16]
 800e8e2:	dd16      	ble.n	800e912 <__s2b+0x72>
 800e8e4:	f104 0909 	add.w	r9, r4, #9
 800e8e8:	46c8      	mov	r8, r9
 800e8ea:	442c      	add	r4, r5
 800e8ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e8f0:	4601      	mov	r1, r0
 800e8f2:	220a      	movs	r2, #10
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	3b30      	subs	r3, #48	; 0x30
 800e8f8:	f7ff ff8c 	bl	800e814 <__multadd>
 800e8fc:	45a0      	cmp	r8, r4
 800e8fe:	d1f5      	bne.n	800e8ec <__s2b+0x4c>
 800e900:	f1a5 0408 	sub.w	r4, r5, #8
 800e904:	444c      	add	r4, r9
 800e906:	1b2d      	subs	r5, r5, r4
 800e908:	1963      	adds	r3, r4, r5
 800e90a:	42bb      	cmp	r3, r7
 800e90c:	db04      	blt.n	800e918 <__s2b+0x78>
 800e90e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e912:	2509      	movs	r5, #9
 800e914:	340a      	adds	r4, #10
 800e916:	e7f6      	b.n	800e906 <__s2b+0x66>
 800e918:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e91c:	4601      	mov	r1, r0
 800e91e:	220a      	movs	r2, #10
 800e920:	4630      	mov	r0, r6
 800e922:	3b30      	subs	r3, #48	; 0x30
 800e924:	f7ff ff76 	bl	800e814 <__multadd>
 800e928:	e7ee      	b.n	800e908 <__s2b+0x68>
 800e92a:	bf00      	nop
 800e92c:	08010ae0 	.word	0x08010ae0
 800e930:	08010b6c 	.word	0x08010b6c

0800e934 <__hi0bits>:
 800e934:	0c02      	lsrs	r2, r0, #16
 800e936:	0412      	lsls	r2, r2, #16
 800e938:	4603      	mov	r3, r0
 800e93a:	b9ca      	cbnz	r2, 800e970 <__hi0bits+0x3c>
 800e93c:	0403      	lsls	r3, r0, #16
 800e93e:	2010      	movs	r0, #16
 800e940:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e944:	bf04      	itt	eq
 800e946:	021b      	lsleq	r3, r3, #8
 800e948:	3008      	addeq	r0, #8
 800e94a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e94e:	bf04      	itt	eq
 800e950:	011b      	lsleq	r3, r3, #4
 800e952:	3004      	addeq	r0, #4
 800e954:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e958:	bf04      	itt	eq
 800e95a:	009b      	lsleq	r3, r3, #2
 800e95c:	3002      	addeq	r0, #2
 800e95e:	2b00      	cmp	r3, #0
 800e960:	db05      	blt.n	800e96e <__hi0bits+0x3a>
 800e962:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e966:	f100 0001 	add.w	r0, r0, #1
 800e96a:	bf08      	it	eq
 800e96c:	2020      	moveq	r0, #32
 800e96e:	4770      	bx	lr
 800e970:	2000      	movs	r0, #0
 800e972:	e7e5      	b.n	800e940 <__hi0bits+0xc>

0800e974 <__lo0bits>:
 800e974:	6803      	ldr	r3, [r0, #0]
 800e976:	4602      	mov	r2, r0
 800e978:	f013 0007 	ands.w	r0, r3, #7
 800e97c:	d00b      	beq.n	800e996 <__lo0bits+0x22>
 800e97e:	07d9      	lsls	r1, r3, #31
 800e980:	d421      	bmi.n	800e9c6 <__lo0bits+0x52>
 800e982:	0798      	lsls	r0, r3, #30
 800e984:	bf49      	itett	mi
 800e986:	085b      	lsrmi	r3, r3, #1
 800e988:	089b      	lsrpl	r3, r3, #2
 800e98a:	2001      	movmi	r0, #1
 800e98c:	6013      	strmi	r3, [r2, #0]
 800e98e:	bf5c      	itt	pl
 800e990:	2002      	movpl	r0, #2
 800e992:	6013      	strpl	r3, [r2, #0]
 800e994:	4770      	bx	lr
 800e996:	b299      	uxth	r1, r3
 800e998:	b909      	cbnz	r1, 800e99e <__lo0bits+0x2a>
 800e99a:	2010      	movs	r0, #16
 800e99c:	0c1b      	lsrs	r3, r3, #16
 800e99e:	b2d9      	uxtb	r1, r3
 800e9a0:	b909      	cbnz	r1, 800e9a6 <__lo0bits+0x32>
 800e9a2:	3008      	adds	r0, #8
 800e9a4:	0a1b      	lsrs	r3, r3, #8
 800e9a6:	0719      	lsls	r1, r3, #28
 800e9a8:	bf04      	itt	eq
 800e9aa:	091b      	lsreq	r3, r3, #4
 800e9ac:	3004      	addeq	r0, #4
 800e9ae:	0799      	lsls	r1, r3, #30
 800e9b0:	bf04      	itt	eq
 800e9b2:	089b      	lsreq	r3, r3, #2
 800e9b4:	3002      	addeq	r0, #2
 800e9b6:	07d9      	lsls	r1, r3, #31
 800e9b8:	d403      	bmi.n	800e9c2 <__lo0bits+0x4e>
 800e9ba:	085b      	lsrs	r3, r3, #1
 800e9bc:	f100 0001 	add.w	r0, r0, #1
 800e9c0:	d003      	beq.n	800e9ca <__lo0bits+0x56>
 800e9c2:	6013      	str	r3, [r2, #0]
 800e9c4:	4770      	bx	lr
 800e9c6:	2000      	movs	r0, #0
 800e9c8:	4770      	bx	lr
 800e9ca:	2020      	movs	r0, #32
 800e9cc:	4770      	bx	lr
	...

0800e9d0 <__i2b>:
 800e9d0:	b510      	push	{r4, lr}
 800e9d2:	460c      	mov	r4, r1
 800e9d4:	2101      	movs	r1, #1
 800e9d6:	f7ff febb 	bl	800e750 <_Balloc>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	b928      	cbnz	r0, 800e9ea <__i2b+0x1a>
 800e9de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e9e2:	4b04      	ldr	r3, [pc, #16]	; (800e9f4 <__i2b+0x24>)
 800e9e4:	4804      	ldr	r0, [pc, #16]	; (800e9f8 <__i2b+0x28>)
 800e9e6:	f000 fdef 	bl	800f5c8 <__assert_func>
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	6144      	str	r4, [r0, #20]
 800e9ee:	6103      	str	r3, [r0, #16]
 800e9f0:	bd10      	pop	{r4, pc}
 800e9f2:	bf00      	nop
 800e9f4:	08010ae0 	.word	0x08010ae0
 800e9f8:	08010b6c 	.word	0x08010b6c

0800e9fc <__multiply>:
 800e9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea00:	4691      	mov	r9, r2
 800ea02:	690a      	ldr	r2, [r1, #16]
 800ea04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ea08:	460c      	mov	r4, r1
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	bfbe      	ittt	lt
 800ea0e:	460b      	movlt	r3, r1
 800ea10:	464c      	movlt	r4, r9
 800ea12:	4699      	movlt	r9, r3
 800ea14:	6927      	ldr	r7, [r4, #16]
 800ea16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea1a:	68a3      	ldr	r3, [r4, #8]
 800ea1c:	6861      	ldr	r1, [r4, #4]
 800ea1e:	eb07 060a 	add.w	r6, r7, sl
 800ea22:	42b3      	cmp	r3, r6
 800ea24:	b085      	sub	sp, #20
 800ea26:	bfb8      	it	lt
 800ea28:	3101      	addlt	r1, #1
 800ea2a:	f7ff fe91 	bl	800e750 <_Balloc>
 800ea2e:	b930      	cbnz	r0, 800ea3e <__multiply+0x42>
 800ea30:	4602      	mov	r2, r0
 800ea32:	f240 115d 	movw	r1, #349	; 0x15d
 800ea36:	4b43      	ldr	r3, [pc, #268]	; (800eb44 <__multiply+0x148>)
 800ea38:	4843      	ldr	r0, [pc, #268]	; (800eb48 <__multiply+0x14c>)
 800ea3a:	f000 fdc5 	bl	800f5c8 <__assert_func>
 800ea3e:	f100 0514 	add.w	r5, r0, #20
 800ea42:	462b      	mov	r3, r5
 800ea44:	2200      	movs	r2, #0
 800ea46:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ea4a:	4543      	cmp	r3, r8
 800ea4c:	d321      	bcc.n	800ea92 <__multiply+0x96>
 800ea4e:	f104 0314 	add.w	r3, r4, #20
 800ea52:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ea56:	f109 0314 	add.w	r3, r9, #20
 800ea5a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ea5e:	9202      	str	r2, [sp, #8]
 800ea60:	1b3a      	subs	r2, r7, r4
 800ea62:	3a15      	subs	r2, #21
 800ea64:	f022 0203 	bic.w	r2, r2, #3
 800ea68:	3204      	adds	r2, #4
 800ea6a:	f104 0115 	add.w	r1, r4, #21
 800ea6e:	428f      	cmp	r7, r1
 800ea70:	bf38      	it	cc
 800ea72:	2204      	movcc	r2, #4
 800ea74:	9201      	str	r2, [sp, #4]
 800ea76:	9a02      	ldr	r2, [sp, #8]
 800ea78:	9303      	str	r3, [sp, #12]
 800ea7a:	429a      	cmp	r2, r3
 800ea7c:	d80c      	bhi.n	800ea98 <__multiply+0x9c>
 800ea7e:	2e00      	cmp	r6, #0
 800ea80:	dd03      	ble.n	800ea8a <__multiply+0x8e>
 800ea82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d059      	beq.n	800eb3e <__multiply+0x142>
 800ea8a:	6106      	str	r6, [r0, #16]
 800ea8c:	b005      	add	sp, #20
 800ea8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea92:	f843 2b04 	str.w	r2, [r3], #4
 800ea96:	e7d8      	b.n	800ea4a <__multiply+0x4e>
 800ea98:	f8b3 a000 	ldrh.w	sl, [r3]
 800ea9c:	f1ba 0f00 	cmp.w	sl, #0
 800eaa0:	d023      	beq.n	800eaea <__multiply+0xee>
 800eaa2:	46a9      	mov	r9, r5
 800eaa4:	f04f 0c00 	mov.w	ip, #0
 800eaa8:	f104 0e14 	add.w	lr, r4, #20
 800eaac:	f85e 2b04 	ldr.w	r2, [lr], #4
 800eab0:	f8d9 1000 	ldr.w	r1, [r9]
 800eab4:	fa1f fb82 	uxth.w	fp, r2
 800eab8:	b289      	uxth	r1, r1
 800eaba:	fb0a 110b 	mla	r1, sl, fp, r1
 800eabe:	4461      	add	r1, ip
 800eac0:	f8d9 c000 	ldr.w	ip, [r9]
 800eac4:	0c12      	lsrs	r2, r2, #16
 800eac6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800eaca:	fb0a c202 	mla	r2, sl, r2, ip
 800eace:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ead2:	b289      	uxth	r1, r1
 800ead4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ead8:	4577      	cmp	r7, lr
 800eada:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eade:	f849 1b04 	str.w	r1, [r9], #4
 800eae2:	d8e3      	bhi.n	800eaac <__multiply+0xb0>
 800eae4:	9a01      	ldr	r2, [sp, #4]
 800eae6:	f845 c002 	str.w	ip, [r5, r2]
 800eaea:	9a03      	ldr	r2, [sp, #12]
 800eaec:	3304      	adds	r3, #4
 800eaee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800eaf2:	f1b9 0f00 	cmp.w	r9, #0
 800eaf6:	d020      	beq.n	800eb3a <__multiply+0x13e>
 800eaf8:	46ae      	mov	lr, r5
 800eafa:	f04f 0a00 	mov.w	sl, #0
 800eafe:	6829      	ldr	r1, [r5, #0]
 800eb00:	f104 0c14 	add.w	ip, r4, #20
 800eb04:	f8bc b000 	ldrh.w	fp, [ip]
 800eb08:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800eb0c:	b289      	uxth	r1, r1
 800eb0e:	fb09 220b 	mla	r2, r9, fp, r2
 800eb12:	4492      	add	sl, r2
 800eb14:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800eb18:	f84e 1b04 	str.w	r1, [lr], #4
 800eb1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eb20:	f8be 1000 	ldrh.w	r1, [lr]
 800eb24:	0c12      	lsrs	r2, r2, #16
 800eb26:	fb09 1102 	mla	r1, r9, r2, r1
 800eb2a:	4567      	cmp	r7, ip
 800eb2c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800eb30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eb34:	d8e6      	bhi.n	800eb04 <__multiply+0x108>
 800eb36:	9a01      	ldr	r2, [sp, #4]
 800eb38:	50a9      	str	r1, [r5, r2]
 800eb3a:	3504      	adds	r5, #4
 800eb3c:	e79b      	b.n	800ea76 <__multiply+0x7a>
 800eb3e:	3e01      	subs	r6, #1
 800eb40:	e79d      	b.n	800ea7e <__multiply+0x82>
 800eb42:	bf00      	nop
 800eb44:	08010ae0 	.word	0x08010ae0
 800eb48:	08010b6c 	.word	0x08010b6c

0800eb4c <__pow5mult>:
 800eb4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb50:	4615      	mov	r5, r2
 800eb52:	f012 0203 	ands.w	r2, r2, #3
 800eb56:	4606      	mov	r6, r0
 800eb58:	460f      	mov	r7, r1
 800eb5a:	d007      	beq.n	800eb6c <__pow5mult+0x20>
 800eb5c:	4c25      	ldr	r4, [pc, #148]	; (800ebf4 <__pow5mult+0xa8>)
 800eb5e:	3a01      	subs	r2, #1
 800eb60:	2300      	movs	r3, #0
 800eb62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb66:	f7ff fe55 	bl	800e814 <__multadd>
 800eb6a:	4607      	mov	r7, r0
 800eb6c:	10ad      	asrs	r5, r5, #2
 800eb6e:	d03d      	beq.n	800ebec <__pow5mult+0xa0>
 800eb70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eb72:	b97c      	cbnz	r4, 800eb94 <__pow5mult+0x48>
 800eb74:	2010      	movs	r0, #16
 800eb76:	f7ff fdc3 	bl	800e700 <malloc>
 800eb7a:	4602      	mov	r2, r0
 800eb7c:	6270      	str	r0, [r6, #36]	; 0x24
 800eb7e:	b928      	cbnz	r0, 800eb8c <__pow5mult+0x40>
 800eb80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800eb84:	4b1c      	ldr	r3, [pc, #112]	; (800ebf8 <__pow5mult+0xac>)
 800eb86:	481d      	ldr	r0, [pc, #116]	; (800ebfc <__pow5mult+0xb0>)
 800eb88:	f000 fd1e 	bl	800f5c8 <__assert_func>
 800eb8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb90:	6004      	str	r4, [r0, #0]
 800eb92:	60c4      	str	r4, [r0, #12]
 800eb94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eb98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb9c:	b94c      	cbnz	r4, 800ebb2 <__pow5mult+0x66>
 800eb9e:	f240 2171 	movw	r1, #625	; 0x271
 800eba2:	4630      	mov	r0, r6
 800eba4:	f7ff ff14 	bl	800e9d0 <__i2b>
 800eba8:	2300      	movs	r3, #0
 800ebaa:	4604      	mov	r4, r0
 800ebac:	f8c8 0008 	str.w	r0, [r8, #8]
 800ebb0:	6003      	str	r3, [r0, #0]
 800ebb2:	f04f 0900 	mov.w	r9, #0
 800ebb6:	07eb      	lsls	r3, r5, #31
 800ebb8:	d50a      	bpl.n	800ebd0 <__pow5mult+0x84>
 800ebba:	4639      	mov	r1, r7
 800ebbc:	4622      	mov	r2, r4
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	f7ff ff1c 	bl	800e9fc <__multiply>
 800ebc4:	4680      	mov	r8, r0
 800ebc6:	4639      	mov	r1, r7
 800ebc8:	4630      	mov	r0, r6
 800ebca:	f7ff fe01 	bl	800e7d0 <_Bfree>
 800ebce:	4647      	mov	r7, r8
 800ebd0:	106d      	asrs	r5, r5, #1
 800ebd2:	d00b      	beq.n	800ebec <__pow5mult+0xa0>
 800ebd4:	6820      	ldr	r0, [r4, #0]
 800ebd6:	b938      	cbnz	r0, 800ebe8 <__pow5mult+0x9c>
 800ebd8:	4622      	mov	r2, r4
 800ebda:	4621      	mov	r1, r4
 800ebdc:	4630      	mov	r0, r6
 800ebde:	f7ff ff0d 	bl	800e9fc <__multiply>
 800ebe2:	6020      	str	r0, [r4, #0]
 800ebe4:	f8c0 9000 	str.w	r9, [r0]
 800ebe8:	4604      	mov	r4, r0
 800ebea:	e7e4      	b.n	800ebb6 <__pow5mult+0x6a>
 800ebec:	4638      	mov	r0, r7
 800ebee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebf2:	bf00      	nop
 800ebf4:	08010cb8 	.word	0x08010cb8
 800ebf8:	08010a6e 	.word	0x08010a6e
 800ebfc:	08010b6c 	.word	0x08010b6c

0800ec00 <__lshift>:
 800ec00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec04:	460c      	mov	r4, r1
 800ec06:	4607      	mov	r7, r0
 800ec08:	4691      	mov	r9, r2
 800ec0a:	6923      	ldr	r3, [r4, #16]
 800ec0c:	6849      	ldr	r1, [r1, #4]
 800ec0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec12:	68a3      	ldr	r3, [r4, #8]
 800ec14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec18:	f108 0601 	add.w	r6, r8, #1
 800ec1c:	42b3      	cmp	r3, r6
 800ec1e:	db0b      	blt.n	800ec38 <__lshift+0x38>
 800ec20:	4638      	mov	r0, r7
 800ec22:	f7ff fd95 	bl	800e750 <_Balloc>
 800ec26:	4605      	mov	r5, r0
 800ec28:	b948      	cbnz	r0, 800ec3e <__lshift+0x3e>
 800ec2a:	4602      	mov	r2, r0
 800ec2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ec30:	4b29      	ldr	r3, [pc, #164]	; (800ecd8 <__lshift+0xd8>)
 800ec32:	482a      	ldr	r0, [pc, #168]	; (800ecdc <__lshift+0xdc>)
 800ec34:	f000 fcc8 	bl	800f5c8 <__assert_func>
 800ec38:	3101      	adds	r1, #1
 800ec3a:	005b      	lsls	r3, r3, #1
 800ec3c:	e7ee      	b.n	800ec1c <__lshift+0x1c>
 800ec3e:	2300      	movs	r3, #0
 800ec40:	f100 0114 	add.w	r1, r0, #20
 800ec44:	f100 0210 	add.w	r2, r0, #16
 800ec48:	4618      	mov	r0, r3
 800ec4a:	4553      	cmp	r3, sl
 800ec4c:	db37      	blt.n	800ecbe <__lshift+0xbe>
 800ec4e:	6920      	ldr	r0, [r4, #16]
 800ec50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec54:	f104 0314 	add.w	r3, r4, #20
 800ec58:	f019 091f 	ands.w	r9, r9, #31
 800ec5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec60:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ec64:	d02f      	beq.n	800ecc6 <__lshift+0xc6>
 800ec66:	468a      	mov	sl, r1
 800ec68:	f04f 0c00 	mov.w	ip, #0
 800ec6c:	f1c9 0e20 	rsb	lr, r9, #32
 800ec70:	681a      	ldr	r2, [r3, #0]
 800ec72:	fa02 f209 	lsl.w	r2, r2, r9
 800ec76:	ea42 020c 	orr.w	r2, r2, ip
 800ec7a:	f84a 2b04 	str.w	r2, [sl], #4
 800ec7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec82:	4298      	cmp	r0, r3
 800ec84:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ec88:	d8f2      	bhi.n	800ec70 <__lshift+0x70>
 800ec8a:	1b03      	subs	r3, r0, r4
 800ec8c:	3b15      	subs	r3, #21
 800ec8e:	f023 0303 	bic.w	r3, r3, #3
 800ec92:	3304      	adds	r3, #4
 800ec94:	f104 0215 	add.w	r2, r4, #21
 800ec98:	4290      	cmp	r0, r2
 800ec9a:	bf38      	it	cc
 800ec9c:	2304      	movcc	r3, #4
 800ec9e:	f841 c003 	str.w	ip, [r1, r3]
 800eca2:	f1bc 0f00 	cmp.w	ip, #0
 800eca6:	d001      	beq.n	800ecac <__lshift+0xac>
 800eca8:	f108 0602 	add.w	r6, r8, #2
 800ecac:	3e01      	subs	r6, #1
 800ecae:	4638      	mov	r0, r7
 800ecb0:	4621      	mov	r1, r4
 800ecb2:	612e      	str	r6, [r5, #16]
 800ecb4:	f7ff fd8c 	bl	800e7d0 <_Bfree>
 800ecb8:	4628      	mov	r0, r5
 800ecba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecbe:	f842 0f04 	str.w	r0, [r2, #4]!
 800ecc2:	3301      	adds	r3, #1
 800ecc4:	e7c1      	b.n	800ec4a <__lshift+0x4a>
 800ecc6:	3904      	subs	r1, #4
 800ecc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800eccc:	4298      	cmp	r0, r3
 800ecce:	f841 2f04 	str.w	r2, [r1, #4]!
 800ecd2:	d8f9      	bhi.n	800ecc8 <__lshift+0xc8>
 800ecd4:	e7ea      	b.n	800ecac <__lshift+0xac>
 800ecd6:	bf00      	nop
 800ecd8:	08010ae0 	.word	0x08010ae0
 800ecdc:	08010b6c 	.word	0x08010b6c

0800ece0 <__mcmp>:
 800ece0:	4603      	mov	r3, r0
 800ece2:	690a      	ldr	r2, [r1, #16]
 800ece4:	6900      	ldr	r0, [r0, #16]
 800ece6:	b530      	push	{r4, r5, lr}
 800ece8:	1a80      	subs	r0, r0, r2
 800ecea:	d10d      	bne.n	800ed08 <__mcmp+0x28>
 800ecec:	3314      	adds	r3, #20
 800ecee:	3114      	adds	r1, #20
 800ecf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ecf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ecf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ecfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ed00:	4295      	cmp	r5, r2
 800ed02:	d002      	beq.n	800ed0a <__mcmp+0x2a>
 800ed04:	d304      	bcc.n	800ed10 <__mcmp+0x30>
 800ed06:	2001      	movs	r0, #1
 800ed08:	bd30      	pop	{r4, r5, pc}
 800ed0a:	42a3      	cmp	r3, r4
 800ed0c:	d3f4      	bcc.n	800ecf8 <__mcmp+0x18>
 800ed0e:	e7fb      	b.n	800ed08 <__mcmp+0x28>
 800ed10:	f04f 30ff 	mov.w	r0, #4294967295
 800ed14:	e7f8      	b.n	800ed08 <__mcmp+0x28>
	...

0800ed18 <__mdiff>:
 800ed18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed1c:	460d      	mov	r5, r1
 800ed1e:	4607      	mov	r7, r0
 800ed20:	4611      	mov	r1, r2
 800ed22:	4628      	mov	r0, r5
 800ed24:	4614      	mov	r4, r2
 800ed26:	f7ff ffdb 	bl	800ece0 <__mcmp>
 800ed2a:	1e06      	subs	r6, r0, #0
 800ed2c:	d111      	bne.n	800ed52 <__mdiff+0x3a>
 800ed2e:	4631      	mov	r1, r6
 800ed30:	4638      	mov	r0, r7
 800ed32:	f7ff fd0d 	bl	800e750 <_Balloc>
 800ed36:	4602      	mov	r2, r0
 800ed38:	b928      	cbnz	r0, 800ed46 <__mdiff+0x2e>
 800ed3a:	f240 2132 	movw	r1, #562	; 0x232
 800ed3e:	4b3a      	ldr	r3, [pc, #232]	; (800ee28 <__mdiff+0x110>)
 800ed40:	483a      	ldr	r0, [pc, #232]	; (800ee2c <__mdiff+0x114>)
 800ed42:	f000 fc41 	bl	800f5c8 <__assert_func>
 800ed46:	2301      	movs	r3, #1
 800ed48:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ed4c:	4610      	mov	r0, r2
 800ed4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed52:	bfa4      	itt	ge
 800ed54:	4623      	movge	r3, r4
 800ed56:	462c      	movge	r4, r5
 800ed58:	4638      	mov	r0, r7
 800ed5a:	6861      	ldr	r1, [r4, #4]
 800ed5c:	bfa6      	itte	ge
 800ed5e:	461d      	movge	r5, r3
 800ed60:	2600      	movge	r6, #0
 800ed62:	2601      	movlt	r6, #1
 800ed64:	f7ff fcf4 	bl	800e750 <_Balloc>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	b918      	cbnz	r0, 800ed74 <__mdiff+0x5c>
 800ed6c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ed70:	4b2d      	ldr	r3, [pc, #180]	; (800ee28 <__mdiff+0x110>)
 800ed72:	e7e5      	b.n	800ed40 <__mdiff+0x28>
 800ed74:	f102 0814 	add.w	r8, r2, #20
 800ed78:	46c2      	mov	sl, r8
 800ed7a:	f04f 0c00 	mov.w	ip, #0
 800ed7e:	6927      	ldr	r7, [r4, #16]
 800ed80:	60c6      	str	r6, [r0, #12]
 800ed82:	692e      	ldr	r6, [r5, #16]
 800ed84:	f104 0014 	add.w	r0, r4, #20
 800ed88:	f105 0914 	add.w	r9, r5, #20
 800ed8c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800ed90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ed94:	3410      	adds	r4, #16
 800ed96:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800ed9a:	f859 3b04 	ldr.w	r3, [r9], #4
 800ed9e:	fa1f f18b 	uxth.w	r1, fp
 800eda2:	448c      	add	ip, r1
 800eda4:	b299      	uxth	r1, r3
 800eda6:	0c1b      	lsrs	r3, r3, #16
 800eda8:	ebac 0101 	sub.w	r1, ip, r1
 800edac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800edb0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800edb4:	b289      	uxth	r1, r1
 800edb6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800edba:	454e      	cmp	r6, r9
 800edbc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800edc0:	f84a 3b04 	str.w	r3, [sl], #4
 800edc4:	d8e7      	bhi.n	800ed96 <__mdiff+0x7e>
 800edc6:	1b73      	subs	r3, r6, r5
 800edc8:	3b15      	subs	r3, #21
 800edca:	f023 0303 	bic.w	r3, r3, #3
 800edce:	3515      	adds	r5, #21
 800edd0:	3304      	adds	r3, #4
 800edd2:	42ae      	cmp	r6, r5
 800edd4:	bf38      	it	cc
 800edd6:	2304      	movcc	r3, #4
 800edd8:	4418      	add	r0, r3
 800edda:	4443      	add	r3, r8
 800eddc:	461e      	mov	r6, r3
 800edde:	4605      	mov	r5, r0
 800ede0:	4575      	cmp	r5, lr
 800ede2:	d30e      	bcc.n	800ee02 <__mdiff+0xea>
 800ede4:	f10e 0103 	add.w	r1, lr, #3
 800ede8:	1a09      	subs	r1, r1, r0
 800edea:	f021 0103 	bic.w	r1, r1, #3
 800edee:	3803      	subs	r0, #3
 800edf0:	4586      	cmp	lr, r0
 800edf2:	bf38      	it	cc
 800edf4:	2100      	movcc	r1, #0
 800edf6:	4419      	add	r1, r3
 800edf8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800edfc:	b18b      	cbz	r3, 800ee22 <__mdiff+0x10a>
 800edfe:	6117      	str	r7, [r2, #16]
 800ee00:	e7a4      	b.n	800ed4c <__mdiff+0x34>
 800ee02:	f855 8b04 	ldr.w	r8, [r5], #4
 800ee06:	fa1f f188 	uxth.w	r1, r8
 800ee0a:	4461      	add	r1, ip
 800ee0c:	140c      	asrs	r4, r1, #16
 800ee0e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ee12:	b289      	uxth	r1, r1
 800ee14:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ee18:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ee1c:	f846 1b04 	str.w	r1, [r6], #4
 800ee20:	e7de      	b.n	800ede0 <__mdiff+0xc8>
 800ee22:	3f01      	subs	r7, #1
 800ee24:	e7e8      	b.n	800edf8 <__mdiff+0xe0>
 800ee26:	bf00      	nop
 800ee28:	08010ae0 	.word	0x08010ae0
 800ee2c:	08010b6c 	.word	0x08010b6c

0800ee30 <__ulp>:
 800ee30:	4b11      	ldr	r3, [pc, #68]	; (800ee78 <__ulp+0x48>)
 800ee32:	400b      	ands	r3, r1
 800ee34:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	dd02      	ble.n	800ee42 <__ulp+0x12>
 800ee3c:	2000      	movs	r0, #0
 800ee3e:	4619      	mov	r1, r3
 800ee40:	4770      	bx	lr
 800ee42:	425b      	negs	r3, r3
 800ee44:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ee48:	f04f 0000 	mov.w	r0, #0
 800ee4c:	f04f 0100 	mov.w	r1, #0
 800ee50:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ee54:	da04      	bge.n	800ee60 <__ulp+0x30>
 800ee56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ee5a:	fa43 f102 	asr.w	r1, r3, r2
 800ee5e:	4770      	bx	lr
 800ee60:	f1a2 0314 	sub.w	r3, r2, #20
 800ee64:	2b1e      	cmp	r3, #30
 800ee66:	bfd6      	itet	le
 800ee68:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ee6c:	2301      	movgt	r3, #1
 800ee6e:	fa22 f303 	lsrle.w	r3, r2, r3
 800ee72:	4618      	mov	r0, r3
 800ee74:	4770      	bx	lr
 800ee76:	bf00      	nop
 800ee78:	7ff00000 	.word	0x7ff00000

0800ee7c <__b2d>:
 800ee7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee80:	6907      	ldr	r7, [r0, #16]
 800ee82:	f100 0914 	add.w	r9, r0, #20
 800ee86:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800ee8a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800ee8e:	f1a7 0804 	sub.w	r8, r7, #4
 800ee92:	4630      	mov	r0, r6
 800ee94:	f7ff fd4e 	bl	800e934 <__hi0bits>
 800ee98:	f1c0 0320 	rsb	r3, r0, #32
 800ee9c:	280a      	cmp	r0, #10
 800ee9e:	600b      	str	r3, [r1, #0]
 800eea0:	491f      	ldr	r1, [pc, #124]	; (800ef20 <__b2d+0xa4>)
 800eea2:	dc17      	bgt.n	800eed4 <__b2d+0x58>
 800eea4:	45c1      	cmp	r9, r8
 800eea6:	bf28      	it	cs
 800eea8:	2200      	movcs	r2, #0
 800eeaa:	f1c0 0c0b 	rsb	ip, r0, #11
 800eeae:	fa26 f30c 	lsr.w	r3, r6, ip
 800eeb2:	bf38      	it	cc
 800eeb4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800eeb8:	ea43 0501 	orr.w	r5, r3, r1
 800eebc:	f100 0315 	add.w	r3, r0, #21
 800eec0:	fa06 f303 	lsl.w	r3, r6, r3
 800eec4:	fa22 f20c 	lsr.w	r2, r2, ip
 800eec8:	ea43 0402 	orr.w	r4, r3, r2
 800eecc:	4620      	mov	r0, r4
 800eece:	4629      	mov	r1, r5
 800eed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eed4:	45c1      	cmp	r9, r8
 800eed6:	bf2e      	itee	cs
 800eed8:	2200      	movcs	r2, #0
 800eeda:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800eede:	f1a7 0808 	subcc.w	r8, r7, #8
 800eee2:	f1b0 030b 	subs.w	r3, r0, #11
 800eee6:	d016      	beq.n	800ef16 <__b2d+0x9a>
 800eee8:	f1c3 0720 	rsb	r7, r3, #32
 800eeec:	fa22 f107 	lsr.w	r1, r2, r7
 800eef0:	45c8      	cmp	r8, r9
 800eef2:	fa06 f603 	lsl.w	r6, r6, r3
 800eef6:	ea46 0601 	orr.w	r6, r6, r1
 800eefa:	bf94      	ite	ls
 800eefc:	2100      	movls	r1, #0
 800eefe:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800ef02:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800ef06:	fa02 f003 	lsl.w	r0, r2, r3
 800ef0a:	40f9      	lsrs	r1, r7
 800ef0c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ef10:	ea40 0401 	orr.w	r4, r0, r1
 800ef14:	e7da      	b.n	800eecc <__b2d+0x50>
 800ef16:	4614      	mov	r4, r2
 800ef18:	ea46 0501 	orr.w	r5, r6, r1
 800ef1c:	e7d6      	b.n	800eecc <__b2d+0x50>
 800ef1e:	bf00      	nop
 800ef20:	3ff00000 	.word	0x3ff00000

0800ef24 <__d2b>:
 800ef24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ef28:	2101      	movs	r1, #1
 800ef2a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ef2e:	4690      	mov	r8, r2
 800ef30:	461d      	mov	r5, r3
 800ef32:	f7ff fc0d 	bl	800e750 <_Balloc>
 800ef36:	4604      	mov	r4, r0
 800ef38:	b930      	cbnz	r0, 800ef48 <__d2b+0x24>
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	f240 310a 	movw	r1, #778	; 0x30a
 800ef40:	4b24      	ldr	r3, [pc, #144]	; (800efd4 <__d2b+0xb0>)
 800ef42:	4825      	ldr	r0, [pc, #148]	; (800efd8 <__d2b+0xb4>)
 800ef44:	f000 fb40 	bl	800f5c8 <__assert_func>
 800ef48:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ef4c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ef50:	bb2d      	cbnz	r5, 800ef9e <__d2b+0x7a>
 800ef52:	9301      	str	r3, [sp, #4]
 800ef54:	f1b8 0300 	subs.w	r3, r8, #0
 800ef58:	d026      	beq.n	800efa8 <__d2b+0x84>
 800ef5a:	4668      	mov	r0, sp
 800ef5c:	9300      	str	r3, [sp, #0]
 800ef5e:	f7ff fd09 	bl	800e974 <__lo0bits>
 800ef62:	9900      	ldr	r1, [sp, #0]
 800ef64:	b1f0      	cbz	r0, 800efa4 <__d2b+0x80>
 800ef66:	9a01      	ldr	r2, [sp, #4]
 800ef68:	f1c0 0320 	rsb	r3, r0, #32
 800ef6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ef70:	430b      	orrs	r3, r1
 800ef72:	40c2      	lsrs	r2, r0
 800ef74:	6163      	str	r3, [r4, #20]
 800ef76:	9201      	str	r2, [sp, #4]
 800ef78:	9b01      	ldr	r3, [sp, #4]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	bf14      	ite	ne
 800ef7e:	2102      	movne	r1, #2
 800ef80:	2101      	moveq	r1, #1
 800ef82:	61a3      	str	r3, [r4, #24]
 800ef84:	6121      	str	r1, [r4, #16]
 800ef86:	b1c5      	cbz	r5, 800efba <__d2b+0x96>
 800ef88:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ef8c:	4405      	add	r5, r0
 800ef8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ef92:	603d      	str	r5, [r7, #0]
 800ef94:	6030      	str	r0, [r6, #0]
 800ef96:	4620      	mov	r0, r4
 800ef98:	b002      	add	sp, #8
 800ef9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800efa2:	e7d6      	b.n	800ef52 <__d2b+0x2e>
 800efa4:	6161      	str	r1, [r4, #20]
 800efa6:	e7e7      	b.n	800ef78 <__d2b+0x54>
 800efa8:	a801      	add	r0, sp, #4
 800efaa:	f7ff fce3 	bl	800e974 <__lo0bits>
 800efae:	2101      	movs	r1, #1
 800efb0:	9b01      	ldr	r3, [sp, #4]
 800efb2:	6121      	str	r1, [r4, #16]
 800efb4:	6163      	str	r3, [r4, #20]
 800efb6:	3020      	adds	r0, #32
 800efb8:	e7e5      	b.n	800ef86 <__d2b+0x62>
 800efba:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800efbe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800efc2:	6038      	str	r0, [r7, #0]
 800efc4:	6918      	ldr	r0, [r3, #16]
 800efc6:	f7ff fcb5 	bl	800e934 <__hi0bits>
 800efca:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800efce:	6031      	str	r1, [r6, #0]
 800efd0:	e7e1      	b.n	800ef96 <__d2b+0x72>
 800efd2:	bf00      	nop
 800efd4:	08010ae0 	.word	0x08010ae0
 800efd8:	08010b6c 	.word	0x08010b6c

0800efdc <__ratio>:
 800efdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe0:	4688      	mov	r8, r1
 800efe2:	4669      	mov	r1, sp
 800efe4:	4681      	mov	r9, r0
 800efe6:	f7ff ff49 	bl	800ee7c <__b2d>
 800efea:	460f      	mov	r7, r1
 800efec:	4604      	mov	r4, r0
 800efee:	460d      	mov	r5, r1
 800eff0:	4640      	mov	r0, r8
 800eff2:	a901      	add	r1, sp, #4
 800eff4:	f7ff ff42 	bl	800ee7c <__b2d>
 800eff8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800effc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f000:	468b      	mov	fp, r1
 800f002:	eba3 0c02 	sub.w	ip, r3, r2
 800f006:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f00a:	1a9b      	subs	r3, r3, r2
 800f00c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f010:	2b00      	cmp	r3, #0
 800f012:	bfd5      	itete	le
 800f014:	460a      	movle	r2, r1
 800f016:	462a      	movgt	r2, r5
 800f018:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f01c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f020:	bfd8      	it	le
 800f022:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f026:	465b      	mov	r3, fp
 800f028:	4602      	mov	r2, r0
 800f02a:	4639      	mov	r1, r7
 800f02c:	4620      	mov	r0, r4
 800f02e:	f7f1 fb95 	bl	800075c <__aeabi_ddiv>
 800f032:	b003      	add	sp, #12
 800f034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f038 <__copybits>:
 800f038:	3901      	subs	r1, #1
 800f03a:	b570      	push	{r4, r5, r6, lr}
 800f03c:	1149      	asrs	r1, r1, #5
 800f03e:	6914      	ldr	r4, [r2, #16]
 800f040:	3101      	adds	r1, #1
 800f042:	f102 0314 	add.w	r3, r2, #20
 800f046:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f04a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f04e:	1f05      	subs	r5, r0, #4
 800f050:	42a3      	cmp	r3, r4
 800f052:	d30c      	bcc.n	800f06e <__copybits+0x36>
 800f054:	1aa3      	subs	r3, r4, r2
 800f056:	3b11      	subs	r3, #17
 800f058:	f023 0303 	bic.w	r3, r3, #3
 800f05c:	3211      	adds	r2, #17
 800f05e:	42a2      	cmp	r2, r4
 800f060:	bf88      	it	hi
 800f062:	2300      	movhi	r3, #0
 800f064:	4418      	add	r0, r3
 800f066:	2300      	movs	r3, #0
 800f068:	4288      	cmp	r0, r1
 800f06a:	d305      	bcc.n	800f078 <__copybits+0x40>
 800f06c:	bd70      	pop	{r4, r5, r6, pc}
 800f06e:	f853 6b04 	ldr.w	r6, [r3], #4
 800f072:	f845 6f04 	str.w	r6, [r5, #4]!
 800f076:	e7eb      	b.n	800f050 <__copybits+0x18>
 800f078:	f840 3b04 	str.w	r3, [r0], #4
 800f07c:	e7f4      	b.n	800f068 <__copybits+0x30>

0800f07e <__any_on>:
 800f07e:	f100 0214 	add.w	r2, r0, #20
 800f082:	6900      	ldr	r0, [r0, #16]
 800f084:	114b      	asrs	r3, r1, #5
 800f086:	4298      	cmp	r0, r3
 800f088:	b510      	push	{r4, lr}
 800f08a:	db11      	blt.n	800f0b0 <__any_on+0x32>
 800f08c:	dd0a      	ble.n	800f0a4 <__any_on+0x26>
 800f08e:	f011 011f 	ands.w	r1, r1, #31
 800f092:	d007      	beq.n	800f0a4 <__any_on+0x26>
 800f094:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f098:	fa24 f001 	lsr.w	r0, r4, r1
 800f09c:	fa00 f101 	lsl.w	r1, r0, r1
 800f0a0:	428c      	cmp	r4, r1
 800f0a2:	d10b      	bne.n	800f0bc <__any_on+0x3e>
 800f0a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f0a8:	4293      	cmp	r3, r2
 800f0aa:	d803      	bhi.n	800f0b4 <__any_on+0x36>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	bd10      	pop	{r4, pc}
 800f0b0:	4603      	mov	r3, r0
 800f0b2:	e7f7      	b.n	800f0a4 <__any_on+0x26>
 800f0b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0b8:	2900      	cmp	r1, #0
 800f0ba:	d0f5      	beq.n	800f0a8 <__any_on+0x2a>
 800f0bc:	2001      	movs	r0, #1
 800f0be:	e7f6      	b.n	800f0ae <__any_on+0x30>

0800f0c0 <_calloc_r>:
 800f0c0:	b570      	push	{r4, r5, r6, lr}
 800f0c2:	fba1 5402 	umull	r5, r4, r1, r2
 800f0c6:	b934      	cbnz	r4, 800f0d6 <_calloc_r+0x16>
 800f0c8:	4629      	mov	r1, r5
 800f0ca:	f000 f875 	bl	800f1b8 <_malloc_r>
 800f0ce:	4606      	mov	r6, r0
 800f0d0:	b928      	cbnz	r0, 800f0de <_calloc_r+0x1e>
 800f0d2:	4630      	mov	r0, r6
 800f0d4:	bd70      	pop	{r4, r5, r6, pc}
 800f0d6:	220c      	movs	r2, #12
 800f0d8:	2600      	movs	r6, #0
 800f0da:	6002      	str	r2, [r0, #0]
 800f0dc:	e7f9      	b.n	800f0d2 <_calloc_r+0x12>
 800f0de:	462a      	mov	r2, r5
 800f0e0:	4621      	mov	r1, r4
 800f0e2:	f7fc fbeb 	bl	800b8bc <memset>
 800f0e6:	e7f4      	b.n	800f0d2 <_calloc_r+0x12>

0800f0e8 <_free_r>:
 800f0e8:	b538      	push	{r3, r4, r5, lr}
 800f0ea:	4605      	mov	r5, r0
 800f0ec:	2900      	cmp	r1, #0
 800f0ee:	d040      	beq.n	800f172 <_free_r+0x8a>
 800f0f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0f4:	1f0c      	subs	r4, r1, #4
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	bfb8      	it	lt
 800f0fa:	18e4      	addlt	r4, r4, r3
 800f0fc:	f000 faae 	bl	800f65c <__malloc_lock>
 800f100:	4a1c      	ldr	r2, [pc, #112]	; (800f174 <_free_r+0x8c>)
 800f102:	6813      	ldr	r3, [r2, #0]
 800f104:	b933      	cbnz	r3, 800f114 <_free_r+0x2c>
 800f106:	6063      	str	r3, [r4, #4]
 800f108:	6014      	str	r4, [r2, #0]
 800f10a:	4628      	mov	r0, r5
 800f10c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f110:	f000 baaa 	b.w	800f668 <__malloc_unlock>
 800f114:	42a3      	cmp	r3, r4
 800f116:	d908      	bls.n	800f12a <_free_r+0x42>
 800f118:	6820      	ldr	r0, [r4, #0]
 800f11a:	1821      	adds	r1, r4, r0
 800f11c:	428b      	cmp	r3, r1
 800f11e:	bf01      	itttt	eq
 800f120:	6819      	ldreq	r1, [r3, #0]
 800f122:	685b      	ldreq	r3, [r3, #4]
 800f124:	1809      	addeq	r1, r1, r0
 800f126:	6021      	streq	r1, [r4, #0]
 800f128:	e7ed      	b.n	800f106 <_free_r+0x1e>
 800f12a:	461a      	mov	r2, r3
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	b10b      	cbz	r3, 800f134 <_free_r+0x4c>
 800f130:	42a3      	cmp	r3, r4
 800f132:	d9fa      	bls.n	800f12a <_free_r+0x42>
 800f134:	6811      	ldr	r1, [r2, #0]
 800f136:	1850      	adds	r0, r2, r1
 800f138:	42a0      	cmp	r0, r4
 800f13a:	d10b      	bne.n	800f154 <_free_r+0x6c>
 800f13c:	6820      	ldr	r0, [r4, #0]
 800f13e:	4401      	add	r1, r0
 800f140:	1850      	adds	r0, r2, r1
 800f142:	4283      	cmp	r3, r0
 800f144:	6011      	str	r1, [r2, #0]
 800f146:	d1e0      	bne.n	800f10a <_free_r+0x22>
 800f148:	6818      	ldr	r0, [r3, #0]
 800f14a:	685b      	ldr	r3, [r3, #4]
 800f14c:	4401      	add	r1, r0
 800f14e:	6011      	str	r1, [r2, #0]
 800f150:	6053      	str	r3, [r2, #4]
 800f152:	e7da      	b.n	800f10a <_free_r+0x22>
 800f154:	d902      	bls.n	800f15c <_free_r+0x74>
 800f156:	230c      	movs	r3, #12
 800f158:	602b      	str	r3, [r5, #0]
 800f15a:	e7d6      	b.n	800f10a <_free_r+0x22>
 800f15c:	6820      	ldr	r0, [r4, #0]
 800f15e:	1821      	adds	r1, r4, r0
 800f160:	428b      	cmp	r3, r1
 800f162:	bf01      	itttt	eq
 800f164:	6819      	ldreq	r1, [r3, #0]
 800f166:	685b      	ldreq	r3, [r3, #4]
 800f168:	1809      	addeq	r1, r1, r0
 800f16a:	6021      	streq	r1, [r4, #0]
 800f16c:	6063      	str	r3, [r4, #4]
 800f16e:	6054      	str	r4, [r2, #4]
 800f170:	e7cb      	b.n	800f10a <_free_r+0x22>
 800f172:	bd38      	pop	{r3, r4, r5, pc}
 800f174:	20001398 	.word	0x20001398

0800f178 <sbrk_aligned>:
 800f178:	b570      	push	{r4, r5, r6, lr}
 800f17a:	4e0e      	ldr	r6, [pc, #56]	; (800f1b4 <sbrk_aligned+0x3c>)
 800f17c:	460c      	mov	r4, r1
 800f17e:	6831      	ldr	r1, [r6, #0]
 800f180:	4605      	mov	r5, r0
 800f182:	b911      	cbnz	r1, 800f18a <sbrk_aligned+0x12>
 800f184:	f000 f9ee 	bl	800f564 <_sbrk_r>
 800f188:	6030      	str	r0, [r6, #0]
 800f18a:	4621      	mov	r1, r4
 800f18c:	4628      	mov	r0, r5
 800f18e:	f000 f9e9 	bl	800f564 <_sbrk_r>
 800f192:	1c43      	adds	r3, r0, #1
 800f194:	d00a      	beq.n	800f1ac <sbrk_aligned+0x34>
 800f196:	1cc4      	adds	r4, r0, #3
 800f198:	f024 0403 	bic.w	r4, r4, #3
 800f19c:	42a0      	cmp	r0, r4
 800f19e:	d007      	beq.n	800f1b0 <sbrk_aligned+0x38>
 800f1a0:	1a21      	subs	r1, r4, r0
 800f1a2:	4628      	mov	r0, r5
 800f1a4:	f000 f9de 	bl	800f564 <_sbrk_r>
 800f1a8:	3001      	adds	r0, #1
 800f1aa:	d101      	bne.n	800f1b0 <sbrk_aligned+0x38>
 800f1ac:	f04f 34ff 	mov.w	r4, #4294967295
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	bd70      	pop	{r4, r5, r6, pc}
 800f1b4:	2000139c 	.word	0x2000139c

0800f1b8 <_malloc_r>:
 800f1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1bc:	1ccd      	adds	r5, r1, #3
 800f1be:	f025 0503 	bic.w	r5, r5, #3
 800f1c2:	3508      	adds	r5, #8
 800f1c4:	2d0c      	cmp	r5, #12
 800f1c6:	bf38      	it	cc
 800f1c8:	250c      	movcc	r5, #12
 800f1ca:	2d00      	cmp	r5, #0
 800f1cc:	4607      	mov	r7, r0
 800f1ce:	db01      	blt.n	800f1d4 <_malloc_r+0x1c>
 800f1d0:	42a9      	cmp	r1, r5
 800f1d2:	d905      	bls.n	800f1e0 <_malloc_r+0x28>
 800f1d4:	230c      	movs	r3, #12
 800f1d6:	2600      	movs	r6, #0
 800f1d8:	603b      	str	r3, [r7, #0]
 800f1da:	4630      	mov	r0, r6
 800f1dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e0:	4e2e      	ldr	r6, [pc, #184]	; (800f29c <_malloc_r+0xe4>)
 800f1e2:	f000 fa3b 	bl	800f65c <__malloc_lock>
 800f1e6:	6833      	ldr	r3, [r6, #0]
 800f1e8:	461c      	mov	r4, r3
 800f1ea:	bb34      	cbnz	r4, 800f23a <_malloc_r+0x82>
 800f1ec:	4629      	mov	r1, r5
 800f1ee:	4638      	mov	r0, r7
 800f1f0:	f7ff ffc2 	bl	800f178 <sbrk_aligned>
 800f1f4:	1c43      	adds	r3, r0, #1
 800f1f6:	4604      	mov	r4, r0
 800f1f8:	d14d      	bne.n	800f296 <_malloc_r+0xde>
 800f1fa:	6834      	ldr	r4, [r6, #0]
 800f1fc:	4626      	mov	r6, r4
 800f1fe:	2e00      	cmp	r6, #0
 800f200:	d140      	bne.n	800f284 <_malloc_r+0xcc>
 800f202:	6823      	ldr	r3, [r4, #0]
 800f204:	4631      	mov	r1, r6
 800f206:	4638      	mov	r0, r7
 800f208:	eb04 0803 	add.w	r8, r4, r3
 800f20c:	f000 f9aa 	bl	800f564 <_sbrk_r>
 800f210:	4580      	cmp	r8, r0
 800f212:	d13a      	bne.n	800f28a <_malloc_r+0xd2>
 800f214:	6821      	ldr	r1, [r4, #0]
 800f216:	3503      	adds	r5, #3
 800f218:	1a6d      	subs	r5, r5, r1
 800f21a:	f025 0503 	bic.w	r5, r5, #3
 800f21e:	3508      	adds	r5, #8
 800f220:	2d0c      	cmp	r5, #12
 800f222:	bf38      	it	cc
 800f224:	250c      	movcc	r5, #12
 800f226:	4638      	mov	r0, r7
 800f228:	4629      	mov	r1, r5
 800f22a:	f7ff ffa5 	bl	800f178 <sbrk_aligned>
 800f22e:	3001      	adds	r0, #1
 800f230:	d02b      	beq.n	800f28a <_malloc_r+0xd2>
 800f232:	6823      	ldr	r3, [r4, #0]
 800f234:	442b      	add	r3, r5
 800f236:	6023      	str	r3, [r4, #0]
 800f238:	e00e      	b.n	800f258 <_malloc_r+0xa0>
 800f23a:	6822      	ldr	r2, [r4, #0]
 800f23c:	1b52      	subs	r2, r2, r5
 800f23e:	d41e      	bmi.n	800f27e <_malloc_r+0xc6>
 800f240:	2a0b      	cmp	r2, #11
 800f242:	d916      	bls.n	800f272 <_malloc_r+0xba>
 800f244:	1961      	adds	r1, r4, r5
 800f246:	42a3      	cmp	r3, r4
 800f248:	6025      	str	r5, [r4, #0]
 800f24a:	bf18      	it	ne
 800f24c:	6059      	strne	r1, [r3, #4]
 800f24e:	6863      	ldr	r3, [r4, #4]
 800f250:	bf08      	it	eq
 800f252:	6031      	streq	r1, [r6, #0]
 800f254:	5162      	str	r2, [r4, r5]
 800f256:	604b      	str	r3, [r1, #4]
 800f258:	4638      	mov	r0, r7
 800f25a:	f104 060b 	add.w	r6, r4, #11
 800f25e:	f000 fa03 	bl	800f668 <__malloc_unlock>
 800f262:	f026 0607 	bic.w	r6, r6, #7
 800f266:	1d23      	adds	r3, r4, #4
 800f268:	1af2      	subs	r2, r6, r3
 800f26a:	d0b6      	beq.n	800f1da <_malloc_r+0x22>
 800f26c:	1b9b      	subs	r3, r3, r6
 800f26e:	50a3      	str	r3, [r4, r2]
 800f270:	e7b3      	b.n	800f1da <_malloc_r+0x22>
 800f272:	6862      	ldr	r2, [r4, #4]
 800f274:	42a3      	cmp	r3, r4
 800f276:	bf0c      	ite	eq
 800f278:	6032      	streq	r2, [r6, #0]
 800f27a:	605a      	strne	r2, [r3, #4]
 800f27c:	e7ec      	b.n	800f258 <_malloc_r+0xa0>
 800f27e:	4623      	mov	r3, r4
 800f280:	6864      	ldr	r4, [r4, #4]
 800f282:	e7b2      	b.n	800f1ea <_malloc_r+0x32>
 800f284:	4634      	mov	r4, r6
 800f286:	6876      	ldr	r6, [r6, #4]
 800f288:	e7b9      	b.n	800f1fe <_malloc_r+0x46>
 800f28a:	230c      	movs	r3, #12
 800f28c:	4638      	mov	r0, r7
 800f28e:	603b      	str	r3, [r7, #0]
 800f290:	f000 f9ea 	bl	800f668 <__malloc_unlock>
 800f294:	e7a1      	b.n	800f1da <_malloc_r+0x22>
 800f296:	6025      	str	r5, [r4, #0]
 800f298:	e7de      	b.n	800f258 <_malloc_r+0xa0>
 800f29a:	bf00      	nop
 800f29c:	20001398 	.word	0x20001398

0800f2a0 <__ssputs_r>:
 800f2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2a4:	688e      	ldr	r6, [r1, #8]
 800f2a6:	4682      	mov	sl, r0
 800f2a8:	429e      	cmp	r6, r3
 800f2aa:	460c      	mov	r4, r1
 800f2ac:	4690      	mov	r8, r2
 800f2ae:	461f      	mov	r7, r3
 800f2b0:	d838      	bhi.n	800f324 <__ssputs_r+0x84>
 800f2b2:	898a      	ldrh	r2, [r1, #12]
 800f2b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f2b8:	d032      	beq.n	800f320 <__ssputs_r+0x80>
 800f2ba:	6825      	ldr	r5, [r4, #0]
 800f2bc:	6909      	ldr	r1, [r1, #16]
 800f2be:	3301      	adds	r3, #1
 800f2c0:	eba5 0901 	sub.w	r9, r5, r1
 800f2c4:	6965      	ldr	r5, [r4, #20]
 800f2c6:	444b      	add	r3, r9
 800f2c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2d0:	106d      	asrs	r5, r5, #1
 800f2d2:	429d      	cmp	r5, r3
 800f2d4:	bf38      	it	cc
 800f2d6:	461d      	movcc	r5, r3
 800f2d8:	0553      	lsls	r3, r2, #21
 800f2da:	d531      	bpl.n	800f340 <__ssputs_r+0xa0>
 800f2dc:	4629      	mov	r1, r5
 800f2de:	f7ff ff6b 	bl	800f1b8 <_malloc_r>
 800f2e2:	4606      	mov	r6, r0
 800f2e4:	b950      	cbnz	r0, 800f2fc <__ssputs_r+0x5c>
 800f2e6:	230c      	movs	r3, #12
 800f2e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f2ec:	f8ca 3000 	str.w	r3, [sl]
 800f2f0:	89a3      	ldrh	r3, [r4, #12]
 800f2f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2f6:	81a3      	strh	r3, [r4, #12]
 800f2f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2fc:	464a      	mov	r2, r9
 800f2fe:	6921      	ldr	r1, [r4, #16]
 800f300:	f7fc face 	bl	800b8a0 <memcpy>
 800f304:	89a3      	ldrh	r3, [r4, #12]
 800f306:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f30a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f30e:	81a3      	strh	r3, [r4, #12]
 800f310:	6126      	str	r6, [r4, #16]
 800f312:	444e      	add	r6, r9
 800f314:	6026      	str	r6, [r4, #0]
 800f316:	463e      	mov	r6, r7
 800f318:	6165      	str	r5, [r4, #20]
 800f31a:	eba5 0509 	sub.w	r5, r5, r9
 800f31e:	60a5      	str	r5, [r4, #8]
 800f320:	42be      	cmp	r6, r7
 800f322:	d900      	bls.n	800f326 <__ssputs_r+0x86>
 800f324:	463e      	mov	r6, r7
 800f326:	4632      	mov	r2, r6
 800f328:	4641      	mov	r1, r8
 800f32a:	6820      	ldr	r0, [r4, #0]
 800f32c:	f000 f97c 	bl	800f628 <memmove>
 800f330:	68a3      	ldr	r3, [r4, #8]
 800f332:	2000      	movs	r0, #0
 800f334:	1b9b      	subs	r3, r3, r6
 800f336:	60a3      	str	r3, [r4, #8]
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	4433      	add	r3, r6
 800f33c:	6023      	str	r3, [r4, #0]
 800f33e:	e7db      	b.n	800f2f8 <__ssputs_r+0x58>
 800f340:	462a      	mov	r2, r5
 800f342:	f000 f997 	bl	800f674 <_realloc_r>
 800f346:	4606      	mov	r6, r0
 800f348:	2800      	cmp	r0, #0
 800f34a:	d1e1      	bne.n	800f310 <__ssputs_r+0x70>
 800f34c:	4650      	mov	r0, sl
 800f34e:	6921      	ldr	r1, [r4, #16]
 800f350:	f7ff feca 	bl	800f0e8 <_free_r>
 800f354:	e7c7      	b.n	800f2e6 <__ssputs_r+0x46>
	...

0800f358 <_svfiprintf_r>:
 800f358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f35c:	4698      	mov	r8, r3
 800f35e:	898b      	ldrh	r3, [r1, #12]
 800f360:	4607      	mov	r7, r0
 800f362:	061b      	lsls	r3, r3, #24
 800f364:	460d      	mov	r5, r1
 800f366:	4614      	mov	r4, r2
 800f368:	b09d      	sub	sp, #116	; 0x74
 800f36a:	d50e      	bpl.n	800f38a <_svfiprintf_r+0x32>
 800f36c:	690b      	ldr	r3, [r1, #16]
 800f36e:	b963      	cbnz	r3, 800f38a <_svfiprintf_r+0x32>
 800f370:	2140      	movs	r1, #64	; 0x40
 800f372:	f7ff ff21 	bl	800f1b8 <_malloc_r>
 800f376:	6028      	str	r0, [r5, #0]
 800f378:	6128      	str	r0, [r5, #16]
 800f37a:	b920      	cbnz	r0, 800f386 <_svfiprintf_r+0x2e>
 800f37c:	230c      	movs	r3, #12
 800f37e:	603b      	str	r3, [r7, #0]
 800f380:	f04f 30ff 	mov.w	r0, #4294967295
 800f384:	e0d1      	b.n	800f52a <_svfiprintf_r+0x1d2>
 800f386:	2340      	movs	r3, #64	; 0x40
 800f388:	616b      	str	r3, [r5, #20]
 800f38a:	2300      	movs	r3, #0
 800f38c:	9309      	str	r3, [sp, #36]	; 0x24
 800f38e:	2320      	movs	r3, #32
 800f390:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f394:	2330      	movs	r3, #48	; 0x30
 800f396:	f04f 0901 	mov.w	r9, #1
 800f39a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f39e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f544 <_svfiprintf_r+0x1ec>
 800f3a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f3a6:	4623      	mov	r3, r4
 800f3a8:	469a      	mov	sl, r3
 800f3aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3ae:	b10a      	cbz	r2, 800f3b4 <_svfiprintf_r+0x5c>
 800f3b0:	2a25      	cmp	r2, #37	; 0x25
 800f3b2:	d1f9      	bne.n	800f3a8 <_svfiprintf_r+0x50>
 800f3b4:	ebba 0b04 	subs.w	fp, sl, r4
 800f3b8:	d00b      	beq.n	800f3d2 <_svfiprintf_r+0x7a>
 800f3ba:	465b      	mov	r3, fp
 800f3bc:	4622      	mov	r2, r4
 800f3be:	4629      	mov	r1, r5
 800f3c0:	4638      	mov	r0, r7
 800f3c2:	f7ff ff6d 	bl	800f2a0 <__ssputs_r>
 800f3c6:	3001      	adds	r0, #1
 800f3c8:	f000 80aa 	beq.w	800f520 <_svfiprintf_r+0x1c8>
 800f3cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3ce:	445a      	add	r2, fp
 800f3d0:	9209      	str	r2, [sp, #36]	; 0x24
 800f3d2:	f89a 3000 	ldrb.w	r3, [sl]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	f000 80a2 	beq.w	800f520 <_svfiprintf_r+0x1c8>
 800f3dc:	2300      	movs	r3, #0
 800f3de:	f04f 32ff 	mov.w	r2, #4294967295
 800f3e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3e6:	f10a 0a01 	add.w	sl, sl, #1
 800f3ea:	9304      	str	r3, [sp, #16]
 800f3ec:	9307      	str	r3, [sp, #28]
 800f3ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f3f2:	931a      	str	r3, [sp, #104]	; 0x68
 800f3f4:	4654      	mov	r4, sl
 800f3f6:	2205      	movs	r2, #5
 800f3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3fc:	4851      	ldr	r0, [pc, #324]	; (800f544 <_svfiprintf_r+0x1ec>)
 800f3fe:	f7ff f999 	bl	800e734 <memchr>
 800f402:	9a04      	ldr	r2, [sp, #16]
 800f404:	b9d8      	cbnz	r0, 800f43e <_svfiprintf_r+0xe6>
 800f406:	06d0      	lsls	r0, r2, #27
 800f408:	bf44      	itt	mi
 800f40a:	2320      	movmi	r3, #32
 800f40c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f410:	0711      	lsls	r1, r2, #28
 800f412:	bf44      	itt	mi
 800f414:	232b      	movmi	r3, #43	; 0x2b
 800f416:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f41a:	f89a 3000 	ldrb.w	r3, [sl]
 800f41e:	2b2a      	cmp	r3, #42	; 0x2a
 800f420:	d015      	beq.n	800f44e <_svfiprintf_r+0xf6>
 800f422:	4654      	mov	r4, sl
 800f424:	2000      	movs	r0, #0
 800f426:	f04f 0c0a 	mov.w	ip, #10
 800f42a:	9a07      	ldr	r2, [sp, #28]
 800f42c:	4621      	mov	r1, r4
 800f42e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f432:	3b30      	subs	r3, #48	; 0x30
 800f434:	2b09      	cmp	r3, #9
 800f436:	d94e      	bls.n	800f4d6 <_svfiprintf_r+0x17e>
 800f438:	b1b0      	cbz	r0, 800f468 <_svfiprintf_r+0x110>
 800f43a:	9207      	str	r2, [sp, #28]
 800f43c:	e014      	b.n	800f468 <_svfiprintf_r+0x110>
 800f43e:	eba0 0308 	sub.w	r3, r0, r8
 800f442:	fa09 f303 	lsl.w	r3, r9, r3
 800f446:	4313      	orrs	r3, r2
 800f448:	46a2      	mov	sl, r4
 800f44a:	9304      	str	r3, [sp, #16]
 800f44c:	e7d2      	b.n	800f3f4 <_svfiprintf_r+0x9c>
 800f44e:	9b03      	ldr	r3, [sp, #12]
 800f450:	1d19      	adds	r1, r3, #4
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	9103      	str	r1, [sp, #12]
 800f456:	2b00      	cmp	r3, #0
 800f458:	bfbb      	ittet	lt
 800f45a:	425b      	neglt	r3, r3
 800f45c:	f042 0202 	orrlt.w	r2, r2, #2
 800f460:	9307      	strge	r3, [sp, #28]
 800f462:	9307      	strlt	r3, [sp, #28]
 800f464:	bfb8      	it	lt
 800f466:	9204      	strlt	r2, [sp, #16]
 800f468:	7823      	ldrb	r3, [r4, #0]
 800f46a:	2b2e      	cmp	r3, #46	; 0x2e
 800f46c:	d10c      	bne.n	800f488 <_svfiprintf_r+0x130>
 800f46e:	7863      	ldrb	r3, [r4, #1]
 800f470:	2b2a      	cmp	r3, #42	; 0x2a
 800f472:	d135      	bne.n	800f4e0 <_svfiprintf_r+0x188>
 800f474:	9b03      	ldr	r3, [sp, #12]
 800f476:	3402      	adds	r4, #2
 800f478:	1d1a      	adds	r2, r3, #4
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	9203      	str	r2, [sp, #12]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	bfb8      	it	lt
 800f482:	f04f 33ff 	movlt.w	r3, #4294967295
 800f486:	9305      	str	r3, [sp, #20]
 800f488:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800f548 <_svfiprintf_r+0x1f0>
 800f48c:	2203      	movs	r2, #3
 800f48e:	4650      	mov	r0, sl
 800f490:	7821      	ldrb	r1, [r4, #0]
 800f492:	f7ff f94f 	bl	800e734 <memchr>
 800f496:	b140      	cbz	r0, 800f4aa <_svfiprintf_r+0x152>
 800f498:	2340      	movs	r3, #64	; 0x40
 800f49a:	eba0 000a 	sub.w	r0, r0, sl
 800f49e:	fa03 f000 	lsl.w	r0, r3, r0
 800f4a2:	9b04      	ldr	r3, [sp, #16]
 800f4a4:	3401      	adds	r4, #1
 800f4a6:	4303      	orrs	r3, r0
 800f4a8:	9304      	str	r3, [sp, #16]
 800f4aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ae:	2206      	movs	r2, #6
 800f4b0:	4826      	ldr	r0, [pc, #152]	; (800f54c <_svfiprintf_r+0x1f4>)
 800f4b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f4b6:	f7ff f93d 	bl	800e734 <memchr>
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	d038      	beq.n	800f530 <_svfiprintf_r+0x1d8>
 800f4be:	4b24      	ldr	r3, [pc, #144]	; (800f550 <_svfiprintf_r+0x1f8>)
 800f4c0:	bb1b      	cbnz	r3, 800f50a <_svfiprintf_r+0x1b2>
 800f4c2:	9b03      	ldr	r3, [sp, #12]
 800f4c4:	3307      	adds	r3, #7
 800f4c6:	f023 0307 	bic.w	r3, r3, #7
 800f4ca:	3308      	adds	r3, #8
 800f4cc:	9303      	str	r3, [sp, #12]
 800f4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4d0:	4433      	add	r3, r6
 800f4d2:	9309      	str	r3, [sp, #36]	; 0x24
 800f4d4:	e767      	b.n	800f3a6 <_svfiprintf_r+0x4e>
 800f4d6:	460c      	mov	r4, r1
 800f4d8:	2001      	movs	r0, #1
 800f4da:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4de:	e7a5      	b.n	800f42c <_svfiprintf_r+0xd4>
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	f04f 0c0a 	mov.w	ip, #10
 800f4e6:	4619      	mov	r1, r3
 800f4e8:	3401      	adds	r4, #1
 800f4ea:	9305      	str	r3, [sp, #20]
 800f4ec:	4620      	mov	r0, r4
 800f4ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4f2:	3a30      	subs	r2, #48	; 0x30
 800f4f4:	2a09      	cmp	r2, #9
 800f4f6:	d903      	bls.n	800f500 <_svfiprintf_r+0x1a8>
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d0c5      	beq.n	800f488 <_svfiprintf_r+0x130>
 800f4fc:	9105      	str	r1, [sp, #20]
 800f4fe:	e7c3      	b.n	800f488 <_svfiprintf_r+0x130>
 800f500:	4604      	mov	r4, r0
 800f502:	2301      	movs	r3, #1
 800f504:	fb0c 2101 	mla	r1, ip, r1, r2
 800f508:	e7f0      	b.n	800f4ec <_svfiprintf_r+0x194>
 800f50a:	ab03      	add	r3, sp, #12
 800f50c:	9300      	str	r3, [sp, #0]
 800f50e:	462a      	mov	r2, r5
 800f510:	4638      	mov	r0, r7
 800f512:	4b10      	ldr	r3, [pc, #64]	; (800f554 <_svfiprintf_r+0x1fc>)
 800f514:	a904      	add	r1, sp, #16
 800f516:	f7fc fa77 	bl	800ba08 <_printf_float>
 800f51a:	1c42      	adds	r2, r0, #1
 800f51c:	4606      	mov	r6, r0
 800f51e:	d1d6      	bne.n	800f4ce <_svfiprintf_r+0x176>
 800f520:	89ab      	ldrh	r3, [r5, #12]
 800f522:	065b      	lsls	r3, r3, #25
 800f524:	f53f af2c 	bmi.w	800f380 <_svfiprintf_r+0x28>
 800f528:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f52a:	b01d      	add	sp, #116	; 0x74
 800f52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f530:	ab03      	add	r3, sp, #12
 800f532:	9300      	str	r3, [sp, #0]
 800f534:	462a      	mov	r2, r5
 800f536:	4638      	mov	r0, r7
 800f538:	4b06      	ldr	r3, [pc, #24]	; (800f554 <_svfiprintf_r+0x1fc>)
 800f53a:	a904      	add	r1, sp, #16
 800f53c:	f7fc fd00 	bl	800bf40 <_printf_i>
 800f540:	e7eb      	b.n	800f51a <_svfiprintf_r+0x1c2>
 800f542:	bf00      	nop
 800f544:	08010cc4 	.word	0x08010cc4
 800f548:	08010cca 	.word	0x08010cca
 800f54c:	08010cce 	.word	0x08010cce
 800f550:	0800ba09 	.word	0x0800ba09
 800f554:	0800f2a1 	.word	0x0800f2a1

0800f558 <nan>:
 800f558:	2000      	movs	r0, #0
 800f55a:	4901      	ldr	r1, [pc, #4]	; (800f560 <nan+0x8>)
 800f55c:	4770      	bx	lr
 800f55e:	bf00      	nop
 800f560:	7ff80000 	.word	0x7ff80000

0800f564 <_sbrk_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	2300      	movs	r3, #0
 800f568:	4d05      	ldr	r5, [pc, #20]	; (800f580 <_sbrk_r+0x1c>)
 800f56a:	4604      	mov	r4, r0
 800f56c:	4608      	mov	r0, r1
 800f56e:	602b      	str	r3, [r5, #0]
 800f570:	f7f2 ff9c 	bl	80024ac <_sbrk>
 800f574:	1c43      	adds	r3, r0, #1
 800f576:	d102      	bne.n	800f57e <_sbrk_r+0x1a>
 800f578:	682b      	ldr	r3, [r5, #0]
 800f57a:	b103      	cbz	r3, 800f57e <_sbrk_r+0x1a>
 800f57c:	6023      	str	r3, [r4, #0]
 800f57e:	bd38      	pop	{r3, r4, r5, pc}
 800f580:	200013a0 	.word	0x200013a0

0800f584 <strncmp>:
 800f584:	4603      	mov	r3, r0
 800f586:	b510      	push	{r4, lr}
 800f588:	b172      	cbz	r2, 800f5a8 <strncmp+0x24>
 800f58a:	3901      	subs	r1, #1
 800f58c:	1884      	adds	r4, r0, r2
 800f58e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f592:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f596:	4290      	cmp	r0, r2
 800f598:	d101      	bne.n	800f59e <strncmp+0x1a>
 800f59a:	42a3      	cmp	r3, r4
 800f59c:	d101      	bne.n	800f5a2 <strncmp+0x1e>
 800f59e:	1a80      	subs	r0, r0, r2
 800f5a0:	bd10      	pop	{r4, pc}
 800f5a2:	2800      	cmp	r0, #0
 800f5a4:	d1f3      	bne.n	800f58e <strncmp+0xa>
 800f5a6:	e7fa      	b.n	800f59e <strncmp+0x1a>
 800f5a8:	4610      	mov	r0, r2
 800f5aa:	e7f9      	b.n	800f5a0 <strncmp+0x1c>

0800f5ac <__ascii_wctomb>:
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	4608      	mov	r0, r1
 800f5b0:	b141      	cbz	r1, 800f5c4 <__ascii_wctomb+0x18>
 800f5b2:	2aff      	cmp	r2, #255	; 0xff
 800f5b4:	d904      	bls.n	800f5c0 <__ascii_wctomb+0x14>
 800f5b6:	228a      	movs	r2, #138	; 0x8a
 800f5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800f5bc:	601a      	str	r2, [r3, #0]
 800f5be:	4770      	bx	lr
 800f5c0:	2001      	movs	r0, #1
 800f5c2:	700a      	strb	r2, [r1, #0]
 800f5c4:	4770      	bx	lr
	...

0800f5c8 <__assert_func>:
 800f5c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ca:	4614      	mov	r4, r2
 800f5cc:	461a      	mov	r2, r3
 800f5ce:	4b09      	ldr	r3, [pc, #36]	; (800f5f4 <__assert_func+0x2c>)
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	68d8      	ldr	r0, [r3, #12]
 800f5d6:	b14c      	cbz	r4, 800f5ec <__assert_func+0x24>
 800f5d8:	4b07      	ldr	r3, [pc, #28]	; (800f5f8 <__assert_func+0x30>)
 800f5da:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f5de:	9100      	str	r1, [sp, #0]
 800f5e0:	462b      	mov	r3, r5
 800f5e2:	4906      	ldr	r1, [pc, #24]	; (800f5fc <__assert_func+0x34>)
 800f5e4:	f000 f80e 	bl	800f604 <fiprintf>
 800f5e8:	f000 fa8a 	bl	800fb00 <abort>
 800f5ec:	4b04      	ldr	r3, [pc, #16]	; (800f600 <__assert_func+0x38>)
 800f5ee:	461c      	mov	r4, r3
 800f5f0:	e7f3      	b.n	800f5da <__assert_func+0x12>
 800f5f2:	bf00      	nop
 800f5f4:	20000028 	.word	0x20000028
 800f5f8:	08010cd5 	.word	0x08010cd5
 800f5fc:	08010ce2 	.word	0x08010ce2
 800f600:	08010d10 	.word	0x08010d10

0800f604 <fiprintf>:
 800f604:	b40e      	push	{r1, r2, r3}
 800f606:	b503      	push	{r0, r1, lr}
 800f608:	4601      	mov	r1, r0
 800f60a:	ab03      	add	r3, sp, #12
 800f60c:	4805      	ldr	r0, [pc, #20]	; (800f624 <fiprintf+0x20>)
 800f60e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f612:	6800      	ldr	r0, [r0, #0]
 800f614:	9301      	str	r3, [sp, #4]
 800f616:	f000 f883 	bl	800f720 <_vfiprintf_r>
 800f61a:	b002      	add	sp, #8
 800f61c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f620:	b003      	add	sp, #12
 800f622:	4770      	bx	lr
 800f624:	20000028 	.word	0x20000028

0800f628 <memmove>:
 800f628:	4288      	cmp	r0, r1
 800f62a:	b510      	push	{r4, lr}
 800f62c:	eb01 0402 	add.w	r4, r1, r2
 800f630:	d902      	bls.n	800f638 <memmove+0x10>
 800f632:	4284      	cmp	r4, r0
 800f634:	4623      	mov	r3, r4
 800f636:	d807      	bhi.n	800f648 <memmove+0x20>
 800f638:	1e43      	subs	r3, r0, #1
 800f63a:	42a1      	cmp	r1, r4
 800f63c:	d008      	beq.n	800f650 <memmove+0x28>
 800f63e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f642:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f646:	e7f8      	b.n	800f63a <memmove+0x12>
 800f648:	4601      	mov	r1, r0
 800f64a:	4402      	add	r2, r0
 800f64c:	428a      	cmp	r2, r1
 800f64e:	d100      	bne.n	800f652 <memmove+0x2a>
 800f650:	bd10      	pop	{r4, pc}
 800f652:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f656:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f65a:	e7f7      	b.n	800f64c <memmove+0x24>

0800f65c <__malloc_lock>:
 800f65c:	4801      	ldr	r0, [pc, #4]	; (800f664 <__malloc_lock+0x8>)
 800f65e:	f000 bc0b 	b.w	800fe78 <__retarget_lock_acquire_recursive>
 800f662:	bf00      	nop
 800f664:	200013a4 	.word	0x200013a4

0800f668 <__malloc_unlock>:
 800f668:	4801      	ldr	r0, [pc, #4]	; (800f670 <__malloc_unlock+0x8>)
 800f66a:	f000 bc06 	b.w	800fe7a <__retarget_lock_release_recursive>
 800f66e:	bf00      	nop
 800f670:	200013a4 	.word	0x200013a4

0800f674 <_realloc_r>:
 800f674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f678:	4680      	mov	r8, r0
 800f67a:	4614      	mov	r4, r2
 800f67c:	460e      	mov	r6, r1
 800f67e:	b921      	cbnz	r1, 800f68a <_realloc_r+0x16>
 800f680:	4611      	mov	r1, r2
 800f682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f686:	f7ff bd97 	b.w	800f1b8 <_malloc_r>
 800f68a:	b92a      	cbnz	r2, 800f698 <_realloc_r+0x24>
 800f68c:	f7ff fd2c 	bl	800f0e8 <_free_r>
 800f690:	4625      	mov	r5, r4
 800f692:	4628      	mov	r0, r5
 800f694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f698:	f000 fc56 	bl	800ff48 <_malloc_usable_size_r>
 800f69c:	4284      	cmp	r4, r0
 800f69e:	4607      	mov	r7, r0
 800f6a0:	d802      	bhi.n	800f6a8 <_realloc_r+0x34>
 800f6a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f6a6:	d812      	bhi.n	800f6ce <_realloc_r+0x5a>
 800f6a8:	4621      	mov	r1, r4
 800f6aa:	4640      	mov	r0, r8
 800f6ac:	f7ff fd84 	bl	800f1b8 <_malloc_r>
 800f6b0:	4605      	mov	r5, r0
 800f6b2:	2800      	cmp	r0, #0
 800f6b4:	d0ed      	beq.n	800f692 <_realloc_r+0x1e>
 800f6b6:	42bc      	cmp	r4, r7
 800f6b8:	4622      	mov	r2, r4
 800f6ba:	4631      	mov	r1, r6
 800f6bc:	bf28      	it	cs
 800f6be:	463a      	movcs	r2, r7
 800f6c0:	f7fc f8ee 	bl	800b8a0 <memcpy>
 800f6c4:	4631      	mov	r1, r6
 800f6c6:	4640      	mov	r0, r8
 800f6c8:	f7ff fd0e 	bl	800f0e8 <_free_r>
 800f6cc:	e7e1      	b.n	800f692 <_realloc_r+0x1e>
 800f6ce:	4635      	mov	r5, r6
 800f6d0:	e7df      	b.n	800f692 <_realloc_r+0x1e>

0800f6d2 <__sfputc_r>:
 800f6d2:	6893      	ldr	r3, [r2, #8]
 800f6d4:	b410      	push	{r4}
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	6093      	str	r3, [r2, #8]
 800f6dc:	da07      	bge.n	800f6ee <__sfputc_r+0x1c>
 800f6de:	6994      	ldr	r4, [r2, #24]
 800f6e0:	42a3      	cmp	r3, r4
 800f6e2:	db01      	blt.n	800f6e8 <__sfputc_r+0x16>
 800f6e4:	290a      	cmp	r1, #10
 800f6e6:	d102      	bne.n	800f6ee <__sfputc_r+0x1c>
 800f6e8:	bc10      	pop	{r4}
 800f6ea:	f000 b949 	b.w	800f980 <__swbuf_r>
 800f6ee:	6813      	ldr	r3, [r2, #0]
 800f6f0:	1c58      	adds	r0, r3, #1
 800f6f2:	6010      	str	r0, [r2, #0]
 800f6f4:	7019      	strb	r1, [r3, #0]
 800f6f6:	4608      	mov	r0, r1
 800f6f8:	bc10      	pop	{r4}
 800f6fa:	4770      	bx	lr

0800f6fc <__sfputs_r>:
 800f6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6fe:	4606      	mov	r6, r0
 800f700:	460f      	mov	r7, r1
 800f702:	4614      	mov	r4, r2
 800f704:	18d5      	adds	r5, r2, r3
 800f706:	42ac      	cmp	r4, r5
 800f708:	d101      	bne.n	800f70e <__sfputs_r+0x12>
 800f70a:	2000      	movs	r0, #0
 800f70c:	e007      	b.n	800f71e <__sfputs_r+0x22>
 800f70e:	463a      	mov	r2, r7
 800f710:	4630      	mov	r0, r6
 800f712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f716:	f7ff ffdc 	bl	800f6d2 <__sfputc_r>
 800f71a:	1c43      	adds	r3, r0, #1
 800f71c:	d1f3      	bne.n	800f706 <__sfputs_r+0xa>
 800f71e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f720 <_vfiprintf_r>:
 800f720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f724:	460d      	mov	r5, r1
 800f726:	4614      	mov	r4, r2
 800f728:	4698      	mov	r8, r3
 800f72a:	4606      	mov	r6, r0
 800f72c:	b09d      	sub	sp, #116	; 0x74
 800f72e:	b118      	cbz	r0, 800f738 <_vfiprintf_r+0x18>
 800f730:	6983      	ldr	r3, [r0, #24]
 800f732:	b90b      	cbnz	r3, 800f738 <_vfiprintf_r+0x18>
 800f734:	f000 fb02 	bl	800fd3c <__sinit>
 800f738:	4b89      	ldr	r3, [pc, #548]	; (800f960 <_vfiprintf_r+0x240>)
 800f73a:	429d      	cmp	r5, r3
 800f73c:	d11b      	bne.n	800f776 <_vfiprintf_r+0x56>
 800f73e:	6875      	ldr	r5, [r6, #4]
 800f740:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f742:	07d9      	lsls	r1, r3, #31
 800f744:	d405      	bmi.n	800f752 <_vfiprintf_r+0x32>
 800f746:	89ab      	ldrh	r3, [r5, #12]
 800f748:	059a      	lsls	r2, r3, #22
 800f74a:	d402      	bmi.n	800f752 <_vfiprintf_r+0x32>
 800f74c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f74e:	f000 fb93 	bl	800fe78 <__retarget_lock_acquire_recursive>
 800f752:	89ab      	ldrh	r3, [r5, #12]
 800f754:	071b      	lsls	r3, r3, #28
 800f756:	d501      	bpl.n	800f75c <_vfiprintf_r+0x3c>
 800f758:	692b      	ldr	r3, [r5, #16]
 800f75a:	b9eb      	cbnz	r3, 800f798 <_vfiprintf_r+0x78>
 800f75c:	4629      	mov	r1, r5
 800f75e:	4630      	mov	r0, r6
 800f760:	f000 f960 	bl	800fa24 <__swsetup_r>
 800f764:	b1c0      	cbz	r0, 800f798 <_vfiprintf_r+0x78>
 800f766:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f768:	07dc      	lsls	r4, r3, #31
 800f76a:	d50e      	bpl.n	800f78a <_vfiprintf_r+0x6a>
 800f76c:	f04f 30ff 	mov.w	r0, #4294967295
 800f770:	b01d      	add	sp, #116	; 0x74
 800f772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f776:	4b7b      	ldr	r3, [pc, #492]	; (800f964 <_vfiprintf_r+0x244>)
 800f778:	429d      	cmp	r5, r3
 800f77a:	d101      	bne.n	800f780 <_vfiprintf_r+0x60>
 800f77c:	68b5      	ldr	r5, [r6, #8]
 800f77e:	e7df      	b.n	800f740 <_vfiprintf_r+0x20>
 800f780:	4b79      	ldr	r3, [pc, #484]	; (800f968 <_vfiprintf_r+0x248>)
 800f782:	429d      	cmp	r5, r3
 800f784:	bf08      	it	eq
 800f786:	68f5      	ldreq	r5, [r6, #12]
 800f788:	e7da      	b.n	800f740 <_vfiprintf_r+0x20>
 800f78a:	89ab      	ldrh	r3, [r5, #12]
 800f78c:	0598      	lsls	r0, r3, #22
 800f78e:	d4ed      	bmi.n	800f76c <_vfiprintf_r+0x4c>
 800f790:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f792:	f000 fb72 	bl	800fe7a <__retarget_lock_release_recursive>
 800f796:	e7e9      	b.n	800f76c <_vfiprintf_r+0x4c>
 800f798:	2300      	movs	r3, #0
 800f79a:	9309      	str	r3, [sp, #36]	; 0x24
 800f79c:	2320      	movs	r3, #32
 800f79e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f7a2:	2330      	movs	r3, #48	; 0x30
 800f7a4:	f04f 0901 	mov.w	r9, #1
 800f7a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7ac:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f96c <_vfiprintf_r+0x24c>
 800f7b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f7b4:	4623      	mov	r3, r4
 800f7b6:	469a      	mov	sl, r3
 800f7b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7bc:	b10a      	cbz	r2, 800f7c2 <_vfiprintf_r+0xa2>
 800f7be:	2a25      	cmp	r2, #37	; 0x25
 800f7c0:	d1f9      	bne.n	800f7b6 <_vfiprintf_r+0x96>
 800f7c2:	ebba 0b04 	subs.w	fp, sl, r4
 800f7c6:	d00b      	beq.n	800f7e0 <_vfiprintf_r+0xc0>
 800f7c8:	465b      	mov	r3, fp
 800f7ca:	4622      	mov	r2, r4
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	4630      	mov	r0, r6
 800f7d0:	f7ff ff94 	bl	800f6fc <__sfputs_r>
 800f7d4:	3001      	adds	r0, #1
 800f7d6:	f000 80aa 	beq.w	800f92e <_vfiprintf_r+0x20e>
 800f7da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7dc:	445a      	add	r2, fp
 800f7de:	9209      	str	r2, [sp, #36]	; 0x24
 800f7e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f000 80a2 	beq.w	800f92e <_vfiprintf_r+0x20e>
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f7f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7f4:	f10a 0a01 	add.w	sl, sl, #1
 800f7f8:	9304      	str	r3, [sp, #16]
 800f7fa:	9307      	str	r3, [sp, #28]
 800f7fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f800:	931a      	str	r3, [sp, #104]	; 0x68
 800f802:	4654      	mov	r4, sl
 800f804:	2205      	movs	r2, #5
 800f806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f80a:	4858      	ldr	r0, [pc, #352]	; (800f96c <_vfiprintf_r+0x24c>)
 800f80c:	f7fe ff92 	bl	800e734 <memchr>
 800f810:	9a04      	ldr	r2, [sp, #16]
 800f812:	b9d8      	cbnz	r0, 800f84c <_vfiprintf_r+0x12c>
 800f814:	06d1      	lsls	r1, r2, #27
 800f816:	bf44      	itt	mi
 800f818:	2320      	movmi	r3, #32
 800f81a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f81e:	0713      	lsls	r3, r2, #28
 800f820:	bf44      	itt	mi
 800f822:	232b      	movmi	r3, #43	; 0x2b
 800f824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f828:	f89a 3000 	ldrb.w	r3, [sl]
 800f82c:	2b2a      	cmp	r3, #42	; 0x2a
 800f82e:	d015      	beq.n	800f85c <_vfiprintf_r+0x13c>
 800f830:	4654      	mov	r4, sl
 800f832:	2000      	movs	r0, #0
 800f834:	f04f 0c0a 	mov.w	ip, #10
 800f838:	9a07      	ldr	r2, [sp, #28]
 800f83a:	4621      	mov	r1, r4
 800f83c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f840:	3b30      	subs	r3, #48	; 0x30
 800f842:	2b09      	cmp	r3, #9
 800f844:	d94e      	bls.n	800f8e4 <_vfiprintf_r+0x1c4>
 800f846:	b1b0      	cbz	r0, 800f876 <_vfiprintf_r+0x156>
 800f848:	9207      	str	r2, [sp, #28]
 800f84a:	e014      	b.n	800f876 <_vfiprintf_r+0x156>
 800f84c:	eba0 0308 	sub.w	r3, r0, r8
 800f850:	fa09 f303 	lsl.w	r3, r9, r3
 800f854:	4313      	orrs	r3, r2
 800f856:	46a2      	mov	sl, r4
 800f858:	9304      	str	r3, [sp, #16]
 800f85a:	e7d2      	b.n	800f802 <_vfiprintf_r+0xe2>
 800f85c:	9b03      	ldr	r3, [sp, #12]
 800f85e:	1d19      	adds	r1, r3, #4
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	9103      	str	r1, [sp, #12]
 800f864:	2b00      	cmp	r3, #0
 800f866:	bfbb      	ittet	lt
 800f868:	425b      	neglt	r3, r3
 800f86a:	f042 0202 	orrlt.w	r2, r2, #2
 800f86e:	9307      	strge	r3, [sp, #28]
 800f870:	9307      	strlt	r3, [sp, #28]
 800f872:	bfb8      	it	lt
 800f874:	9204      	strlt	r2, [sp, #16]
 800f876:	7823      	ldrb	r3, [r4, #0]
 800f878:	2b2e      	cmp	r3, #46	; 0x2e
 800f87a:	d10c      	bne.n	800f896 <_vfiprintf_r+0x176>
 800f87c:	7863      	ldrb	r3, [r4, #1]
 800f87e:	2b2a      	cmp	r3, #42	; 0x2a
 800f880:	d135      	bne.n	800f8ee <_vfiprintf_r+0x1ce>
 800f882:	9b03      	ldr	r3, [sp, #12]
 800f884:	3402      	adds	r4, #2
 800f886:	1d1a      	adds	r2, r3, #4
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	9203      	str	r2, [sp, #12]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	bfb8      	it	lt
 800f890:	f04f 33ff 	movlt.w	r3, #4294967295
 800f894:	9305      	str	r3, [sp, #20]
 800f896:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800f970 <_vfiprintf_r+0x250>
 800f89a:	2203      	movs	r2, #3
 800f89c:	4650      	mov	r0, sl
 800f89e:	7821      	ldrb	r1, [r4, #0]
 800f8a0:	f7fe ff48 	bl	800e734 <memchr>
 800f8a4:	b140      	cbz	r0, 800f8b8 <_vfiprintf_r+0x198>
 800f8a6:	2340      	movs	r3, #64	; 0x40
 800f8a8:	eba0 000a 	sub.w	r0, r0, sl
 800f8ac:	fa03 f000 	lsl.w	r0, r3, r0
 800f8b0:	9b04      	ldr	r3, [sp, #16]
 800f8b2:	3401      	adds	r4, #1
 800f8b4:	4303      	orrs	r3, r0
 800f8b6:	9304      	str	r3, [sp, #16]
 800f8b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8bc:	2206      	movs	r2, #6
 800f8be:	482d      	ldr	r0, [pc, #180]	; (800f974 <_vfiprintf_r+0x254>)
 800f8c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f8c4:	f7fe ff36 	bl	800e734 <memchr>
 800f8c8:	2800      	cmp	r0, #0
 800f8ca:	d03f      	beq.n	800f94c <_vfiprintf_r+0x22c>
 800f8cc:	4b2a      	ldr	r3, [pc, #168]	; (800f978 <_vfiprintf_r+0x258>)
 800f8ce:	bb1b      	cbnz	r3, 800f918 <_vfiprintf_r+0x1f8>
 800f8d0:	9b03      	ldr	r3, [sp, #12]
 800f8d2:	3307      	adds	r3, #7
 800f8d4:	f023 0307 	bic.w	r3, r3, #7
 800f8d8:	3308      	adds	r3, #8
 800f8da:	9303      	str	r3, [sp, #12]
 800f8dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8de:	443b      	add	r3, r7
 800f8e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f8e2:	e767      	b.n	800f7b4 <_vfiprintf_r+0x94>
 800f8e4:	460c      	mov	r4, r1
 800f8e6:	2001      	movs	r0, #1
 800f8e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8ec:	e7a5      	b.n	800f83a <_vfiprintf_r+0x11a>
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	f04f 0c0a 	mov.w	ip, #10
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	3401      	adds	r4, #1
 800f8f8:	9305      	str	r3, [sp, #20]
 800f8fa:	4620      	mov	r0, r4
 800f8fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f900:	3a30      	subs	r2, #48	; 0x30
 800f902:	2a09      	cmp	r2, #9
 800f904:	d903      	bls.n	800f90e <_vfiprintf_r+0x1ee>
 800f906:	2b00      	cmp	r3, #0
 800f908:	d0c5      	beq.n	800f896 <_vfiprintf_r+0x176>
 800f90a:	9105      	str	r1, [sp, #20]
 800f90c:	e7c3      	b.n	800f896 <_vfiprintf_r+0x176>
 800f90e:	4604      	mov	r4, r0
 800f910:	2301      	movs	r3, #1
 800f912:	fb0c 2101 	mla	r1, ip, r1, r2
 800f916:	e7f0      	b.n	800f8fa <_vfiprintf_r+0x1da>
 800f918:	ab03      	add	r3, sp, #12
 800f91a:	9300      	str	r3, [sp, #0]
 800f91c:	462a      	mov	r2, r5
 800f91e:	4630      	mov	r0, r6
 800f920:	4b16      	ldr	r3, [pc, #88]	; (800f97c <_vfiprintf_r+0x25c>)
 800f922:	a904      	add	r1, sp, #16
 800f924:	f7fc f870 	bl	800ba08 <_printf_float>
 800f928:	4607      	mov	r7, r0
 800f92a:	1c78      	adds	r0, r7, #1
 800f92c:	d1d6      	bne.n	800f8dc <_vfiprintf_r+0x1bc>
 800f92e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f930:	07d9      	lsls	r1, r3, #31
 800f932:	d405      	bmi.n	800f940 <_vfiprintf_r+0x220>
 800f934:	89ab      	ldrh	r3, [r5, #12]
 800f936:	059a      	lsls	r2, r3, #22
 800f938:	d402      	bmi.n	800f940 <_vfiprintf_r+0x220>
 800f93a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f93c:	f000 fa9d 	bl	800fe7a <__retarget_lock_release_recursive>
 800f940:	89ab      	ldrh	r3, [r5, #12]
 800f942:	065b      	lsls	r3, r3, #25
 800f944:	f53f af12 	bmi.w	800f76c <_vfiprintf_r+0x4c>
 800f948:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f94a:	e711      	b.n	800f770 <_vfiprintf_r+0x50>
 800f94c:	ab03      	add	r3, sp, #12
 800f94e:	9300      	str	r3, [sp, #0]
 800f950:	462a      	mov	r2, r5
 800f952:	4630      	mov	r0, r6
 800f954:	4b09      	ldr	r3, [pc, #36]	; (800f97c <_vfiprintf_r+0x25c>)
 800f956:	a904      	add	r1, sp, #16
 800f958:	f7fc faf2 	bl	800bf40 <_printf_i>
 800f95c:	e7e4      	b.n	800f928 <_vfiprintf_r+0x208>
 800f95e:	bf00      	nop
 800f960:	08010d34 	.word	0x08010d34
 800f964:	08010d54 	.word	0x08010d54
 800f968:	08010d14 	.word	0x08010d14
 800f96c:	08010cc4 	.word	0x08010cc4
 800f970:	08010cca 	.word	0x08010cca
 800f974:	08010cce 	.word	0x08010cce
 800f978:	0800ba09 	.word	0x0800ba09
 800f97c:	0800f6fd 	.word	0x0800f6fd

0800f980 <__swbuf_r>:
 800f980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f982:	460e      	mov	r6, r1
 800f984:	4614      	mov	r4, r2
 800f986:	4605      	mov	r5, r0
 800f988:	b118      	cbz	r0, 800f992 <__swbuf_r+0x12>
 800f98a:	6983      	ldr	r3, [r0, #24]
 800f98c:	b90b      	cbnz	r3, 800f992 <__swbuf_r+0x12>
 800f98e:	f000 f9d5 	bl	800fd3c <__sinit>
 800f992:	4b21      	ldr	r3, [pc, #132]	; (800fa18 <__swbuf_r+0x98>)
 800f994:	429c      	cmp	r4, r3
 800f996:	d12b      	bne.n	800f9f0 <__swbuf_r+0x70>
 800f998:	686c      	ldr	r4, [r5, #4]
 800f99a:	69a3      	ldr	r3, [r4, #24]
 800f99c:	60a3      	str	r3, [r4, #8]
 800f99e:	89a3      	ldrh	r3, [r4, #12]
 800f9a0:	071a      	lsls	r2, r3, #28
 800f9a2:	d52f      	bpl.n	800fa04 <__swbuf_r+0x84>
 800f9a4:	6923      	ldr	r3, [r4, #16]
 800f9a6:	b36b      	cbz	r3, 800fa04 <__swbuf_r+0x84>
 800f9a8:	6923      	ldr	r3, [r4, #16]
 800f9aa:	6820      	ldr	r0, [r4, #0]
 800f9ac:	b2f6      	uxtb	r6, r6
 800f9ae:	1ac0      	subs	r0, r0, r3
 800f9b0:	6963      	ldr	r3, [r4, #20]
 800f9b2:	4637      	mov	r7, r6
 800f9b4:	4283      	cmp	r3, r0
 800f9b6:	dc04      	bgt.n	800f9c2 <__swbuf_r+0x42>
 800f9b8:	4621      	mov	r1, r4
 800f9ba:	4628      	mov	r0, r5
 800f9bc:	f000 f92a 	bl	800fc14 <_fflush_r>
 800f9c0:	bb30      	cbnz	r0, 800fa10 <__swbuf_r+0x90>
 800f9c2:	68a3      	ldr	r3, [r4, #8]
 800f9c4:	3001      	adds	r0, #1
 800f9c6:	3b01      	subs	r3, #1
 800f9c8:	60a3      	str	r3, [r4, #8]
 800f9ca:	6823      	ldr	r3, [r4, #0]
 800f9cc:	1c5a      	adds	r2, r3, #1
 800f9ce:	6022      	str	r2, [r4, #0]
 800f9d0:	701e      	strb	r6, [r3, #0]
 800f9d2:	6963      	ldr	r3, [r4, #20]
 800f9d4:	4283      	cmp	r3, r0
 800f9d6:	d004      	beq.n	800f9e2 <__swbuf_r+0x62>
 800f9d8:	89a3      	ldrh	r3, [r4, #12]
 800f9da:	07db      	lsls	r3, r3, #31
 800f9dc:	d506      	bpl.n	800f9ec <__swbuf_r+0x6c>
 800f9de:	2e0a      	cmp	r6, #10
 800f9e0:	d104      	bne.n	800f9ec <__swbuf_r+0x6c>
 800f9e2:	4621      	mov	r1, r4
 800f9e4:	4628      	mov	r0, r5
 800f9e6:	f000 f915 	bl	800fc14 <_fflush_r>
 800f9ea:	b988      	cbnz	r0, 800fa10 <__swbuf_r+0x90>
 800f9ec:	4638      	mov	r0, r7
 800f9ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9f0:	4b0a      	ldr	r3, [pc, #40]	; (800fa1c <__swbuf_r+0x9c>)
 800f9f2:	429c      	cmp	r4, r3
 800f9f4:	d101      	bne.n	800f9fa <__swbuf_r+0x7a>
 800f9f6:	68ac      	ldr	r4, [r5, #8]
 800f9f8:	e7cf      	b.n	800f99a <__swbuf_r+0x1a>
 800f9fa:	4b09      	ldr	r3, [pc, #36]	; (800fa20 <__swbuf_r+0xa0>)
 800f9fc:	429c      	cmp	r4, r3
 800f9fe:	bf08      	it	eq
 800fa00:	68ec      	ldreq	r4, [r5, #12]
 800fa02:	e7ca      	b.n	800f99a <__swbuf_r+0x1a>
 800fa04:	4621      	mov	r1, r4
 800fa06:	4628      	mov	r0, r5
 800fa08:	f000 f80c 	bl	800fa24 <__swsetup_r>
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	d0cb      	beq.n	800f9a8 <__swbuf_r+0x28>
 800fa10:	f04f 37ff 	mov.w	r7, #4294967295
 800fa14:	e7ea      	b.n	800f9ec <__swbuf_r+0x6c>
 800fa16:	bf00      	nop
 800fa18:	08010d34 	.word	0x08010d34
 800fa1c:	08010d54 	.word	0x08010d54
 800fa20:	08010d14 	.word	0x08010d14

0800fa24 <__swsetup_r>:
 800fa24:	4b32      	ldr	r3, [pc, #200]	; (800faf0 <__swsetup_r+0xcc>)
 800fa26:	b570      	push	{r4, r5, r6, lr}
 800fa28:	681d      	ldr	r5, [r3, #0]
 800fa2a:	4606      	mov	r6, r0
 800fa2c:	460c      	mov	r4, r1
 800fa2e:	b125      	cbz	r5, 800fa3a <__swsetup_r+0x16>
 800fa30:	69ab      	ldr	r3, [r5, #24]
 800fa32:	b913      	cbnz	r3, 800fa3a <__swsetup_r+0x16>
 800fa34:	4628      	mov	r0, r5
 800fa36:	f000 f981 	bl	800fd3c <__sinit>
 800fa3a:	4b2e      	ldr	r3, [pc, #184]	; (800faf4 <__swsetup_r+0xd0>)
 800fa3c:	429c      	cmp	r4, r3
 800fa3e:	d10f      	bne.n	800fa60 <__swsetup_r+0x3c>
 800fa40:	686c      	ldr	r4, [r5, #4]
 800fa42:	89a3      	ldrh	r3, [r4, #12]
 800fa44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fa48:	0719      	lsls	r1, r3, #28
 800fa4a:	d42c      	bmi.n	800faa6 <__swsetup_r+0x82>
 800fa4c:	06dd      	lsls	r5, r3, #27
 800fa4e:	d411      	bmi.n	800fa74 <__swsetup_r+0x50>
 800fa50:	2309      	movs	r3, #9
 800fa52:	6033      	str	r3, [r6, #0]
 800fa54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fa58:	f04f 30ff 	mov.w	r0, #4294967295
 800fa5c:	81a3      	strh	r3, [r4, #12]
 800fa5e:	e03e      	b.n	800fade <__swsetup_r+0xba>
 800fa60:	4b25      	ldr	r3, [pc, #148]	; (800faf8 <__swsetup_r+0xd4>)
 800fa62:	429c      	cmp	r4, r3
 800fa64:	d101      	bne.n	800fa6a <__swsetup_r+0x46>
 800fa66:	68ac      	ldr	r4, [r5, #8]
 800fa68:	e7eb      	b.n	800fa42 <__swsetup_r+0x1e>
 800fa6a:	4b24      	ldr	r3, [pc, #144]	; (800fafc <__swsetup_r+0xd8>)
 800fa6c:	429c      	cmp	r4, r3
 800fa6e:	bf08      	it	eq
 800fa70:	68ec      	ldreq	r4, [r5, #12]
 800fa72:	e7e6      	b.n	800fa42 <__swsetup_r+0x1e>
 800fa74:	0758      	lsls	r0, r3, #29
 800fa76:	d512      	bpl.n	800fa9e <__swsetup_r+0x7a>
 800fa78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa7a:	b141      	cbz	r1, 800fa8e <__swsetup_r+0x6a>
 800fa7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa80:	4299      	cmp	r1, r3
 800fa82:	d002      	beq.n	800fa8a <__swsetup_r+0x66>
 800fa84:	4630      	mov	r0, r6
 800fa86:	f7ff fb2f 	bl	800f0e8 <_free_r>
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	6363      	str	r3, [r4, #52]	; 0x34
 800fa8e:	89a3      	ldrh	r3, [r4, #12]
 800fa90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fa94:	81a3      	strh	r3, [r4, #12]
 800fa96:	2300      	movs	r3, #0
 800fa98:	6063      	str	r3, [r4, #4]
 800fa9a:	6923      	ldr	r3, [r4, #16]
 800fa9c:	6023      	str	r3, [r4, #0]
 800fa9e:	89a3      	ldrh	r3, [r4, #12]
 800faa0:	f043 0308 	orr.w	r3, r3, #8
 800faa4:	81a3      	strh	r3, [r4, #12]
 800faa6:	6923      	ldr	r3, [r4, #16]
 800faa8:	b94b      	cbnz	r3, 800fabe <__swsetup_r+0x9a>
 800faaa:	89a3      	ldrh	r3, [r4, #12]
 800faac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fab0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fab4:	d003      	beq.n	800fabe <__swsetup_r+0x9a>
 800fab6:	4621      	mov	r1, r4
 800fab8:	4630      	mov	r0, r6
 800faba:	f000 fa05 	bl	800fec8 <__smakebuf_r>
 800fabe:	89a0      	ldrh	r0, [r4, #12]
 800fac0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fac4:	f010 0301 	ands.w	r3, r0, #1
 800fac8:	d00a      	beq.n	800fae0 <__swsetup_r+0xbc>
 800faca:	2300      	movs	r3, #0
 800facc:	60a3      	str	r3, [r4, #8]
 800face:	6963      	ldr	r3, [r4, #20]
 800fad0:	425b      	negs	r3, r3
 800fad2:	61a3      	str	r3, [r4, #24]
 800fad4:	6923      	ldr	r3, [r4, #16]
 800fad6:	b943      	cbnz	r3, 800faea <__swsetup_r+0xc6>
 800fad8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fadc:	d1ba      	bne.n	800fa54 <__swsetup_r+0x30>
 800fade:	bd70      	pop	{r4, r5, r6, pc}
 800fae0:	0781      	lsls	r1, r0, #30
 800fae2:	bf58      	it	pl
 800fae4:	6963      	ldrpl	r3, [r4, #20]
 800fae6:	60a3      	str	r3, [r4, #8]
 800fae8:	e7f4      	b.n	800fad4 <__swsetup_r+0xb0>
 800faea:	2000      	movs	r0, #0
 800faec:	e7f7      	b.n	800fade <__swsetup_r+0xba>
 800faee:	bf00      	nop
 800faf0:	20000028 	.word	0x20000028
 800faf4:	08010d34 	.word	0x08010d34
 800faf8:	08010d54 	.word	0x08010d54
 800fafc:	08010d14 	.word	0x08010d14

0800fb00 <abort>:
 800fb00:	2006      	movs	r0, #6
 800fb02:	b508      	push	{r3, lr}
 800fb04:	f000 fa50 	bl	800ffa8 <raise>
 800fb08:	2001      	movs	r0, #1
 800fb0a:	f7f2 fc5c 	bl	80023c6 <_exit>
	...

0800fb10 <__sflush_r>:
 800fb10:	898a      	ldrh	r2, [r1, #12]
 800fb12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb14:	4605      	mov	r5, r0
 800fb16:	0710      	lsls	r0, r2, #28
 800fb18:	460c      	mov	r4, r1
 800fb1a:	d457      	bmi.n	800fbcc <__sflush_r+0xbc>
 800fb1c:	684b      	ldr	r3, [r1, #4]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	dc04      	bgt.n	800fb2c <__sflush_r+0x1c>
 800fb22:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	dc01      	bgt.n	800fb2c <__sflush_r+0x1c>
 800fb28:	2000      	movs	r0, #0
 800fb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fb2e:	2e00      	cmp	r6, #0
 800fb30:	d0fa      	beq.n	800fb28 <__sflush_r+0x18>
 800fb32:	2300      	movs	r3, #0
 800fb34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fb38:	682f      	ldr	r7, [r5, #0]
 800fb3a:	602b      	str	r3, [r5, #0]
 800fb3c:	d032      	beq.n	800fba4 <__sflush_r+0x94>
 800fb3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fb40:	89a3      	ldrh	r3, [r4, #12]
 800fb42:	075a      	lsls	r2, r3, #29
 800fb44:	d505      	bpl.n	800fb52 <__sflush_r+0x42>
 800fb46:	6863      	ldr	r3, [r4, #4]
 800fb48:	1ac0      	subs	r0, r0, r3
 800fb4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fb4c:	b10b      	cbz	r3, 800fb52 <__sflush_r+0x42>
 800fb4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fb50:	1ac0      	subs	r0, r0, r3
 800fb52:	2300      	movs	r3, #0
 800fb54:	4602      	mov	r2, r0
 800fb56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fb58:	4628      	mov	r0, r5
 800fb5a:	6a21      	ldr	r1, [r4, #32]
 800fb5c:	47b0      	blx	r6
 800fb5e:	1c43      	adds	r3, r0, #1
 800fb60:	89a3      	ldrh	r3, [r4, #12]
 800fb62:	d106      	bne.n	800fb72 <__sflush_r+0x62>
 800fb64:	6829      	ldr	r1, [r5, #0]
 800fb66:	291d      	cmp	r1, #29
 800fb68:	d82c      	bhi.n	800fbc4 <__sflush_r+0xb4>
 800fb6a:	4a29      	ldr	r2, [pc, #164]	; (800fc10 <__sflush_r+0x100>)
 800fb6c:	40ca      	lsrs	r2, r1
 800fb6e:	07d6      	lsls	r6, r2, #31
 800fb70:	d528      	bpl.n	800fbc4 <__sflush_r+0xb4>
 800fb72:	2200      	movs	r2, #0
 800fb74:	6062      	str	r2, [r4, #4]
 800fb76:	6922      	ldr	r2, [r4, #16]
 800fb78:	04d9      	lsls	r1, r3, #19
 800fb7a:	6022      	str	r2, [r4, #0]
 800fb7c:	d504      	bpl.n	800fb88 <__sflush_r+0x78>
 800fb7e:	1c42      	adds	r2, r0, #1
 800fb80:	d101      	bne.n	800fb86 <__sflush_r+0x76>
 800fb82:	682b      	ldr	r3, [r5, #0]
 800fb84:	b903      	cbnz	r3, 800fb88 <__sflush_r+0x78>
 800fb86:	6560      	str	r0, [r4, #84]	; 0x54
 800fb88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb8a:	602f      	str	r7, [r5, #0]
 800fb8c:	2900      	cmp	r1, #0
 800fb8e:	d0cb      	beq.n	800fb28 <__sflush_r+0x18>
 800fb90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb94:	4299      	cmp	r1, r3
 800fb96:	d002      	beq.n	800fb9e <__sflush_r+0x8e>
 800fb98:	4628      	mov	r0, r5
 800fb9a:	f7ff faa5 	bl	800f0e8 <_free_r>
 800fb9e:	2000      	movs	r0, #0
 800fba0:	6360      	str	r0, [r4, #52]	; 0x34
 800fba2:	e7c2      	b.n	800fb2a <__sflush_r+0x1a>
 800fba4:	6a21      	ldr	r1, [r4, #32]
 800fba6:	2301      	movs	r3, #1
 800fba8:	4628      	mov	r0, r5
 800fbaa:	47b0      	blx	r6
 800fbac:	1c41      	adds	r1, r0, #1
 800fbae:	d1c7      	bne.n	800fb40 <__sflush_r+0x30>
 800fbb0:	682b      	ldr	r3, [r5, #0]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d0c4      	beq.n	800fb40 <__sflush_r+0x30>
 800fbb6:	2b1d      	cmp	r3, #29
 800fbb8:	d001      	beq.n	800fbbe <__sflush_r+0xae>
 800fbba:	2b16      	cmp	r3, #22
 800fbbc:	d101      	bne.n	800fbc2 <__sflush_r+0xb2>
 800fbbe:	602f      	str	r7, [r5, #0]
 800fbc0:	e7b2      	b.n	800fb28 <__sflush_r+0x18>
 800fbc2:	89a3      	ldrh	r3, [r4, #12]
 800fbc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbc8:	81a3      	strh	r3, [r4, #12]
 800fbca:	e7ae      	b.n	800fb2a <__sflush_r+0x1a>
 800fbcc:	690f      	ldr	r7, [r1, #16]
 800fbce:	2f00      	cmp	r7, #0
 800fbd0:	d0aa      	beq.n	800fb28 <__sflush_r+0x18>
 800fbd2:	0793      	lsls	r3, r2, #30
 800fbd4:	bf18      	it	ne
 800fbd6:	2300      	movne	r3, #0
 800fbd8:	680e      	ldr	r6, [r1, #0]
 800fbda:	bf08      	it	eq
 800fbdc:	694b      	ldreq	r3, [r1, #20]
 800fbde:	1bf6      	subs	r6, r6, r7
 800fbe0:	600f      	str	r7, [r1, #0]
 800fbe2:	608b      	str	r3, [r1, #8]
 800fbe4:	2e00      	cmp	r6, #0
 800fbe6:	dd9f      	ble.n	800fb28 <__sflush_r+0x18>
 800fbe8:	4633      	mov	r3, r6
 800fbea:	463a      	mov	r2, r7
 800fbec:	4628      	mov	r0, r5
 800fbee:	6a21      	ldr	r1, [r4, #32]
 800fbf0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800fbf4:	47e0      	blx	ip
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	dc06      	bgt.n	800fc08 <__sflush_r+0xf8>
 800fbfa:	89a3      	ldrh	r3, [r4, #12]
 800fbfc:	f04f 30ff 	mov.w	r0, #4294967295
 800fc00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc04:	81a3      	strh	r3, [r4, #12]
 800fc06:	e790      	b.n	800fb2a <__sflush_r+0x1a>
 800fc08:	4407      	add	r7, r0
 800fc0a:	1a36      	subs	r6, r6, r0
 800fc0c:	e7ea      	b.n	800fbe4 <__sflush_r+0xd4>
 800fc0e:	bf00      	nop
 800fc10:	20400001 	.word	0x20400001

0800fc14 <_fflush_r>:
 800fc14:	b538      	push	{r3, r4, r5, lr}
 800fc16:	690b      	ldr	r3, [r1, #16]
 800fc18:	4605      	mov	r5, r0
 800fc1a:	460c      	mov	r4, r1
 800fc1c:	b913      	cbnz	r3, 800fc24 <_fflush_r+0x10>
 800fc1e:	2500      	movs	r5, #0
 800fc20:	4628      	mov	r0, r5
 800fc22:	bd38      	pop	{r3, r4, r5, pc}
 800fc24:	b118      	cbz	r0, 800fc2e <_fflush_r+0x1a>
 800fc26:	6983      	ldr	r3, [r0, #24]
 800fc28:	b90b      	cbnz	r3, 800fc2e <_fflush_r+0x1a>
 800fc2a:	f000 f887 	bl	800fd3c <__sinit>
 800fc2e:	4b14      	ldr	r3, [pc, #80]	; (800fc80 <_fflush_r+0x6c>)
 800fc30:	429c      	cmp	r4, r3
 800fc32:	d11b      	bne.n	800fc6c <_fflush_r+0x58>
 800fc34:	686c      	ldr	r4, [r5, #4]
 800fc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d0ef      	beq.n	800fc1e <_fflush_r+0xa>
 800fc3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fc40:	07d0      	lsls	r0, r2, #31
 800fc42:	d404      	bmi.n	800fc4e <_fflush_r+0x3a>
 800fc44:	0599      	lsls	r1, r3, #22
 800fc46:	d402      	bmi.n	800fc4e <_fflush_r+0x3a>
 800fc48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fc4a:	f000 f915 	bl	800fe78 <__retarget_lock_acquire_recursive>
 800fc4e:	4628      	mov	r0, r5
 800fc50:	4621      	mov	r1, r4
 800fc52:	f7ff ff5d 	bl	800fb10 <__sflush_r>
 800fc56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc58:	4605      	mov	r5, r0
 800fc5a:	07da      	lsls	r2, r3, #31
 800fc5c:	d4e0      	bmi.n	800fc20 <_fflush_r+0xc>
 800fc5e:	89a3      	ldrh	r3, [r4, #12]
 800fc60:	059b      	lsls	r3, r3, #22
 800fc62:	d4dd      	bmi.n	800fc20 <_fflush_r+0xc>
 800fc64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fc66:	f000 f908 	bl	800fe7a <__retarget_lock_release_recursive>
 800fc6a:	e7d9      	b.n	800fc20 <_fflush_r+0xc>
 800fc6c:	4b05      	ldr	r3, [pc, #20]	; (800fc84 <_fflush_r+0x70>)
 800fc6e:	429c      	cmp	r4, r3
 800fc70:	d101      	bne.n	800fc76 <_fflush_r+0x62>
 800fc72:	68ac      	ldr	r4, [r5, #8]
 800fc74:	e7df      	b.n	800fc36 <_fflush_r+0x22>
 800fc76:	4b04      	ldr	r3, [pc, #16]	; (800fc88 <_fflush_r+0x74>)
 800fc78:	429c      	cmp	r4, r3
 800fc7a:	bf08      	it	eq
 800fc7c:	68ec      	ldreq	r4, [r5, #12]
 800fc7e:	e7da      	b.n	800fc36 <_fflush_r+0x22>
 800fc80:	08010d34 	.word	0x08010d34
 800fc84:	08010d54 	.word	0x08010d54
 800fc88:	08010d14 	.word	0x08010d14

0800fc8c <std>:
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	b510      	push	{r4, lr}
 800fc90:	4604      	mov	r4, r0
 800fc92:	e9c0 3300 	strd	r3, r3, [r0]
 800fc96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fc9a:	6083      	str	r3, [r0, #8]
 800fc9c:	8181      	strh	r1, [r0, #12]
 800fc9e:	6643      	str	r3, [r0, #100]	; 0x64
 800fca0:	81c2      	strh	r2, [r0, #14]
 800fca2:	6183      	str	r3, [r0, #24]
 800fca4:	4619      	mov	r1, r3
 800fca6:	2208      	movs	r2, #8
 800fca8:	305c      	adds	r0, #92	; 0x5c
 800fcaa:	f7fb fe07 	bl	800b8bc <memset>
 800fcae:	4b05      	ldr	r3, [pc, #20]	; (800fcc4 <std+0x38>)
 800fcb0:	6224      	str	r4, [r4, #32]
 800fcb2:	6263      	str	r3, [r4, #36]	; 0x24
 800fcb4:	4b04      	ldr	r3, [pc, #16]	; (800fcc8 <std+0x3c>)
 800fcb6:	62a3      	str	r3, [r4, #40]	; 0x28
 800fcb8:	4b04      	ldr	r3, [pc, #16]	; (800fccc <std+0x40>)
 800fcba:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fcbc:	4b04      	ldr	r3, [pc, #16]	; (800fcd0 <std+0x44>)
 800fcbe:	6323      	str	r3, [r4, #48]	; 0x30
 800fcc0:	bd10      	pop	{r4, pc}
 800fcc2:	bf00      	nop
 800fcc4:	0800ffe1 	.word	0x0800ffe1
 800fcc8:	08010003 	.word	0x08010003
 800fccc:	0801003b 	.word	0x0801003b
 800fcd0:	0801005f 	.word	0x0801005f

0800fcd4 <_cleanup_r>:
 800fcd4:	4901      	ldr	r1, [pc, #4]	; (800fcdc <_cleanup_r+0x8>)
 800fcd6:	f000 b8af 	b.w	800fe38 <_fwalk_reent>
 800fcda:	bf00      	nop
 800fcdc:	0800fc15 	.word	0x0800fc15

0800fce0 <__sfmoreglue>:
 800fce0:	2268      	movs	r2, #104	; 0x68
 800fce2:	b570      	push	{r4, r5, r6, lr}
 800fce4:	1e4d      	subs	r5, r1, #1
 800fce6:	4355      	muls	r5, r2
 800fce8:	460e      	mov	r6, r1
 800fcea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fcee:	f7ff fa63 	bl	800f1b8 <_malloc_r>
 800fcf2:	4604      	mov	r4, r0
 800fcf4:	b140      	cbz	r0, 800fd08 <__sfmoreglue+0x28>
 800fcf6:	2100      	movs	r1, #0
 800fcf8:	e9c0 1600 	strd	r1, r6, [r0]
 800fcfc:	300c      	adds	r0, #12
 800fcfe:	60a0      	str	r0, [r4, #8]
 800fd00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fd04:	f7fb fdda 	bl	800b8bc <memset>
 800fd08:	4620      	mov	r0, r4
 800fd0a:	bd70      	pop	{r4, r5, r6, pc}

0800fd0c <__sfp_lock_acquire>:
 800fd0c:	4801      	ldr	r0, [pc, #4]	; (800fd14 <__sfp_lock_acquire+0x8>)
 800fd0e:	f000 b8b3 	b.w	800fe78 <__retarget_lock_acquire_recursive>
 800fd12:	bf00      	nop
 800fd14:	200013a5 	.word	0x200013a5

0800fd18 <__sfp_lock_release>:
 800fd18:	4801      	ldr	r0, [pc, #4]	; (800fd20 <__sfp_lock_release+0x8>)
 800fd1a:	f000 b8ae 	b.w	800fe7a <__retarget_lock_release_recursive>
 800fd1e:	bf00      	nop
 800fd20:	200013a5 	.word	0x200013a5

0800fd24 <__sinit_lock_acquire>:
 800fd24:	4801      	ldr	r0, [pc, #4]	; (800fd2c <__sinit_lock_acquire+0x8>)
 800fd26:	f000 b8a7 	b.w	800fe78 <__retarget_lock_acquire_recursive>
 800fd2a:	bf00      	nop
 800fd2c:	200013a6 	.word	0x200013a6

0800fd30 <__sinit_lock_release>:
 800fd30:	4801      	ldr	r0, [pc, #4]	; (800fd38 <__sinit_lock_release+0x8>)
 800fd32:	f000 b8a2 	b.w	800fe7a <__retarget_lock_release_recursive>
 800fd36:	bf00      	nop
 800fd38:	200013a6 	.word	0x200013a6

0800fd3c <__sinit>:
 800fd3c:	b510      	push	{r4, lr}
 800fd3e:	4604      	mov	r4, r0
 800fd40:	f7ff fff0 	bl	800fd24 <__sinit_lock_acquire>
 800fd44:	69a3      	ldr	r3, [r4, #24]
 800fd46:	b11b      	cbz	r3, 800fd50 <__sinit+0x14>
 800fd48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd4c:	f7ff bff0 	b.w	800fd30 <__sinit_lock_release>
 800fd50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fd54:	6523      	str	r3, [r4, #80]	; 0x50
 800fd56:	4b13      	ldr	r3, [pc, #76]	; (800fda4 <__sinit+0x68>)
 800fd58:	4a13      	ldr	r2, [pc, #76]	; (800fda8 <__sinit+0x6c>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	62a2      	str	r2, [r4, #40]	; 0x28
 800fd5e:	42a3      	cmp	r3, r4
 800fd60:	bf08      	it	eq
 800fd62:	2301      	moveq	r3, #1
 800fd64:	4620      	mov	r0, r4
 800fd66:	bf08      	it	eq
 800fd68:	61a3      	streq	r3, [r4, #24]
 800fd6a:	f000 f81f 	bl	800fdac <__sfp>
 800fd6e:	6060      	str	r0, [r4, #4]
 800fd70:	4620      	mov	r0, r4
 800fd72:	f000 f81b 	bl	800fdac <__sfp>
 800fd76:	60a0      	str	r0, [r4, #8]
 800fd78:	4620      	mov	r0, r4
 800fd7a:	f000 f817 	bl	800fdac <__sfp>
 800fd7e:	2200      	movs	r2, #0
 800fd80:	2104      	movs	r1, #4
 800fd82:	60e0      	str	r0, [r4, #12]
 800fd84:	6860      	ldr	r0, [r4, #4]
 800fd86:	f7ff ff81 	bl	800fc8c <std>
 800fd8a:	2201      	movs	r2, #1
 800fd8c:	2109      	movs	r1, #9
 800fd8e:	68a0      	ldr	r0, [r4, #8]
 800fd90:	f7ff ff7c 	bl	800fc8c <std>
 800fd94:	2202      	movs	r2, #2
 800fd96:	2112      	movs	r1, #18
 800fd98:	68e0      	ldr	r0, [r4, #12]
 800fd9a:	f7ff ff77 	bl	800fc8c <std>
 800fd9e:	2301      	movs	r3, #1
 800fda0:	61a3      	str	r3, [r4, #24]
 800fda2:	e7d1      	b.n	800fd48 <__sinit+0xc>
 800fda4:	080108d0 	.word	0x080108d0
 800fda8:	0800fcd5 	.word	0x0800fcd5

0800fdac <__sfp>:
 800fdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdae:	4607      	mov	r7, r0
 800fdb0:	f7ff ffac 	bl	800fd0c <__sfp_lock_acquire>
 800fdb4:	4b1e      	ldr	r3, [pc, #120]	; (800fe30 <__sfp+0x84>)
 800fdb6:	681e      	ldr	r6, [r3, #0]
 800fdb8:	69b3      	ldr	r3, [r6, #24]
 800fdba:	b913      	cbnz	r3, 800fdc2 <__sfp+0x16>
 800fdbc:	4630      	mov	r0, r6
 800fdbe:	f7ff ffbd 	bl	800fd3c <__sinit>
 800fdc2:	3648      	adds	r6, #72	; 0x48
 800fdc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	d503      	bpl.n	800fdd4 <__sfp+0x28>
 800fdcc:	6833      	ldr	r3, [r6, #0]
 800fdce:	b30b      	cbz	r3, 800fe14 <__sfp+0x68>
 800fdd0:	6836      	ldr	r6, [r6, #0]
 800fdd2:	e7f7      	b.n	800fdc4 <__sfp+0x18>
 800fdd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fdd8:	b9d5      	cbnz	r5, 800fe10 <__sfp+0x64>
 800fdda:	4b16      	ldr	r3, [pc, #88]	; (800fe34 <__sfp+0x88>)
 800fddc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fde0:	60e3      	str	r3, [r4, #12]
 800fde2:	6665      	str	r5, [r4, #100]	; 0x64
 800fde4:	f000 f847 	bl	800fe76 <__retarget_lock_init_recursive>
 800fde8:	f7ff ff96 	bl	800fd18 <__sfp_lock_release>
 800fdec:	2208      	movs	r2, #8
 800fdee:	4629      	mov	r1, r5
 800fdf0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fdf4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fdf8:	6025      	str	r5, [r4, #0]
 800fdfa:	61a5      	str	r5, [r4, #24]
 800fdfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fe00:	f7fb fd5c 	bl	800b8bc <memset>
 800fe04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fe08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fe0c:	4620      	mov	r0, r4
 800fe0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe10:	3468      	adds	r4, #104	; 0x68
 800fe12:	e7d9      	b.n	800fdc8 <__sfp+0x1c>
 800fe14:	2104      	movs	r1, #4
 800fe16:	4638      	mov	r0, r7
 800fe18:	f7ff ff62 	bl	800fce0 <__sfmoreglue>
 800fe1c:	4604      	mov	r4, r0
 800fe1e:	6030      	str	r0, [r6, #0]
 800fe20:	2800      	cmp	r0, #0
 800fe22:	d1d5      	bne.n	800fdd0 <__sfp+0x24>
 800fe24:	f7ff ff78 	bl	800fd18 <__sfp_lock_release>
 800fe28:	230c      	movs	r3, #12
 800fe2a:	603b      	str	r3, [r7, #0]
 800fe2c:	e7ee      	b.n	800fe0c <__sfp+0x60>
 800fe2e:	bf00      	nop
 800fe30:	080108d0 	.word	0x080108d0
 800fe34:	ffff0001 	.word	0xffff0001

0800fe38 <_fwalk_reent>:
 800fe38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe3c:	4606      	mov	r6, r0
 800fe3e:	4688      	mov	r8, r1
 800fe40:	2700      	movs	r7, #0
 800fe42:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fe46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fe4a:	f1b9 0901 	subs.w	r9, r9, #1
 800fe4e:	d505      	bpl.n	800fe5c <_fwalk_reent+0x24>
 800fe50:	6824      	ldr	r4, [r4, #0]
 800fe52:	2c00      	cmp	r4, #0
 800fe54:	d1f7      	bne.n	800fe46 <_fwalk_reent+0xe>
 800fe56:	4638      	mov	r0, r7
 800fe58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe5c:	89ab      	ldrh	r3, [r5, #12]
 800fe5e:	2b01      	cmp	r3, #1
 800fe60:	d907      	bls.n	800fe72 <_fwalk_reent+0x3a>
 800fe62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe66:	3301      	adds	r3, #1
 800fe68:	d003      	beq.n	800fe72 <_fwalk_reent+0x3a>
 800fe6a:	4629      	mov	r1, r5
 800fe6c:	4630      	mov	r0, r6
 800fe6e:	47c0      	blx	r8
 800fe70:	4307      	orrs	r7, r0
 800fe72:	3568      	adds	r5, #104	; 0x68
 800fe74:	e7e9      	b.n	800fe4a <_fwalk_reent+0x12>

0800fe76 <__retarget_lock_init_recursive>:
 800fe76:	4770      	bx	lr

0800fe78 <__retarget_lock_acquire_recursive>:
 800fe78:	4770      	bx	lr

0800fe7a <__retarget_lock_release_recursive>:
 800fe7a:	4770      	bx	lr

0800fe7c <__swhatbuf_r>:
 800fe7c:	b570      	push	{r4, r5, r6, lr}
 800fe7e:	460e      	mov	r6, r1
 800fe80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe84:	4614      	mov	r4, r2
 800fe86:	2900      	cmp	r1, #0
 800fe88:	461d      	mov	r5, r3
 800fe8a:	b096      	sub	sp, #88	; 0x58
 800fe8c:	da08      	bge.n	800fea0 <__swhatbuf_r+0x24>
 800fe8e:	2200      	movs	r2, #0
 800fe90:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fe94:	602a      	str	r2, [r5, #0]
 800fe96:	061a      	lsls	r2, r3, #24
 800fe98:	d410      	bmi.n	800febc <__swhatbuf_r+0x40>
 800fe9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fe9e:	e00e      	b.n	800febe <__swhatbuf_r+0x42>
 800fea0:	466a      	mov	r2, sp
 800fea2:	f000 f903 	bl	80100ac <_fstat_r>
 800fea6:	2800      	cmp	r0, #0
 800fea8:	dbf1      	blt.n	800fe8e <__swhatbuf_r+0x12>
 800feaa:	9a01      	ldr	r2, [sp, #4]
 800feac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800feb0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800feb4:	425a      	negs	r2, r3
 800feb6:	415a      	adcs	r2, r3
 800feb8:	602a      	str	r2, [r5, #0]
 800feba:	e7ee      	b.n	800fe9a <__swhatbuf_r+0x1e>
 800febc:	2340      	movs	r3, #64	; 0x40
 800febe:	2000      	movs	r0, #0
 800fec0:	6023      	str	r3, [r4, #0]
 800fec2:	b016      	add	sp, #88	; 0x58
 800fec4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fec8 <__smakebuf_r>:
 800fec8:	898b      	ldrh	r3, [r1, #12]
 800feca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fecc:	079d      	lsls	r5, r3, #30
 800fece:	4606      	mov	r6, r0
 800fed0:	460c      	mov	r4, r1
 800fed2:	d507      	bpl.n	800fee4 <__smakebuf_r+0x1c>
 800fed4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fed8:	6023      	str	r3, [r4, #0]
 800feda:	6123      	str	r3, [r4, #16]
 800fedc:	2301      	movs	r3, #1
 800fede:	6163      	str	r3, [r4, #20]
 800fee0:	b002      	add	sp, #8
 800fee2:	bd70      	pop	{r4, r5, r6, pc}
 800fee4:	466a      	mov	r2, sp
 800fee6:	ab01      	add	r3, sp, #4
 800fee8:	f7ff ffc8 	bl	800fe7c <__swhatbuf_r>
 800feec:	9900      	ldr	r1, [sp, #0]
 800feee:	4605      	mov	r5, r0
 800fef0:	4630      	mov	r0, r6
 800fef2:	f7ff f961 	bl	800f1b8 <_malloc_r>
 800fef6:	b948      	cbnz	r0, 800ff0c <__smakebuf_r+0x44>
 800fef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fefc:	059a      	lsls	r2, r3, #22
 800fefe:	d4ef      	bmi.n	800fee0 <__smakebuf_r+0x18>
 800ff00:	f023 0303 	bic.w	r3, r3, #3
 800ff04:	f043 0302 	orr.w	r3, r3, #2
 800ff08:	81a3      	strh	r3, [r4, #12]
 800ff0a:	e7e3      	b.n	800fed4 <__smakebuf_r+0xc>
 800ff0c:	4b0d      	ldr	r3, [pc, #52]	; (800ff44 <__smakebuf_r+0x7c>)
 800ff0e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ff10:	89a3      	ldrh	r3, [r4, #12]
 800ff12:	6020      	str	r0, [r4, #0]
 800ff14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff18:	81a3      	strh	r3, [r4, #12]
 800ff1a:	9b00      	ldr	r3, [sp, #0]
 800ff1c:	6120      	str	r0, [r4, #16]
 800ff1e:	6163      	str	r3, [r4, #20]
 800ff20:	9b01      	ldr	r3, [sp, #4]
 800ff22:	b15b      	cbz	r3, 800ff3c <__smakebuf_r+0x74>
 800ff24:	4630      	mov	r0, r6
 800ff26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff2a:	f000 f8d1 	bl	80100d0 <_isatty_r>
 800ff2e:	b128      	cbz	r0, 800ff3c <__smakebuf_r+0x74>
 800ff30:	89a3      	ldrh	r3, [r4, #12]
 800ff32:	f023 0303 	bic.w	r3, r3, #3
 800ff36:	f043 0301 	orr.w	r3, r3, #1
 800ff3a:	81a3      	strh	r3, [r4, #12]
 800ff3c:	89a0      	ldrh	r0, [r4, #12]
 800ff3e:	4305      	orrs	r5, r0
 800ff40:	81a5      	strh	r5, [r4, #12]
 800ff42:	e7cd      	b.n	800fee0 <__smakebuf_r+0x18>
 800ff44:	0800fcd5 	.word	0x0800fcd5

0800ff48 <_malloc_usable_size_r>:
 800ff48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff4c:	1f18      	subs	r0, r3, #4
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	bfbc      	itt	lt
 800ff52:	580b      	ldrlt	r3, [r1, r0]
 800ff54:	18c0      	addlt	r0, r0, r3
 800ff56:	4770      	bx	lr

0800ff58 <_raise_r>:
 800ff58:	291f      	cmp	r1, #31
 800ff5a:	b538      	push	{r3, r4, r5, lr}
 800ff5c:	4604      	mov	r4, r0
 800ff5e:	460d      	mov	r5, r1
 800ff60:	d904      	bls.n	800ff6c <_raise_r+0x14>
 800ff62:	2316      	movs	r3, #22
 800ff64:	6003      	str	r3, [r0, #0]
 800ff66:	f04f 30ff 	mov.w	r0, #4294967295
 800ff6a:	bd38      	pop	{r3, r4, r5, pc}
 800ff6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ff6e:	b112      	cbz	r2, 800ff76 <_raise_r+0x1e>
 800ff70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ff74:	b94b      	cbnz	r3, 800ff8a <_raise_r+0x32>
 800ff76:	4620      	mov	r0, r4
 800ff78:	f000 f830 	bl	800ffdc <_getpid_r>
 800ff7c:	462a      	mov	r2, r5
 800ff7e:	4601      	mov	r1, r0
 800ff80:	4620      	mov	r0, r4
 800ff82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff86:	f000 b817 	b.w	800ffb8 <_kill_r>
 800ff8a:	2b01      	cmp	r3, #1
 800ff8c:	d00a      	beq.n	800ffa4 <_raise_r+0x4c>
 800ff8e:	1c59      	adds	r1, r3, #1
 800ff90:	d103      	bne.n	800ff9a <_raise_r+0x42>
 800ff92:	2316      	movs	r3, #22
 800ff94:	6003      	str	r3, [r0, #0]
 800ff96:	2001      	movs	r0, #1
 800ff98:	e7e7      	b.n	800ff6a <_raise_r+0x12>
 800ff9a:	2400      	movs	r4, #0
 800ff9c:	4628      	mov	r0, r5
 800ff9e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ffa2:	4798      	blx	r3
 800ffa4:	2000      	movs	r0, #0
 800ffa6:	e7e0      	b.n	800ff6a <_raise_r+0x12>

0800ffa8 <raise>:
 800ffa8:	4b02      	ldr	r3, [pc, #8]	; (800ffb4 <raise+0xc>)
 800ffaa:	4601      	mov	r1, r0
 800ffac:	6818      	ldr	r0, [r3, #0]
 800ffae:	f7ff bfd3 	b.w	800ff58 <_raise_r>
 800ffb2:	bf00      	nop
 800ffb4:	20000028 	.word	0x20000028

0800ffb8 <_kill_r>:
 800ffb8:	b538      	push	{r3, r4, r5, lr}
 800ffba:	2300      	movs	r3, #0
 800ffbc:	4d06      	ldr	r5, [pc, #24]	; (800ffd8 <_kill_r+0x20>)
 800ffbe:	4604      	mov	r4, r0
 800ffc0:	4608      	mov	r0, r1
 800ffc2:	4611      	mov	r1, r2
 800ffc4:	602b      	str	r3, [r5, #0]
 800ffc6:	f7f2 f9ee 	bl	80023a6 <_kill>
 800ffca:	1c43      	adds	r3, r0, #1
 800ffcc:	d102      	bne.n	800ffd4 <_kill_r+0x1c>
 800ffce:	682b      	ldr	r3, [r5, #0]
 800ffd0:	b103      	cbz	r3, 800ffd4 <_kill_r+0x1c>
 800ffd2:	6023      	str	r3, [r4, #0]
 800ffd4:	bd38      	pop	{r3, r4, r5, pc}
 800ffd6:	bf00      	nop
 800ffd8:	200013a0 	.word	0x200013a0

0800ffdc <_getpid_r>:
 800ffdc:	f7f2 b9dc 	b.w	8002398 <_getpid>

0800ffe0 <__sread>:
 800ffe0:	b510      	push	{r4, lr}
 800ffe2:	460c      	mov	r4, r1
 800ffe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffe8:	f000 f894 	bl	8010114 <_read_r>
 800ffec:	2800      	cmp	r0, #0
 800ffee:	bfab      	itete	ge
 800fff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fff2:	89a3      	ldrhlt	r3, [r4, #12]
 800fff4:	181b      	addge	r3, r3, r0
 800fff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fffa:	bfac      	ite	ge
 800fffc:	6563      	strge	r3, [r4, #84]	; 0x54
 800fffe:	81a3      	strhlt	r3, [r4, #12]
 8010000:	bd10      	pop	{r4, pc}

08010002 <__swrite>:
 8010002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010006:	461f      	mov	r7, r3
 8010008:	898b      	ldrh	r3, [r1, #12]
 801000a:	4605      	mov	r5, r0
 801000c:	05db      	lsls	r3, r3, #23
 801000e:	460c      	mov	r4, r1
 8010010:	4616      	mov	r6, r2
 8010012:	d505      	bpl.n	8010020 <__swrite+0x1e>
 8010014:	2302      	movs	r3, #2
 8010016:	2200      	movs	r2, #0
 8010018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801001c:	f000 f868 	bl	80100f0 <_lseek_r>
 8010020:	89a3      	ldrh	r3, [r4, #12]
 8010022:	4632      	mov	r2, r6
 8010024:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010028:	81a3      	strh	r3, [r4, #12]
 801002a:	4628      	mov	r0, r5
 801002c:	463b      	mov	r3, r7
 801002e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010036:	f000 b817 	b.w	8010068 <_write_r>

0801003a <__sseek>:
 801003a:	b510      	push	{r4, lr}
 801003c:	460c      	mov	r4, r1
 801003e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010042:	f000 f855 	bl	80100f0 <_lseek_r>
 8010046:	1c43      	adds	r3, r0, #1
 8010048:	89a3      	ldrh	r3, [r4, #12]
 801004a:	bf15      	itete	ne
 801004c:	6560      	strne	r0, [r4, #84]	; 0x54
 801004e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010056:	81a3      	strheq	r3, [r4, #12]
 8010058:	bf18      	it	ne
 801005a:	81a3      	strhne	r3, [r4, #12]
 801005c:	bd10      	pop	{r4, pc}

0801005e <__sclose>:
 801005e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010062:	f000 b813 	b.w	801008c <_close_r>
	...

08010068 <_write_r>:
 8010068:	b538      	push	{r3, r4, r5, lr}
 801006a:	4604      	mov	r4, r0
 801006c:	4608      	mov	r0, r1
 801006e:	4611      	mov	r1, r2
 8010070:	2200      	movs	r2, #0
 8010072:	4d05      	ldr	r5, [pc, #20]	; (8010088 <_write_r+0x20>)
 8010074:	602a      	str	r2, [r5, #0]
 8010076:	461a      	mov	r2, r3
 8010078:	f7f2 f9cc 	bl	8002414 <_write>
 801007c:	1c43      	adds	r3, r0, #1
 801007e:	d102      	bne.n	8010086 <_write_r+0x1e>
 8010080:	682b      	ldr	r3, [r5, #0]
 8010082:	b103      	cbz	r3, 8010086 <_write_r+0x1e>
 8010084:	6023      	str	r3, [r4, #0]
 8010086:	bd38      	pop	{r3, r4, r5, pc}
 8010088:	200013a0 	.word	0x200013a0

0801008c <_close_r>:
 801008c:	b538      	push	{r3, r4, r5, lr}
 801008e:	2300      	movs	r3, #0
 8010090:	4d05      	ldr	r5, [pc, #20]	; (80100a8 <_close_r+0x1c>)
 8010092:	4604      	mov	r4, r0
 8010094:	4608      	mov	r0, r1
 8010096:	602b      	str	r3, [r5, #0]
 8010098:	f7f2 f9d8 	bl	800244c <_close>
 801009c:	1c43      	adds	r3, r0, #1
 801009e:	d102      	bne.n	80100a6 <_close_r+0x1a>
 80100a0:	682b      	ldr	r3, [r5, #0]
 80100a2:	b103      	cbz	r3, 80100a6 <_close_r+0x1a>
 80100a4:	6023      	str	r3, [r4, #0]
 80100a6:	bd38      	pop	{r3, r4, r5, pc}
 80100a8:	200013a0 	.word	0x200013a0

080100ac <_fstat_r>:
 80100ac:	b538      	push	{r3, r4, r5, lr}
 80100ae:	2300      	movs	r3, #0
 80100b0:	4d06      	ldr	r5, [pc, #24]	; (80100cc <_fstat_r+0x20>)
 80100b2:	4604      	mov	r4, r0
 80100b4:	4608      	mov	r0, r1
 80100b6:	4611      	mov	r1, r2
 80100b8:	602b      	str	r3, [r5, #0]
 80100ba:	f7f2 f9d2 	bl	8002462 <_fstat>
 80100be:	1c43      	adds	r3, r0, #1
 80100c0:	d102      	bne.n	80100c8 <_fstat_r+0x1c>
 80100c2:	682b      	ldr	r3, [r5, #0]
 80100c4:	b103      	cbz	r3, 80100c8 <_fstat_r+0x1c>
 80100c6:	6023      	str	r3, [r4, #0]
 80100c8:	bd38      	pop	{r3, r4, r5, pc}
 80100ca:	bf00      	nop
 80100cc:	200013a0 	.word	0x200013a0

080100d0 <_isatty_r>:
 80100d0:	b538      	push	{r3, r4, r5, lr}
 80100d2:	2300      	movs	r3, #0
 80100d4:	4d05      	ldr	r5, [pc, #20]	; (80100ec <_isatty_r+0x1c>)
 80100d6:	4604      	mov	r4, r0
 80100d8:	4608      	mov	r0, r1
 80100da:	602b      	str	r3, [r5, #0]
 80100dc:	f7f2 f9d0 	bl	8002480 <_isatty>
 80100e0:	1c43      	adds	r3, r0, #1
 80100e2:	d102      	bne.n	80100ea <_isatty_r+0x1a>
 80100e4:	682b      	ldr	r3, [r5, #0]
 80100e6:	b103      	cbz	r3, 80100ea <_isatty_r+0x1a>
 80100e8:	6023      	str	r3, [r4, #0]
 80100ea:	bd38      	pop	{r3, r4, r5, pc}
 80100ec:	200013a0 	.word	0x200013a0

080100f0 <_lseek_r>:
 80100f0:	b538      	push	{r3, r4, r5, lr}
 80100f2:	4604      	mov	r4, r0
 80100f4:	4608      	mov	r0, r1
 80100f6:	4611      	mov	r1, r2
 80100f8:	2200      	movs	r2, #0
 80100fa:	4d05      	ldr	r5, [pc, #20]	; (8010110 <_lseek_r+0x20>)
 80100fc:	602a      	str	r2, [r5, #0]
 80100fe:	461a      	mov	r2, r3
 8010100:	f7f2 f9c8 	bl	8002494 <_lseek>
 8010104:	1c43      	adds	r3, r0, #1
 8010106:	d102      	bne.n	801010e <_lseek_r+0x1e>
 8010108:	682b      	ldr	r3, [r5, #0]
 801010a:	b103      	cbz	r3, 801010e <_lseek_r+0x1e>
 801010c:	6023      	str	r3, [r4, #0]
 801010e:	bd38      	pop	{r3, r4, r5, pc}
 8010110:	200013a0 	.word	0x200013a0

08010114 <_read_r>:
 8010114:	b538      	push	{r3, r4, r5, lr}
 8010116:	4604      	mov	r4, r0
 8010118:	4608      	mov	r0, r1
 801011a:	4611      	mov	r1, r2
 801011c:	2200      	movs	r2, #0
 801011e:	4d05      	ldr	r5, [pc, #20]	; (8010134 <_read_r+0x20>)
 8010120:	602a      	str	r2, [r5, #0]
 8010122:	461a      	mov	r2, r3
 8010124:	f7f2 f959 	bl	80023da <_read>
 8010128:	1c43      	adds	r3, r0, #1
 801012a:	d102      	bne.n	8010132 <_read_r+0x1e>
 801012c:	682b      	ldr	r3, [r5, #0]
 801012e:	b103      	cbz	r3, 8010132 <_read_r+0x1e>
 8010130:	6023      	str	r3, [r4, #0]
 8010132:	bd38      	pop	{r3, r4, r5, pc}
 8010134:	200013a0 	.word	0x200013a0

08010138 <_init>:
 8010138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801013a:	bf00      	nop
 801013c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801013e:	bc08      	pop	{r3}
 8010140:	469e      	mov	lr, r3
 8010142:	4770      	bx	lr

08010144 <_fini>:
 8010144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010146:	bf00      	nop
 8010148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801014a:	bc08      	pop	{r3}
 801014c:	469e      	mov	lr, r3
 801014e:	4770      	bx	lr
