<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — wire stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="print.html">print</a></span> (21)
<br/><span class="tag"><a href="system.html">system</a></span> (18)
<br/><span class="tag"><a href="chip.html">chip</a></span> (14)
<br/><span class="tag"><a href="rout.html">rout</a></span> (14)
<br/><span class="tag"><a href="board.html">board</a></span> (13)
</div>
<h2><span class="ttl">Stem</span> wire$ (<a href="../words.html">all stems</a>)</h2>
<h3>113 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KarkarTMY.html">DATE-2015-KarkarTMY</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting (<abbr title="Ammar Karkar">AK</abbr>, <abbr title="Kin-Fai Tong">KFT</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2015-WhiteP.html">CSCW-2015-WhiteP</a></dt><dd>Expertise in the Wired Wild West (<abbr title="Joanne I. White">JIW</abbr>, <abbr title="Leysia Palen">LP</abbr>), pp. 662–675.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2015-ProcterHGBA.html">LCTES-2015-ProcterHGBA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Semantics Driven Hardware Design, Implementation, and Verification with ReWire (<abbr title="Adam M. Procter">AMP</abbr>, <abbr title="William L. Harrison">WLH</abbr>, <abbr title="Ian Graves">IG</abbr>, <abbr title="Michela Becchi">MB</abbr>, <abbr title="Gerard Allwein">GA</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-SuKLLHKK.html">CASE-2014-SuKLLHKK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Design of tactile sensor array on electric gripper jaws for wire gripping recognition (<abbr title="Jui-Yiao Su">JYS</abbr>, <abbr title="Wen-Ching Ko">WCK</abbr>, <abbr title="Yan-Chen Liu">YCL</abbr>, <abbr title="Chang-Ho Liu">CHL</abbr>, <abbr title="Jwu-Sheng Hu">JSH</abbr>, <abbr title="Hong-Chi Ku">HCK</abbr>, <abbr title="Chung-Chun Kung">CCK</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LinRGDS.html">DAC-2014-LinRGDS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems (<abbr title="Chung-Wei Lin">CWL</abbr>, <abbr title="Lei Rao">LR</abbr>, <abbr title="Paolo Giusto">PG</abbr>, <abbr title="Joseph D'Ambrosio">JD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-PengPL.html">DAC-2014-PengPL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling (<abbr title="Yarui Peng">YP</abbr>, <abbr title="Dusan Petranovic">DP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KarkarDATMY.html">DATE-2014-KarkarDATMY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip (<abbr title="Ammar Karkar">AK</abbr>, <abbr title="Nizar Dahir">ND</abbr>, <abbr title="Ra'ed Al-Dujaily">RAD</abbr>, <abbr title="Kenneth Tong">KT</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-WeiSVLARHTKS.html">DAC-2012-WeiSVLARHTKS</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GLARE: global and local wiring aware routability evaluation (<abbr title="Yaoguang Wei">YW</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Natarajan Viswanathan">NV</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Lakshmi N. Reddy">LNR</abbr>, <abbr title="Andrew D. Huber">ADH</abbr>, <abbr title="Gustavo E. Téllez">GET</abbr>, <abbr title="Douglas Keller">DK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YangCJTZ.html">DATE-2012-YangCJTZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system (<abbr title="Geng Yang">GY</abbr>, <abbr title="Jian Chen">JC</abbr>, <abbr title="Fredrik Jonsson">FJ</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>, <abbr title="Li-Rong Zheng">LRZ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YangLTW.html">DATE-2012-YangLTW</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Almost every wire is removable: A modeling and solution for removing any circuit wire (<abbr title="Xiaoqing Yang">XY</abbr>, <abbr title="Tak-Kei Lam">TKL</abbr>, <abbr title="Wai-Chung Tang">WCT</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 1573–1578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PasettiCTSDSF.html">DATE-2011-PasettiCTSDSF</a></dt><dd>Characterization of an Intelligent Power Switch for LED driving with control of wiring parasitics effects (<abbr title="Giuseppe Pasetti">GP</abbr>, <abbr title="Nico Costantino">NC</abbr>, <abbr title="Francesco Tinfena">FT</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Sergio Saponara">SS</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 1119–1120.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-EderK.html">CASE-2010-EderK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Design of an experimental platform for an X-by-wire car with four-wheel steering (<abbr title="Martin Eder">ME</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 656–661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SchulzBUES.html">DATE-2010-SchulzBUES</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Transmitting TLM transactions over analogue wire models (<abbr title="Stephan Schulz">SS</abbr>, <abbr title="Jörg Becker">JB</abbr>, <abbr title="Thomas Uhle">TU</abbr>, <abbr title="Karsten Einwich">KE</abbr>, <abbr title="Sören Sonntag">SS</abbr>), pp. 1608–1613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2010-WoodsTA.html">VLDB-2010-WoodsTA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Complex Event Detection at Wire Speed with FPGAs (<abbr title="Louis Woods">LW</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="Gustavo Alonso">GA</abbr>), pp. 660–669.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2010-LiCEDL.html">CHI-2010-LiCEDL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>FrameWire: a tool for automatically extracting interaction logic from paper prototyping tests (<abbr title="Yang Li">YL</abbr>, <abbr title="Xiang Cao">XC</abbr>, <abbr title="Katherine Everitt">KE</abbr>, <abbr title="Morgan Dixon">MD</abbr>, <abbr title="James A. Landay">JAL</abbr>), pp. 503–512.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-CandamoGKG.html">ICPR-2010-CandamoGKG</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Detecting Wires in Cluttered Urban Scenes Using a Gaussian Model (<abbr title="Joshua Candamo">JC</abbr>, <abbr title="Dmitry B. Goldgof">DBG</abbr>, <abbr title="Rangachar Kasturi">RK</abbr>, <abbr title="Sridhar Godavarthy">SG</abbr>), pp. 432–435.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2010-Occelli.html">KEOD-2010-Occelli</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Reconciling Tempus and Hora — Policy Knowledge in an Information Wired Environment (<abbr title="Sylvie Occelli">SO</abbr>), pp. 213–217.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-MullerTA.html">VLDB-2009-MullerTA</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Streams on Wires — A Query Compiler for FPGAs (<abbr title="René Müller">RM</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="Gustavo Alonso">GA</abbr>), pp. 229–240.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-SalamaMTGO.html">PEPM-2009-SalamaMTGO</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/dependent%20type.html" title="dependent type">#dependent type</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Static consistency checking for verilog wire interconnects: using dependent types to check the sanity of verilog descriptions (<abbr title="Cherif Salama">CS</abbr>, <abbr title="Gregory Malecha">GM</abbr>, <abbr title="Walid Taha">WT</abbr>, <abbr title="Jim Grundy">JG</abbr>, <abbr title="John O'Leary">JO</abbr>), pp. 121–130.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChenL.html">DATE-2008-ChenL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Wire Sizing Alternative — An Uniform Dual-rail Routing Architecture (<abbr title="Fu-Wei Chen">FWC</abbr>, <abbr title="Yi-Yu Liu">YYL</abbr>), pp. 796–799.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MelaniBMLDF.html">DATE-2008-MelaniBMLDF</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring (<abbr title="Massimiliano Melani">MM</abbr>, <abbr title="Lorenzo Bertini">LB</abbr>, <abbr title="Marco De Marinis">MDM</abbr>, <abbr title="Peter Lange">PL</abbr>, <abbr title="Francesco D'Ascoli">FD</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 342–347.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2008-CandamoG.html">ICPR-2008-CandamoG</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Wire detection in low-altitude, urban, and low-quality video frames (<abbr title="Joshua Candamo">JC</abbr>, <abbr title="Dmitry B. Goldgof">DBG</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChoXPP.html">DAC-2007-ChoXPP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TROY: Track Router with Yield-driven Wire Planning (<abbr title="Minsik Cho">MC</abbr>, <abbr title="Hua Xiang">HX</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 55–58.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-PimentelP.html">DAC-2007-PimentelP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application (<abbr title="Juan R. Pimentel">JRP</abbr>, <abbr title="Jason Paskvan">JP</abbr>), pp. 290–293.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RizzoM.html">DAC-2007-RizzoM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span></dt><dd>Concurrent Wire Spreading, Widening, and Filling (<abbr title="Olivier Rizzo">OR</abbr>, <abbr title="Hanno Melzner">HM</abbr>), pp. 350–353.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SundaresanM.html">DAC-2007-SundaresanM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires (<abbr title="Krishnan Sundaresan">KS</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 515–520.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ZhaoPRFMCSY.html">DAC-2007-ZhaoPRFMCSY</a></dt><dd>On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Ben Reschke">BR</abbr>, <abbr title="Yuhong Fu">YF</abbr>, <abbr title="Trudi Mewett">TM</abbr>, <abbr title="Sri Chandrasekaran">SC</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Shu Yan">SY</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NiM.html">DATE-2007-NiM</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-heating-aware optimal wire sizing under Elmore delay model (<abbr title="Min Ni">MN</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1373–1378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-GuthausSB.html">DAC-2006-GuthausSB</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock buffer and wire sizing using sequential programming (<abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 1041–1046.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LeeKKCY.html">DATE-2006-LeeKKCY</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes (<abbr title="Se-Joong Lee">SJL</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Hyejung Kim">HK</abbr>, <abbr title="Namjun Cho">NC</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 79–80.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CasuM.html">DATE-2005-CasuM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A New System Design Methodology for Wire Pipelined SoC (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>), pp. 944–945.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-BalasubramonianMRV.html">HPCA-2005-BalasubramonianMRV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Microarchitectural Wire Management for Performance and Power in Partitioned Architectures (<abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Karthik Ramani">KR</abbr>, <abbr title="Venkatanand Venkatachalapathy">VV</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LiuM.html">DAC-2004-LiuM</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Pre-layout wire length and congestion estimation (<abbr title="Qinghua Liu">QL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 582–587.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NookalaS.html">DAC-2004-NookalaS</a></dt><dd>A method for correcting the functionality of a wire-pipelined circuit (<abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LinZ.html">DATE-v2-2004-LinZ</a> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Wire Retiming for System-on-Chip by Fixpoint Computation (<abbr title="Chuan Lin">CL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 1092–1097.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-HuM.html">DAC-2003-HuM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Wire length prediction based clustering and its application in placement (<abbr title="Bo Hu">BH</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GoelM.html">DATE-2003-GoelM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization (<abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 10738–10741.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-HuangCW.html">DATE-2003-HuangCW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Global Wire Bus Configuration with Minimum Delay Uncertainty (<abbr title="Li-Da Huang">LDH</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 10050–10055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LaiYC.html">DATE-2003-LaiYC</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees (<abbr title="Steve T. W. Lai">STWL</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 10856–10861.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MacchiaruloMP.html">DATE-2002-MacchiaruloMP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Wire Placement for Crosstalk Energy Minimization in Address Buses (<abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 158–162.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../ASIA-PEPM-2002-Amarasinghe.html">ASIA-PEPM-2002-Amarasinghe</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Defying the speed of light: : a spatially-aware compiler for wire-exposed architectures (<abbr title="Saman P. Amarasinghe">SPA</abbr>), p. 70.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-KimBK.html">ASPLOS-2002-KimBK</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 211–222.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-AlpertHSV.html">DAC-2001-AlpertHSV</a> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>A Practical Methodology for Early Buffer and Wire Resource Allocation (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Paul Villarrubia">PV</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-DallyT.html">DAC-2001-DallyT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Route Packets, Not Wires: On-Chip Interconnection Networks (<abbr title="William J. Dally">WJD</abbr>, <abbr title="Brian Towles">BT</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GaoW.html">DATE-2000-GaoW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Wire-Sizing for Delay Minimization and Ringing Control Using Transmission Line Model (<abbr title="Youxin Gao">YG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 512–516.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-ErdemLW.html">CL-2000-ErdemLW</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Wire Routing and Satisfiability Planning (<abbr title="Esra Erdem">EE</abbr>, <abbr title="Vladimir Lifschitz">VL</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 822–836.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChenM.html">DAC-1999-ChenM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Noel Menezes">NM</abbr>), pp. 502–506.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-JiangJC.html">DAC-1999-JiangJC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation (<abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SaxenaL.html">DAC-1999-SaxenaL</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Crosstalk Minimization Using Wire Perturbations (<abbr title="Prashant Saxena">PS</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 100–103.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YimK.html">DAC-1999-YimK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ChuW.html">DATE-1998-ChuW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Polynomial Time Optimal Algorithm for Simultaneous Buffer and Wire Sizing (<abbr title="Chris C. N. Chu">CCNC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 479–485.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GhoshKBH.html">DATE-1998-GhoshKBH</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Wiring Signature-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking (<abbr title="Debabrata Ghosh">DG</abbr>, <abbr title="Nevin Kapur">NK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Justin E. Harlow III">JEHI</abbr>), pp. 656–663.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-AlpertD.html">DAC-1997-AlpertD</a></dt><dd>Wire Segmenting for Improved Buffer Insertion (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ChenW.html">DAC-1997-ChenW</a></dt><dd>Optimal Wire-Sizing Function with Fringing Capacitance Consideration (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 604–607.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Fishburn.html">EDTC-1997-Fishburn</a></dt><dd>Shaping a VLSI wire to minimize Elmore delay (<abbr title="John P. Fishburn">JPF</abbr>), pp. 244–251.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenCW96a.html">DAC-1996-ChenCW96a</a></dt><dd>Optimal Wire-Sizing Formular Under the Elmore Delay Model (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Yao-Ping Chen">YPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 487–490.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LillisCLH.html">DAC-1996-LillisCLH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing (<abbr title="John Lillis">JL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ting-Ting Y. Lin">TTYL</abbr>, <abbr title="Chin-Yen Ho">CYH</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Park.html">DAC-1996-Park</a></dt><dd>A New Complete Diagnosis Patterns for Wiring Interconnects (<abbr title="Sungju Park">SP</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MehrotraFS.html">DAC-1995-MehrotraFS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Michael B. Steer">MBS</abbr>), pp. 381–387.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-BrewerCL.html">STOC-1994-BrewerCL</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable expanders: exploiting hierarchical random wiring (<abbr title="Eric A. Brewer">EAB</abbr>, <abbr title="Frederic T. Chong">FTC</abbr>, <abbr title="Tom Leighton">TL</abbr>), pp. 144–152.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChenCHK.html">DAC-1993-ChenCHK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>The Sea-of-Wires Array Aynthesis System (<abbr title="Ing-Yi Chen">IYC</abbr>, <abbr title="Geng-Lin Chen">GLC</abbr>, <abbr title="Fredrick J. Hill">FJH</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-PullelaMP.html">DAC-1993-PullelaMP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChungR.html">DAC-1992-ChungR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections (<abbr title="Kevin Chung">KC</abbr>, <abbr title="Jonathan Rose">JR</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-FranzonSSBMM.html">DAC-1992-FranzonSSBMM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Tools to Aid in Wiring Rule Generation for High Speed Interconnects (<abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Slobodan Simovich">SS</abbr>, <abbr title="Michael B. Steer">MBS</abbr>, <abbr title="Mark Basel">MB</abbr>, <abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Tom Mills">TM</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-HamadaCC.html">DAC-1992-HamadaCC</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A Wire Length Estimation Technique Utilizing Neighborhood Density Equations (<abbr title="Takeo Hamada">TH</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Paul M. Chau">PMC</abbr>), pp. 57–61.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1991-MeijerFP.html">FPCA-1991-MeijerFP</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/lens.html" title="lens">#lens</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Functional Programming with Bananas, Lenses, Envelopes and Barbed Wire (<abbr title="Erik Meijer">EM</abbr>, <abbr title="Maarten M. Fokkinga">MMF</abbr>, <abbr title="Ross Paterson">RP</abbr>), pp. 124–144.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Groenveld.html">DAC-1989-Groenveld</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Global Wire Ordering for Macro-Cell Routing (<abbr title="P. Groenveld">PG</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-OdawaraHIYD.html">DAC-1987-OdawaraHIYD</a> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span></dt><dd>A Rule-Based Placement System for Printed Wiring Boards (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="T. Hamuro">TH</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="T. Yoshino">TY</abbr>, <abbr title="Y. Dai">YD</abbr>), pp. 777–785.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-LukTW.html">DAC-1986-LukTW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Hierarchial global wiring for custom chip design (<abbr title="W. K. Luk">WKL</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="C. K. Wong">CKW</abbr>), pp. 481–489.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-TadaH.html">DAC-1986-TadaH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Router system for printed wiring boards of very high-speed, very large-scale computers (<abbr title="Toshihiko Tada">TT</abbr>, <abbr title="Akihiko Hanafusa">AH</abbr>), pp. 791–797.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-OdawaraIW.html">DAC-1985-OdawaraIW</a> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span></dt><dd>Knowledge-based placement technique for printed wiring boards (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Kazutoshi Wakabayashi">KW</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Dupenloup.html">DAC-1984-Dupenloup</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>A wire routing scheme for double-layer cell arrays (<abbr title="Guy Dupenloup">GD</abbr>), pp. 32–37.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SastryP.html">DAC-1984-SastryP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>On the relation between wire length distributions and placement of logic on master slice ICs (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 710–711.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Moulton.html">DAC-1983-Moulton</a></dt><dd>Laying the power and ground wires on a VLSI chip (<abbr title="Anderew S. Moulton">ASM</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Schiele.html">DAC-1983-Schiele</a></dt><dd>Improved compaction by minimized length of wires (<abbr title="Werner L. Schiele">WLS</abbr>), pp. 121–127.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-NairHLV.html">DAC-1982-NairHLV</a></dt><dd>Global wiring on a wire routing machine (<abbr title="Ravi Nair">RN</abbr>, <abbr title="Se June Hong">SJH</abbr>, <abbr title="Sandy Liles">SL</abbr>, <abbr title="Ray Villani">RV</abbr>), pp. 224–231.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Robbins.html">DAC-1982-Robbins</a></dt><dd>Making the wire frame solid (<abbr title="Donald Robbins">DR</abbr>), pp. 650–654.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Hlynka.html">DAC-1981-Hlynka</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A simulator to replace wire rules for high speed computer design (<abbr title="Adrian Hlynka">AH</abbr>), pp. 113–117.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-TsukiyamaKS.html">DAC-1981-TsukiyamaKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On the layering problem of multilayer PWB wiring (<abbr title="Shuji Tsukiyama">ST</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Isao Shirakawa">IS</abbr>), pp. 738–745.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-WallaceH.html">DAC-1981-WallaceH</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Some properties of a probabilistic model for global wiring (<abbr title="D. Wallace">DW</abbr>, <abbr title="L. Hemachandra">LH</abbr>), pp. 660–667.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-DolevKSSU.html">STOC-1981-DolevKSSU</a></dt><dd>Optimal Wiring between Rectangles (<abbr title="Danny Dolev">DD</abbr>, <abbr title="Kevin Karplus">KK</abbr>, <abbr title="Alan Siegel">AS</abbr>, <abbr title="Alex Strong">AS</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-NishiokaKNYCNFU.html">DAC-1980-NishiokaKNYCNFU</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An automatic routing system for high density multilayer printed wiring boards (<abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Takuji Kurimoto">TK</abbr>, <abbr title="Hisao Nishida">HN</abbr>, <abbr title="Seiji Yamamoto">SY</abbr>, <abbr title="Toru Chiba">TC</abbr>, <abbr title="Toshiaki Nagakawa">TN</abbr>, <abbr title="Takatsugu Fujioka">TF</abbr>, <abbr title="Masashi Uchino">MU</abbr>), pp. 520–527.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Skinner.html">DAC-1980-Skinner</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive wiring system (<abbr title="Frank D. Skinner">FDS</abbr>), pp. 296–308.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-Tompa.html">STOC-1980-Tompa</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>An Optimal Solution to a Wire-Routing Problem (Preliminary Version) (<abbr title="Martin Tompa">MT</abbr>), pp. 161–176.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Foster.html">DAC-1979-Foster</a> <span class="tag"><a href="../tag/lookahead.html" title="lookahead">#lookahead</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A “lookahead” router for multilayer printed wiring boards (<abbr title="John C. Foster">JCF</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-SaharaKN.html">DAC-1979-SaharaKN</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An interactive layout system of analog printed wiring boards (<abbr title="Ken-ichi Sahara">KiS</abbr>, <abbr title="Ken-ichi Kobori">KiK</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>), pp. 506–512.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-WangB.html">DAC-1979-WangB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>A software system for Automated Placement And Wiring of LSI chips (<abbr title="Pao-Tsin Wang">PTW</abbr>, <abbr title="Paul Bassett">PB</abbr>), pp. 327–329.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-NishiokaKYSO.html">DAC-1978-NishiokaKYSO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An approach to gate assignment and module placement for printed wiring boards (<abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Takuji Kurimoto">TK</abbr>, <abbr title="Seiji Yamamoto">SY</abbr>, <abbr title="Isao Shirakawa">IS</abbr>, <abbr title="Hiroshi Ozaki">HO</abbr>), pp. 60–69.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-ChenFKNS.html">DAC-1977-ChenFKNS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The chip layout problem: An automatic wiring procedure (<abbr title="K. A. Chen">KAC</abbr>, <abbr title="Michael Feuer">MF</abbr>, <abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Ning Nan">NN</abbr>, <abbr title="S. Schmidt">SS</abbr>), pp. 298–302.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-HellerMD.html">DAC-1977-HellerMD</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Prediction of wiring space requirements for LSI (<abbr title="William R. Heller">WRH</abbr>, <abbr title="W. F. Michail">WFM</abbr>, <abbr title="Wilm E. Donath">WED</abbr>), pp. 32–42.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-NishiokaKN.html">DAC-1977-NishiokaKN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A minicomputerized automatic layout system for two-layer printed wiring boards (<abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Takuji Kurimoto">TK</abbr>, <abbr title="Hisao Nishida">HN</abbr>), pp. 1–11.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-IkemotoSIK.html">DAC-1976-IkemotoSIK</a></dt><dd>Correction and wiring check-system for master-slice LSI (<abbr title="Yasuhiro Ikemoto">YI</abbr>, <abbr title="Toshiki Sugiyama">TS</abbr>, <abbr title="Kenichi Igarashi">KI</abbr>, <abbr title="Hiroshi Kano">HK</abbr>), pp. 336–343.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-PiscatelliT.html">DAC-1976-PiscatelliT</a></dt><dd>A solution to closeness checking of non-orthogonal printed circuit board wiring (<abbr title="R. N. Piscatelli">RNP</abbr>, <abbr title="P. Tingleff">PT</abbr>), pp. 172–178.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-BrinsfieldT.html">DAC-1975-BrinsfieldT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Computer aids for multilayer printed wiring board design (<abbr title="Judith G. Brinsfield">JGB</abbr>, <abbr title="S. R. Tarrant">SRT</abbr>), pp. 296–305.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-MironT.html">DAC-1975-MironT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>The automatic printed wire routing system of BACKIS (<abbr title="G. J. Miron">GJM</abbr>, <abbr title="S. R. Tarrant">SRT</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-Welt.html">DAC-1975-Welt</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NOMAD: A printed wiring board layout system (<abbr title="Martin J. Welt">MJW</abbr>), pp. 152–161.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-CalafioreF.html">DAC-1974-CalafioreF</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A system for multilayer printed wiring layout (<abbr title="R. L. Calafiore">RLC</abbr>, <abbr title="John C. Foster">JCF</abbr>), pp. 322–326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Rubin.html">DAC-1974-Rubin</a></dt><dd>An iterative technique for printed wire routing (<abbr title="Frank Rubin">FR</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-SlemakerMLL.html">DAC-1974-SlemakerMLL</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A programmable printed-wiring router (<abbr title="C. S. Slemaker">CSS</abbr>, <abbr title="Richard C. Mosteller">RCM</abbr>, <abbr title="L. W. Leyking">LWL</abbr>, <abbr title="A. G. Livitsanos">AGL</abbr>), pp. 314–321.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Foster.html">DAC-1973-Foster</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A router for multilayer printed wiring backplanes (<abbr title="John C. Foster">JCF</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-Rubin.html">DAC-1973-Rubin</a></dt><dd>Assigning wires to layers of a printed circuit board (<abbr title="Frank Rubin">FR</abbr>), pp. 22–32.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-So.html">DAC-1973-So</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Pin assignment of circuit cards and the routability of multilayer printed wiring backplanes (<abbr title="Hing-Cheung So">HCS</abbr>), pp. 33–43.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-TokunagaKMLO.html">DAC-1973-TokunagaKMLO</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>WIDAS — Wiring Diagram Assembly System (<abbr title="Michio Tokunaga">MT</abbr>, <abbr title="Tooru Kurosaki">TK</abbr>, <abbr title="Mitsuyuki Masui">MM</abbr>, <abbr title="Chikai Li">CL</abbr>, <abbr title="Fujio Otake">FO</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-HashimotoS.html">DAC-1971-HashimotoS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Wire routing by optimizing channel assignment within large apertures (<abbr title="Akihiro Hashimoto">AH</abbr>, <abbr title="James G. Stevens">JGS</abbr>), pp. 155–169.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-KriewallM.html">DAC-1971-KriewallM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CIBOL — an interactive graphics program used in the design of printed wiring boards and generation of associated artmasters (<abbr title="Timothy J. Kriewall">TJK</abbr>, <abbr title="N. R. Miller">NRM</abbr>), pp. 304–313.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Koga.html">DAC-1970-Koga</a></dt><dd>A checking method of wiring (<abbr title="Yoshiaki Koga">YK</abbr>), pp. 173–177.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-Garcia.html">DAC-1969-Garcia</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>WICOP a wire integration computer program (<abbr title="L. Garcia">LG</abbr>), pp. 269–280.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-GinsbergMW.html">DAC-1969-GinsbergMW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An updated multilayer printed wiring C-A-D capability (<abbr title="Gerald L. Ginsberg">GLG</abbr>, <abbr title="Calvin R. Maurer Jr.">CRMJ</abbr>, <abbr title="E. H. Whitley">EHW</abbr>), pp. 145–154.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-Sr.html">DAC-1969-Sr</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Cellular wiring and the cellular modeling technique (<abbr title="Robert B. Hitchcock Sr.">RBHS</abbr>), pp. 25–41.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-FreemanGRW.html">DAC-1967-FreemanGRW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilayer printed wiring — computer aided design (<abbr title="Murray F. Freeman">MFF</abbr>, <abbr title="Allen Ginsberg">AG</abbr>, <abbr title="Mark Resnick">MR</abbr>, <abbr title="Edgar A. Whitley">EAW</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1967-Richards.html">DAC-1967-Richards</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SWAP — a programming system for automatic simulation, wiring and placement of logical equations (<abbr title="Donald L. Richards">DLR</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1965-Frayne.html">SHARE-1965-Frayne</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Three levels of the wiring interconnection problem (<abbr title="D. K. Frayne">DKF</abbr>).</dd> </dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>