#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  8 15:20:32 2020
# Process ID: 23696
# Current directory: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.runs/synth_1
# Command line: vivado.exe -log calc_lab10.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc_lab10.tcl
# Log file: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.runs/synth_1/calc_lab10.vds
# Journal file: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calc_lab10.tcl -notrace
Command: synth_design -top calc_lab10 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25124 
WARNING: [Synth 8-2507] parameter declaration becomes local in ALU with formal parameter declaration list [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in ALU with formal parameter declaration list [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in ALU with formal parameter declaration list [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in ALU with formal parameter declaration list [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in ALU with formal parameter declaration list [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 372.379 ; gain = 113.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calc_lab10' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/calc_lab10.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sseg4_TDM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv:4]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (1#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv:4]
WARNING: [Synth 8-689] width (2) of port connection 'tick' does not match port width (1) of module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:23]
WARNING: [Synth 8-350] instance 'timer' of module 'Counter' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (1#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv:4]
WARNING: [Synth 8-689] width (2) of port connection 'clk' does not match port width (1) of module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:24]
WARNING: [Synth 8-350] instance 'counter2' of module 'Counter' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:24]
INFO: [Synth 8-6157] synthesizing module 'BCD11_2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/BCD11_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'add3_2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/add3_2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'add3_2' (2#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/add3_2.sv:3]
WARNING: [Synth 8-689] width (35) of port connection 'Cin' does not match port width (4) of module 'add3_2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/BCD11_2.sv:20]
WARNING: [Synth 8-689] width (35) of port connection 'Cin' does not match port width (4) of module 'add3_2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/BCD11_2.sv:23]
WARNING: [Synth 8-689] width (35) of port connection 'Cin' does not match port width (4) of module 'add3_2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/BCD11_2.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'BCD11_2' (3#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/BCD11_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux2.sv:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux4.sv:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sseg_decoder' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/sseg_decoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sseg_decoder' (6#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/sseg_decoder.sv:3]
WARNING: [Synth 8-689] width (7) of port connection 'sseg' does not match port width (8) of module 'sseg_decoder' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux2.sv:3]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/mux2.sv:3]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (16) of module 'mux2__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:29]
INFO: [Synth 8-6157] synthesizing module 'annode_decoder' [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/annode_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'annode_decoder' (7#1) [C:/Users/School/Documents/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/annode_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'sseg4_TDM' (8#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv:4]
WARNING: [Synth 8-689] width (18) of port connection 'clock' does not match port width (1) of module 'sseg4_TDM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/calc_lab10.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_lab9' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/top_lab9.sv:5]
INFO: [Synth 8-6157] synthesizing module 'register_2' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/register_2.sv:4]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_2' (9#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/register_2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:4]
	Parameter N bound to: 8 - type: integer 
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
	Parameter AND bound to: 2 - type: integer 
	Parameter OR bound to: 3 - type: integer 
	Parameter XOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_lab9' (11#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/top_lab9.sv:5]
ERROR: [Synth 8-524] part-select [15:8] out of range of prefix 'W2' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/calc_lab10.sv:27]
ERROR: [Synth 8-6156] failed synthesizing module 'calc_lab10' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/calc_lab10.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 405.777 ; gain = 146.691
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 15:20:53 2020...
