// Seed: 2625267105
module module_0 (
    output wand  id_0,
    output wire  id_1,
    output wor   id_2,
    input  tri   id_3,
    output uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    output wor   id_7
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input logic id_0,
    output tri id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output logic id_8,
    input supply1 id_9,
    input tri1 id_10
);
  always id_8 <= id_2 | 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_9,
      id_1,
      id_2,
      id_10,
      id_1
  );
  assign id_8 = id_0;
  wire id_12 = 1;
  wire id_13;
endmodule
