###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:41:52 2016
#  Design:            spc2
#  Command:           timeDesign -postCTS -expandedViews
###############################################################
Path 1: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.495
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.581
- Arrival Time                  0.449
= Slack Time                  127.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.132 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.134 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.447 |   0.448 |  127.581 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3_HV | 0.000 |   0.449 |  127.581 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.132 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.130 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.042 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.176 |    1.043 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.492
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.584
- Arrival Time                  0.437
= Slack Time                  127.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.148 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.150 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.434 |   0.437 |  127.584 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3_HV | 0.000 |   0.437 |  127.584 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -2.148 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.146 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.027 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.028 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.492
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.584
- Arrival Time                  0.436
= Slack Time                  127.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.148 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  127.151 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.433 |   0.436 |  127.584 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3_HV | 0.000 |   0.436 |  127.584 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -2.148 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.146 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.026 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.028 | 
     +--------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.175
- Setup                         0.491
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.584
- Arrival Time                  0.433
= Slack Time                  127.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.152 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.154 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.431 |   0.433 |  127.584 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3_HV | 0.000 |   0.433 |  127.584 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -2.152 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.149 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.023 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.175 |    1.024 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.491
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.585
- Arrival Time                  0.431
= Slack Time                  127.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.154 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  127.155 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.430 |   0.431 |  127.585 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3_HV | 0.000 |   0.431 |  127.585 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -2.154 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.152 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.020 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.176 |    1.022 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.490
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.586
- Arrival Time                  0.430
= Slack Time                  127.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.156 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.158 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.428 |   0.430 |  127.585 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3_HV | 0.000 |   0.430 |  127.586 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.156 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.154 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.019 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.176 |    1.020 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.489
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.587
- Arrival Time                  0.426
= Slack Time                  127.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.160 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.162 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.424 |   0.426 |  127.587 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3_HV | 0.000 |   0.426 |  127.587 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -2.160 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.158 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.014 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.016 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.489
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.587
- Arrival Time                  0.424
= Slack Time                  127.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.163 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  127.166 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.422 |   0.424 |  127.587 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3_HV | 0.000 |   0.424 |  127.587 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -2.163 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.161 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.011 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.013 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.488
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.587
- Arrival Time                  0.422
= Slack Time                  127.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.165 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.167 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.420 |   0.422 |  127.587 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3_HV | 0.000 |   0.422 |  127.587 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.165 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.009 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.176 |    1.011 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.488
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.588
- Arrival Time                  0.423
= Slack Time                  127.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.165 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  127.168 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.420 |   0.423 |  127.588 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3_HV | 0.000 |   0.423 |  127.588 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.165 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.009 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.011 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.487
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.589
- Arrival Time                  0.416
= Slack Time                  127.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.173 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.175 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.414 |   0.416 |  127.589 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3_HV | 0.000 |   0.416 |  127.589 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.173 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.171 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    1.001 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    1.003 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.485
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.591
- Arrival Time                  0.409
= Slack Time                  127.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.182 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  127.185 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.406 |   0.409 |  127.591 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3_HV | 0.000 |   0.409 |  127.591 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.182 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.180 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    0.992 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    0.994 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.485
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.591
- Arrival Time                  0.407
= Slack Time                  127.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.184 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  127.185 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.406 |   0.407 |  127.591 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3_HV | 0.000 |   0.407 |  127.591 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -2.184 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.182 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    0.991 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    0.992 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.484
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.592
- Arrival Time                  0.407
= Slack Time                  127.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.186 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.003 |  127.188 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.404 |   0.407 |  127.592 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3_HV | 0.000 |   0.407 |  127.592 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -2.186 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.184 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    0.989 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    0.991 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.176
- Setup                         0.482
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.595
- Arrival Time                  0.398
= Slack Time                  127.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  127.197 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  127.199 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.396 |   0.398 |  127.595 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3_HV | 0.000 |   0.398 |  127.595 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -2.197 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.195 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    0.978 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.002 | 128.176 |    0.980 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        128.175
- Setup                         0.481
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.594
- Arrival Time                  0.397
= Slack Time                  127.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  127.197 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  127.199 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.395 |   0.397 |  127.594 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3_HV | 0.000 |   0.397 |  127.594 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -2.197 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |   -2.195 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 3.172 | 128.174 |    0.978 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 128.175 |    0.978 | 
     +--------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.253
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.649
- Arrival Time                  2.162
= Slack Time                  247.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |  -0.000 |  247.487 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |  247.489 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV  | 0.426 |   0.428 |  247.915 | 
     | g150/B          |   v   | count[1] | OR2X3_HV  | 0.000 |   0.429 |  247.915 | 
     | g150/Q          |   v   | n_0      | OR2X3_HV  | 0.226 |   0.654 |  248.141 | 
     | g147/A          |   v   | n_0      | NOR2XL_HV | 0.000 |   0.654 |  248.141 | 
     | g147/Q          |   ^   | n_2      | NOR2XL_HV | 0.706 |   1.360 |  248.847 | 
     | g144/A          |   ^   | n_2      | INVXL_HV  | 0.000 |   1.361 |  248.847 | 
     | g144/Q          |   v   | n_4      | INVXL_HV  | 0.091 |   1.452 |  248.938 | 
     | g143/A          |   v   | n_4      | NOR2XL_HV | 0.000 |   1.452 |  248.938 | 
     | g143/Q          |   ^   | n_5      | NOR2XL_HV | 0.460 |   1.911 |  249.398 | 
     | g139/B          |   ^   | n_5      | XOR2X1_HV | 0.000 |   1.912 |  249.398 | 
     | g139/Q          |   ^   | n_7      | XOR2X1_HV | 0.250 |   2.162 |  249.649 | 
     | count_reg[4]/D  |   ^   | n_7      | DFPX3_HV  | 0.000 |   2.162 |  249.649 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.487 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.002 | -247.485 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  1.598
= Slack Time                  248.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |  -0.000 |  248.058 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |  248.060 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV  | 0.426 |   0.428 |  248.486 | 
     | g150/B          |   v   | count[1] | OR2X3_HV  | 0.000 |   0.429 |  248.487 | 
     | g150/Q          |   v   | n_0      | OR2X3_HV  | 0.226 |   0.654 |  248.712 | 
     | g147/A          |   v   | n_0      | NOR2XL_HV | 0.000 |   0.654 |  248.712 | 
     | g147/Q          |   ^   | n_2      | NOR2XL_HV | 0.706 |   1.360 |  249.418 | 
     | g141/B          |   ^   | n_2      | XOR2X1_HV | 0.000 |   1.361 |  249.419 | 
     | g141/Q          |   ^   | n_6      | XOR2X1_HV | 0.238 |   1.598 |  249.656 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1_HV  | 0.000 |   1.598 |  249.656 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.058 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -248.057 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.225
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.677
- Arrival Time                  1.568
= Slack Time                  248.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |  -0.000 |  248.109 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |  248.111 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV  | 0.426 |   0.428 |  248.538 | 
     | g150/B          |   v   | count[1] | OR2X3_HV  | 0.000 |   0.429 |  248.538 | 
     | g150/Q          |   v   | n_0      | OR2X3_HV  | 0.226 |   0.654 |  248.764 | 
     | g147/A          |   v   | n_0      | NOR2XL_HV | 0.000 |   0.654 |  248.764 | 
     | g147/Q          |   ^   | n_2      | NOR2XL_HV | 0.706 |   1.360 |  249.470 | 
     | g146/B1         |   ^   | n_2      | AO21X3_HV | 0.000 |   1.361 |  249.470 | 
     | g146/Q          |   ^   | n_3      | AO21X3_HV | 0.207 |   1.567 |  249.677 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   1.568 |  249.677 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.109 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -248.108 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.778
= Slack Time                  248.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |  -0.000 |  248.879 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV  | 0.002 |   0.002 |  248.881 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1_HV  | 0.543 |   0.545 |  249.424 | 
     | g148/B          |   ^   | n_10  | XOR2X1_HV | 0.000 |   0.545 |  249.424 | 
     | g148/Q          |   ^   | n_1   | XOR2X1_HV | 0.232 |   0.778 |  249.657 | 
     | count_reg[1]/D  |   ^   | n_1   | DFCX1_HV  | 0.000 |   0.778 |  249.657 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.879 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -248.877 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.252
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.650
- Arrival Time                  0.545
= Slack Time                  249.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |  -0.000 |  249.105 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |  249.107 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1_HV | 0.543 |   0.545 |  249.650 | 
     | count_reg[0]/D  |   ^   | n_10  | DFCX1_HV | 0.000 |   0.545 |  249.650 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.105 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.103 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.252
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.650
- Arrival Time                  0.449
= Slack Time                  249.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.202 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.001 |  249.203 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.447 |   0.448 |  249.650 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1_HV | 0.000 |   0.449 |  249.650 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.202 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.200 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.249
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.653
- Arrival Time                  0.437
= Slack Time                  249.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.216 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.218 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.434 |   0.436 |  249.653 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1_HV | 0.000 |   0.437 |  249.653 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.216 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.214 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.249
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.654
- Arrival Time                  0.436
= Slack Time                  249.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.217 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  249.220 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.433 |   0.436 |  249.653 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1_HV | 0.000 |   0.436 |  249.654 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.217 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.215 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.249
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.653
- Arrival Time                  0.433
= Slack Time                  249.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.221 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.223 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.431 |   0.433 |  249.653 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1_HV | 0.000 |   0.433 |  249.653 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.221 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.219 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.249
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.653
- Arrival Time                  0.431
= Slack Time                  249.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.222 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  249.222 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.430 |   0.431 |  249.652 | 
     | out_reg[14]/D  |   ^   | out[15] | DFCX1_HV | 0.000 |   0.431 |  249.653 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.222 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -249.220 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.248
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.654
- Arrival Time                  0.430
= Slack Time                  249.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.224 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.226 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.428 |   0.429 |  249.654 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1_HV | 0.000 |   0.430 |  249.654 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.225 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.223 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.655
- Arrival Time                  0.426
= Slack Time                  249.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.228 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.231 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.424 |   0.426 |  249.655 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1_HV | 0.000 |   0.426 |  249.655 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.228 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.226 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  0.424
= Slack Time                  249.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.232 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  249.234 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.422 |   0.424 |  249.656 | 
     | out_reg[12]/D  |   ^   | out[13] | DFCX1_HV | 0.000 |   0.424 |  249.656 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.232 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.229 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.246
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.655
- Arrival Time                  0.422
= Slack Time                  249.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.233 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.235 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.420 |   0.422 |  249.655 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1_HV | 0.000 |   0.422 |  249.655 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.233 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.001 | -249.231 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.246
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  0.423
= Slack Time                  249.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.233 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |  249.236 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.420 |   0.423 |  249.656 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1_HV | 0.000 |   0.423 |  249.656 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.233 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.231 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.416
= Slack Time                  249.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.241 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.243 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.414 |   0.416 |  249.657 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1_HV | 0.000 |   0.416 |  249.657 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.241 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.239 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.002
- Setup                         0.242
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.409
= Slack Time                  249.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.251 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  249.253 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.406 |   0.409 |  249.660 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1_HV | 0.000 |   0.409 |  249.660 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.251 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.003 | -249.248 | 
     +-----------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.242
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.407
= Slack Time                  249.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  249.253 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |  249.254 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.406 |   0.407 |  249.660 | 
     | out_reg[13]/D  |   ^   | out[14] | DFCX1_HV | 0.000 |   0.407 |  249.660 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.253 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.250 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.242
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.406
= Slack Time                  249.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.254 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |  249.257 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.404 |   0.406 |  249.661 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1_HV | 0.000 |   0.406 |  249.661 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.255 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.252 | 
     +-----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.003
- Setup                         0.238
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.664
- Arrival Time                  0.398
= Slack Time                  249.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.266 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  249.268 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.396 |   0.398 |  249.664 | 
     | out_reg[11]/D  |   ^   | out[12] | DFCX1_HV | 0.000 |   0.398 |  249.664 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.266 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.263 | 
     +------------------------------------------------------------------------+ 

